Analysis & Synthesis report for DE0_NANO
Wed Mar 16 02:25:09 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|c_state
 12. State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state
 13. State Machine - |DE0_NANO|MySPI:MySPI_instance|SPI_state
 14. State Machine - |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 22. Source assignments for MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 23. Source assignments for MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated
 24. Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_demux:cmd_demux
 25. Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 26. Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux
 27. Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_001
 28. Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 29. Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_003
 30. Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_004
 31. Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_005
 32. Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 33. Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_007
 34. Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller
 35. Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller_001
 38. Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated
 43. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p
 44. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p
 45. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram
 46. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp
 47. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp
 48. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 49. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14
 50. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr
 51. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 52. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19
 53. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated
 54. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p
 55. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p
 56. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram
 57. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp
 58. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp
 59. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 60. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14
 61. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr
 62. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 63. Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19
 64. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated
 65. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p
 66. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p
 67. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram
 68. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr
 69. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 70. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12
 71. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr
 72. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp
 73. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp
 74. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 75. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17
 76. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated
 77. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p
 78. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p
 79. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram
 80. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr
 81. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 82. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12
 83. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr
 84. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp
 85. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp
 86. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 87. Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17
 88. Source assignments for mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated
 89. Source assignments for mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated
 90. Source assignments for i2c_touch_config:i2c_touch_config_inst
 91. Source assignments for sld_signaltap:auto_signaltap_0
 92. Source assignments for mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated
 93. Source assignments for mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated
 94. Source assignments for MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated
 95. Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO
 96. Parameter Settings for User Entity Instance: MySPI:MySPI_instance
 97. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo
 98. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo
 99. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mem:mem
100. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram
101. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
102. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
103. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
104. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator
105. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
106. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
107. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
108. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator
109. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator
110. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator
111. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
112. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
113. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
114. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent
117. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent
120. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
123. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
126. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testled_s1_agent
129. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testled_s1_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent
132. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent
135. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router:router|MTL_SOPC_mm_interconnect_0_router_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_001:router_001|MTL_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_002|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_003:router_003|MTL_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_004:router_004|MTL_SOPC_mm_interconnect_0_router_004_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_005|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_006|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_007|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_004:router_008|MTL_SOPC_mm_interconnect_0_router_004_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_009|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
148. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
149. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter
150. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
151. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
152. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
153. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb
154. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
155. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
156. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
157. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
158. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
159. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter
160. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter
162. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
163. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
164. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
165. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
166. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
167. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
168. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
169. Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
170. Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller
171. Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
172. Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
173. Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller_001
174. Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
175. Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
176. Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller_002
177. Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
178. Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
179. Parameter Settings for User Entity Instance: MTL_PLL:MTL_PLL_inst|altpll:altpll_component
180. Parameter Settings for User Entity Instance: RAM_PLL:RAM_PLL_inst|altpll:altpll_component
181. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst
182. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|control_interface:u_control_interface
183. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|command:u_command
184. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path
185. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
186. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
187. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
188. Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
189. Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst
190. Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component
191. Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component
192. Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance
193. Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst
194. Parameter Settings for User Entity Instance: i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller
195. Parameter Settings for User Entity Instance: i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
196. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
197. Parameter Settings for Inferred Entity Instance: mapController:mapController_inst|lpm_divide:Mod0
198. Parameter Settings for Inferred Entity Instance: mapController:mapController_inst|lpm_mult:Mult0
199. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0
200. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1
201. Parameter Settings for Inferred Entity Instance: i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0
202. Parameter Settings for Inferred Entity Instance: i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0
203. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0
204. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod1
205. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0
206. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|lpm_mult:Mult0
207. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1
208. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
209. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0
210. Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0
211. Parameter Settings for Inferred Entity Instance: MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0
212. scfifo Parameter Settings by Entity Instance
213. altsyncram Parameter Settings by Entity Instance
214. altpll Parameter Settings by Entity Instance
215. lpm_mult Parameter Settings by Entity Instance
216. Port Connectivity Checks: "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller"
217. Port Connectivity Checks: "i2c_touch_config:i2c_touch_config_inst"
218. Port Connectivity Checks: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance"
219. Port Connectivity Checks: "mtl_controller:mtl_controller_inst"
220. Port Connectivity Checks: "mapController:mapController_inst"
221. Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo"
222. Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"
223. Port Connectivity Checks: "sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"
224. Port Connectivity Checks: "sdram_control:sdram_control_inst|control_interface:u_control_interface"
225. Port Connectivity Checks: "sdram_control:sdram_control_inst"
226. Port Connectivity Checks: "MTL_SOPC:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
227. Port Connectivity Checks: "MTL_SOPC:u0|altera_reset_controller:rst_controller_002"
228. Port Connectivity Checks: "MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
229. Port Connectivity Checks: "MTL_SOPC:u0|altera_reset_controller:rst_controller_001"
230. Port Connectivity Checks: "MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
231. Port Connectivity Checks: "MTL_SOPC:u0|altera_reset_controller:rst_controller"
232. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter"
233. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
234. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter"
235. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
236. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
237. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
238. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_004:router_004|MTL_SOPC_mm_interconnect_0_router_004_default_decode:the_default_decode"
239. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_003:router_003|MTL_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode"
240. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_002|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode"
241. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_001:router_001|MTL_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode"
242. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router:router|MTL_SOPC_mm_interconnect_0_router_default_decode:the_default_decode"
243. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo"
244. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent"
245. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo"
246. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent"
247. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo"
248. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testled_s1_agent"
249. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
250. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
251. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
252. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
253. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo"
254. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent"
255. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo"
256. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent"
257. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
258. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
259. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
260. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
261. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator"
262. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator"
263. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator"
264. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
265. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
266. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
267. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator"
268. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
269. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
270. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
271. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart"
272. Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_CPU:cpu"
273. Port Connectivity Checks: "MySPI:MySPI_instance"
274. SignalTap II Logic Analyzer Settings
275. Post-Synthesis Netlist Statistics for Top Partition
276. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
277. Elapsed Time Per Partition
278. Connections to In-System Debugging Instance "auto_signaltap_0"
279. Analysis & Synthesis Messages
280. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 16 02:25:08 2016      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; DE0_NANO                                   ;
; Top-level Entity Name              ; DE0_NANO                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 8,242                                      ;
;     Total combinational functions  ; 6,569                                      ;
;     Dedicated logic registers      ; 4,328                                      ;
; Total registers                    ; 4328                                       ;
; Total pins                         ; 148                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 387,712                                    ;
; Embedded Multiplier 9-bit elements ; 4                                          ;
; Total PLLs                         ; 2                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                           ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; MTL_SOPC/synthesis/MTL_SOPC.v                                                                     ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v                                                                     ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v                                           ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v                                         ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv                                              ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v                                        ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v                  ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v                      ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv                           ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv                               ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux_002.sv                         ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux.sv                             ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_002.sv                           ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux.sv                               ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux_001.sv                         ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux.sv                             ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_004.sv                            ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv                            ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv                            ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv                            ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv                                ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv                                       ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv                                  ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.hex                                                    ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.hex                                                    ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v                                                      ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v                                                      ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/mapTransfer.sv                                                      ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/mapTransfer.sv                                                      ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_TOUCHDATA.v                                                ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TOUCHDATA.v                                                ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v                                                    ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v                                                    ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_TESTLED.v                                                  ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TESTLED.v                                                  ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_KEY.v                                                      ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_KEY.v                                                      ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v                                                ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v                                                ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v                                                      ; yes             ; Encrypted User Verilog HDL File              ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v                                                      ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_bht_ram.mif                                            ; yes             ; User Memory Initialization File              ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_bht_ram.mif                                            ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_dc_tag_ram.mif                                         ; yes             ; User Memory Initialization File              ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_dc_tag_ram.mif                                         ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_ic_tag_ram.mif                                         ; yes             ; User Memory Initialization File              ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_ic_tag_ram.mif                                         ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_sysclk.v                             ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_sysclk.v                             ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_tck.v                                ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_tck.v                                ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_wrapper.v                            ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_wrapper.v                            ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_mult_cell.v                                            ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_mult_cell.v                                            ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_ociram_default_contents.mif                            ; yes             ; User Memory Initialization File              ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_ociram_default_contents.mif                            ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_oci_test_bench.v                                       ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_oci_test_bench.v                                       ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_rf_ram_a.mif                                           ; yes             ; User Memory Initialization File              ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_rf_ram_a.mif                                           ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_rf_ram_b.mif                                           ; yes             ; User Memory Initialization File              ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_rf_ram_b.mif                                           ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_test_bench.v                                           ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_test_bench.v                                           ; MTL_SOPC    ;
; sdram_control/Sdram_WR_FIFO.v                                                                     ; yes             ; User Wizard-Generated File                   ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v                                                                     ;             ;
; sdram_control/Sdram_RD_FIFO.v                                                                     ; yes             ; User Wizard-Generated File                   ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v                                                                     ;             ;
; sdram_control/sdram_params.h                                                                      ; yes             ; User Unspecified File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_params.h                                                                      ;             ;
; sdram_control/sdram_control.v                                                                     ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v                                                                     ;             ;
; sdram_control/sdr_data_path.v                                                                     ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdr_data_path.v                                                                     ;             ;
; sdram_control/control_interface.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/control_interface.v                                                                 ;             ;
; sdram_control/command.v                                                                           ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/command.v                                                                           ;             ;
; i2c_touch_config.v                                                                                ; yes             ; User Verilog HDL File                        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v                                                                                ;             ;
; DE0_NANO.sv                                                                                       ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv                                                                                       ;             ;
; MTL_PLL.v                                                                                         ; yes             ; User Wizard-Generated File                   ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_PLL.v                                                                                         ;             ;
; MySPI.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MySPI.sv                                                                                          ;             ;
; RAM_PLL.v                                                                                         ; yes             ; User Wizard-Generated File                   ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/RAM_PLL.v                                                                                         ;             ;
; mtl_controller.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv                                                                                 ;             ;
; mapController.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv                                                                                  ;             ;
; mapAddresses.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv                                                                                   ;             ;
; tile0ROM.v                                                                                        ; yes             ; User Wizard-Generated File                   ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v                                                                                        ;             ;
; tile2.v                                                                                           ; yes             ; User Wizard-Generated File                   ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v                                                                                           ;             ;
; tile_grass.hex                                                                                    ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile_grass.hex                                                                                    ;             ;
; tile_peyo.hex                                                                                     ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile_peyo.hex                                                                                     ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;             ;
; aglobal150.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                                          ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                              ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                              ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;             ;
; db/altsyncram_cjd1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_cjd1.tdf                                                                            ;             ;
; db/altsyncram_i3h1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_i3h1.tdf                                                                            ;             ;
; db/altsyncram_bng1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_bng1.tdf                                                                            ;             ;
; db/altsyncram_b5g1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_b5g1.tdf                                                                            ;             ;
; db/altsyncram_c5g1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_c5g1.tdf                                                                            ;             ;
; db/altsyncram_79g1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_79g1.tdf                                                                            ;             ;
; db/altsyncram_kpc1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_kpc1.tdf                                                                            ;             ;
; db/altsyncram_r3d1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_r3d1.tdf                                                                            ;             ;
; altera_mult_add.tdf                                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                     ;             ;
; db/altera_mult_add_q1u2.v                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altera_mult_add_q1u2.v                                                                         ;             ;
; altera_mult_add_rtl.v                                                                             ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                   ;             ;
; db/altera_mult_add_s1u2.v                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altera_mult_add_s1u2.v                                                                         ;             ;
; altera_std_synchronizer.v                                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                               ;             ;
; db/altsyncram_lf81.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_lf81.tdf                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                          ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;             ;
; scfifo.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                              ;             ;
; a_regfifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                           ;             ;
; a_dpfifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                            ;             ;
; a_i2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                            ;             ;
; a_fffifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                            ;             ;
; a_f2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                            ;             ;
; db/scfifo_jr21.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/scfifo_jr21.tdf                                                                                ;             ;
; db/a_dpfifo_q131.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_dpfifo_q131.tdf                                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_fefifo_7cf.tdf                                                                               ;             ;
; db/cntr_do7.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_do7.tdf                                                                                   ;             ;
; db/dpram_nl21.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dpram_nl21.tdf                                                                                 ;             ;
; db/altsyncram_r1m1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_r1m1.tdf                                                                            ;             ;
; db/cntr_1ob.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_1ob.tdf                                                                                   ;             ;
; alt_jtag_atlantic.v                                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                     ;             ;
; altera_sld_agent_endpoint.vhd                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                           ;             ;
; altera_fabric_endpoint.vhd                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                              ;             ;
; db/altsyncram_5ub1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf                                                                            ;             ;
; altpll.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                                                                              ;             ;
; stratix_pll.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                         ;             ;
; stratixii_pll.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                       ;             ;
; cycloneii_pll.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                       ;             ;
; db/mtl_pll_altpll.v                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mtl_pll_altpll.v                                                                               ;             ;
; db/ram_pll_altpll.v                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ram_pll_altpll.v                                                                               ;             ;
; dcfifo_mixed_widths.tdf                                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                                                 ;             ;
; db/dcfifo_pej1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf                                                                                ;             ;
; db/a_gray2bin_ugb.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_gray2bin_ugb.tdf                                                                             ;             ;
; db/a_graycounter_s57.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_s57.tdf                                                                          ;             ;
; db/a_graycounter_pjc.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_pjc.tdf                                                                          ;             ;
; db/altsyncram_rj31.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf                                                                            ;             ;
; db/dffpipe_oe9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_oe9.tdf                                                                                ;             ;
; db/dffpipe_gd9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_gd9.tdf                                                                                ;             ;
; db/alt_synch_pipe_ikd.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_ikd.tdf                                                                         ;             ;
; db/dffpipe_hd9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_hd9.tdf                                                                                ;             ;
; db/dffpipe_3dc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_3dc.tdf                                                                                ;             ;
; db/alt_synch_pipe_jkd.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_jkd.tdf                                                                         ;             ;
; db/dffpipe_id9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_id9.tdf                                                                                ;             ;
; db/cmpr_f66.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_f66.tdf                                                                                   ;             ;
; db/cntr_54e.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_54e.tdf                                                                                   ;             ;
; db/dcfifo_hgj1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf                                                                                ;             ;
; db/a_gray2bin_7ib.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_gray2bin_7ib.tdf                                                                             ;             ;
; db/a_graycounter_677.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_677.tdf                                                                          ;             ;
; db/a_graycounter_1lc.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_1lc.tdf                                                                          ;             ;
; db/altsyncram_dm31.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf                                                                            ;             ;
; db/alt_synch_pipe_rld.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_rld.tdf                                                                         ;             ;
; db/dffpipe_qe9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_qe9.tdf                                                                                ;             ;
; db/dffpipe_pe9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_pe9.tdf                                                                                ;             ;
; db/dffpipe_re9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_re9.tdf                                                                                ;             ;
; db/alt_synch_pipe_sld.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_sld.tdf                                                                         ;             ;
; db/dffpipe_se9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_se9.tdf                                                                                ;             ;
; db/cmpr_o76.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_o76.tdf                                                                                   ;             ;
; db/altsyncram_2ea1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf                                                                            ;             ;
; db/altsyncram_vaa1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_vaa1.tdf                                                                            ;             ;
; pzdyqx.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                              ;             ;
; sld_signaltap.vhd                                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                       ;             ;
; sld_signaltap_impl.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                  ;             ;
; sld_ela_control.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                     ;             ;
; lpm_shiftreg.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                        ;             ;
; lpm_constant.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                        ;             ;
; dffeea.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                                                              ;             ;
; sld_mbpmg.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                            ;             ;
; sld_buffer_manager.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                  ;             ;
; db/altsyncram_gu14.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_gu14.tdf                                                                            ;             ;
; altdpram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                            ;             ;
; memmodes.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                          ;             ;
; a_hdffe.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                             ;             ;
; alt_le_rden_reg.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                     ;             ;
; altsyncram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                          ;             ;
; lpm_mux.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                             ;             ;
; muxlut.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                                                                              ;             ;
; bypassff.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                                            ;             ;
; altshift.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                                            ;             ;
; db/mux_ssc.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mux_ssc.tdf                                                                                    ;             ;
; lpm_decode.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                          ;             ;
; declut.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                                                                              ;             ;
; lpm_compare.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                         ;             ;
; db/decode_dvf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/decode_dvf.tdf                                                                                 ;             ;
; lpm_counter.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                         ;             ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                         ;             ;
; cmpconst.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                            ;             ;
; lpm_counter.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                         ;             ;
; alt_counter_stratix.inc                                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                 ;             ;
; db/cntr_hgi.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_hgi.tdf                                                                                   ;             ;
; db/cmpr_rgc.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_rgc.tdf                                                                                   ;             ;
; db/cntr_i6j.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_i6j.tdf                                                                                   ;             ;
; db/cntr_egi.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_egi.tdf                                                                                   ;             ;
; db/cmpr_qgc.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_qgc.tdf                                                                                   ;             ;
; db/cntr_23j.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_23j.tdf                                                                                   ;             ;
; db/cmpr_ngc.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_ngc.tdf                                                                                   ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld  ;
; db/ip/sld7325694e/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;             ;
; lpm_divide.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                          ;             ;
; abs_divider.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                                                                         ;             ;
; sign_div_unsign.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                     ;             ;
; db/lpm_divide_1bm.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/lpm_divide_1bm.tdf                                                                             ;             ;
; db/sign_div_unsign_mlh.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/sign_div_unsign_mlh.tdf                                                                        ;             ;
; db/alt_u_div_07f.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_u_div_07f.tdf                                                                              ;             ;
; db/add_sub_7pc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_7pc.tdf                                                                                ;             ;
; db/add_sub_8pc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_8pc.tdf                                                                                ;             ;
; lpm_mult.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                            ;             ;
; multcore.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                                                            ;             ;
; multcore.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf                                                                                            ;             ;
; csa_add.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                                                                                             ;             ;
; mpar_add.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc                                                                                            ;             ;
; muleabz.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muleabz.inc                                                                                             ;             ;
; mul_lfrg.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                            ;             ;
; mul_boothc.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc                                                                                          ;             ;
; alt_ded_mult.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                                        ;             ;
; alt_ded_mult_y.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                                      ;             ;
; dffpipe.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                                                                             ;             ;
; mpar_add.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf                                                                                            ;             ;
; lpm_add_sub.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                         ;             ;
; addcore.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                                                                             ;             ;
; look_add.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                                                                            ;             ;
; alt_stratix_add_sub.inc                                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                 ;             ;
; db/add_sub_kgh.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_kgh.tdf                                                                                ;             ;
; altshift.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.tdf                                                                                            ;             ;
; db/lpm_divide_2jm.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/lpm_divide_2jm.tdf                                                                             ;             ;
; db/sign_div_unsign_qlh.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/sign_div_unsign_qlh.tdf                                                                        ;             ;
; db/alt_u_div_87f.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_u_div_87f.tdf                                                                              ;             ;
; db/lpm_divide_3jm.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/lpm_divide_3jm.tdf                                                                             ;             ;
; db/sign_div_unsign_rlh.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/sign_div_unsign_rlh.tdf                                                                        ;             ;
; db/alt_u_div_a7f.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_u_div_a7f.tdf                                                                              ;             ;
; db/add_sub_bfh.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_bfh.tdf                                                                                ;             ;
; db/add_sub_mgh.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_mgh.tdf                                                                                ;             ;
; db/lpm_divide_5bm.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/lpm_divide_5bm.tdf                                                                             ;             ;
; db/add_sub_jgh.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_jgh.tdf                                                                                ;             ;
; db/add_sub_ngh.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_ngh.tdf                                                                                ;             ;
; db/add_sub_rgh.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_rgh.tdf                                                                                ;             ;
; db/add_sub_ogh.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_ogh.tdf                                                                                ;             ;
; db/mult_jp01.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mult_jp01.tdf                                                                                  ;             ;
; db/mult_j011.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mult_j011.tdf                                                                                  ;             ;
; db/altsyncram_tl83.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_tl83.tdf                                                                            ;             ;
; db/mux_job.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mux_job.tdf                                                                                    ;             ;
; db/altsyncram_qi83.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_qi83.tdf                                                                            ;             ;
; db/altsyncram_90c3.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_90c3.tdf                                                                            ;             ;
; db/decode_osa.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/decode_osa.tdf                                                                                 ;             ;
; db/mux_lob.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mux_lob.tdf                                                                                    ;             ;
; new_component.v                                                                                   ; yes             ; Auto-Found Verilog HDL File                  ; new_component.v                                                                                                                                        ;             ;
; db/altsyncram_kr91.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_kr91.tdf                                                                            ;             ;
; db/altsyncram_lr91.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_lr91.tdf                                                                            ;             ;
; db/altsyncram_g383.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_g383.tdf                                                                            ;             ;
; db/altsyncram_f383.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_f383.tdf                                                                            ;             ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux_001.sv                         ; MTL_SOPC    ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_001.sv                           ; MTL_SOPC    ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 8,242          ;
;                                             ;                ;
; Total combinational functions               ; 6569           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 3003           ;
;     -- 3 input functions                    ; 1891           ;
;     -- <=2 input functions                  ; 1675           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 5565           ;
;     -- arithmetic mode                      ; 1004           ;
;                                             ;                ;
; Total registers                             ; 4328           ;
;     -- Dedicated logic registers            ; 4328           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 148            ;
; Total memory bits                           ; 387712         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 4              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3255           ;
; Total fan-out                               ; 45341          ;
; Average fan-out                             ; 3.82           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_NANO                                                                                               ; 6569 (153)        ; 4328 (96)    ; 387712      ; 4            ; 0       ; 2         ; 148  ; 0            ; |DE0_NANO                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |MTL_PLL:MTL_PLL_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_PLL:MTL_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; work         ;
;          |MTL_PLL_altpll:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |MTL_SOPC:u0|                                                                                        ; 3006 (0)          ; 2232 (0)     ; 223360      ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0                                                                                                                                                                                                                                                                                                                          ; MTL_SOPC     ;
;       |MTL_SOPC_CPU:cpu|                                                                                ; 2088 (1796)       ; 1593 (1274)  ; 62336       ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu                                                                                                                                                                                                                                                                                                         ; MTL_SOPC     ;
;          |MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht                                                                                                                                                                                                                                                                ; MTL_SOPC     ;
;             |altsyncram:the_altsyncram|                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                      ; work         ;
;                |altsyncram_bng1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated                                                                                                                                                                                                       ; work         ;
;          |MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|                                             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data                                                                                                                                                                                                                                                        ; MTL_SOPC     ;
;             |altsyncram:the_altsyncram|                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_kpc1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated                                                                                                                                                                                               ; work         ;
;          |MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag                                                                                                                                                                                                                                                          ; MTL_SOPC     ;
;             |altsyncram:the_altsyncram|                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_79g1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_79g1:auto_generated                                                                                                                                                                                                 ; work         ;
;          |MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim                                                                                                                                                                                                                                                    ; MTL_SOPC     ;
;             |altsyncram:the_altsyncram|                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                          ; work         ;
;                |altsyncram_r3d1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                           ; work         ;
;          |MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|                                             ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data                                                                                                                                                                                                                                                        ; MTL_SOPC     ;
;             |altsyncram:the_altsyncram|                                                                 ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                         ; 2 (2)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                               ; work         ;
;          |MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|                                               ; 0 (0)             ; 0 (0)        ; 1664        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag                                                                                                                                                                                                                                                          ; MTL_SOPC     ;
;             |altsyncram:the_altsyncram|                                                                 ; 0 (0)             ; 0 (0)        ; 1664        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_i3h1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1664        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated                                                                                                                                                                                                 ; work         ;
;          |MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|                                            ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell                                                                                                                                                                                                                                                       ; MTL_SOPC     ;
;             |altera_mult_add:the_altmult_add_part_1|                                                    ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                ; work         ;
;                |altera_mult_add_q1u2:auto_generated|                                                    ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated                                                                                                                                                                            ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                            ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                   ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                         ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                          ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                        ; work         ;
;                         |lpm_mult:Mult0|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                           ; work         ;
;                            |mult_jp01:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                  ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                    ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                ; work         ;
;                |altera_mult_add_s1u2:auto_generated|                                                    ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated                                                                                                                                                                            ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                            ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                   ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                         ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                          ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                        ; work         ;
;                         |lpm_mult:Mult0|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                           ; work         ;
;                            |mult_j011:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                  ; work         ;
;          |MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|                                            ; 290 (35)          ; 270 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci                                                                                                                                                                                                                                                       ; MTL_SOPC     ;
;             |MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|         ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper                                                                                                                                                                     ; MTL_SOPC     ;
;                |MTL_SOPC_CPU_jtag_debug_module_sysclk:the_MTL_SOPC_CPU_jtag_debug_module_sysclk|        ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_sysclk:the_MTL_SOPC_CPU_jtag_debug_module_sysclk                                                                                     ; MTL_SOPC     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_sysclk:the_MTL_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_sysclk:the_MTL_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                ; work         ;
;                |MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|              ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck                                                                                           ; MTL_SOPC     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                      ; work         ;
;                |sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy|                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy                                                                                                           ; work         ;
;             |MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|                           ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg                                                                                                                                                                                       ; MTL_SOPC     ;
;             |MTL_SOPC_CPU_nios2_oci_break:the_MTL_SOPC_CPU_nios2_oci_break|                             ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_break:the_MTL_SOPC_CPU_nios2_oci_break                                                                                                                                                                                         ; MTL_SOPC     ;
;             |MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|                             ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug                                                                                                                                                                                         ; MTL_SOPC     ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                     ; work         ;
;             |MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|                                   ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem                                                                                                                                                                                               ; MTL_SOPC     ;
;                |MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram                                                                                                                                  ; MTL_SOPC     ;
;                   |altsyncram:the_altsyncram|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                        ; work         ;
;                      |altsyncram_lf81:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated                                                                         ; work         ;
;          |MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a                                                                                                                                                                                                                                        ; MTL_SOPC     ;
;             |altsyncram:the_altsyncram|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                              ; work         ;
;                |altsyncram_b5g1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated                                                                                                                                                                               ; work         ;
;          |MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b                                                                                                                                                                                                                                        ; MTL_SOPC     ;
;             |altsyncram:the_altsyncram|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                              ; work         ;
;                |altsyncram_c5g1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated                                                                                                                                                                               ; work         ;
;       |MTL_SOPC_JTAG_UART:jtag_uart|                                                                    ; 140 (36)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart                                                                                                                                                                                                                                                                                             ; MTL_SOPC     ;
;          |MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r                                                                                                                                                                                                                                 ; MTL_SOPC     ;
;             |scfifo:rfifo|                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                    ; work         ;
;                |scfifo_jr21:auto_generated|                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                         ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                          ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                            ; work         ;
;                         |cntr_do7:count_usedw|                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                       ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                              ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                    ; work         ;
;                      |dpram_nl21:FIFOram|                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                 ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                     ; work         ;
;          |MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w                                                                                                                                                                                                                                 ; MTL_SOPC     ;
;             |scfifo:wfifo|                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                    ; work         ;
;                |scfifo_jr21:auto_generated|                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                         ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                            ; work         ;
;                         |cntr_do7:count_usedw|                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                       ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                              ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                    ; work         ;
;                      |dpram_nl21:FIFOram|                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                 ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                     ; work         ;
;          |alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|                                       ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic                                                                                                                                                                                                                                      ; work         ;
;       |MTL_SOPC_KEY:key|                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_KEY:key                                                                                                                                                                                                                                                                                                         ; MTL_SOPC     ;
;       |MTL_SOPC_TESTLED:testled|                                                                        ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_TESTLED:testled                                                                                                                                                                                                                                                                                                 ; MTL_SOPC     ;
;       |MTL_SOPC_TIMER:timer|                                                                            ; 131 (131)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_TIMER:timer                                                                                                                                                                                                                                                                                                     ; MTL_SOPC     ;
;       |MTL_SOPC_TOUCHDATA:touchdata|                                                                    ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata                                                                                                                                                                                                                                                                                             ; MTL_SOPC     ;
;       |MTL_SOPC_mem:mem|                                                                                ; 102 (0)           ; 3 (0)        ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mem:mem                                                                                                                                                                                                                                                                                                         ; MTL_SOPC     ;
;          |altsyncram:the_altsyncram|                                                                    ; 102 (0)           ; 3 (0)        ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_5ub1:auto_generated|                                                            ; 102 (0)           ; 3 (0)        ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                |altsyncram:ram_block1a0|                                                                ; 102 (0)           ; 3 (0)        ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                                                        ; work         ;
;                   |altsyncram_90c3:auto_generated|                                                      ; 102 (0)           ; 3 (3)        ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated                                                                                                                                                                                         ; work         ;
;                      |decode_osa:decode3|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|decode_osa:decode3                                                                                                                                                                      ; work         ;
;                      |mux_lob:mux2|                                                                     ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|mux_lob:mux2                                                                                                                                                                            ; work         ;
;       |MTL_SOPC_mm_interconnect_0:mm_interconnect_0|                                                    ; 461 (0)           ; 215 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                             ; MTL_SOPC     ;
;          |MTL_SOPC_mm_interconnect_0_cmd_demux:cmd_demux|                                               ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                              ; MTL_SOPC     ;
;          |MTL_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                      ; MTL_SOPC     ;
;          |MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                           ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                          ; MTL_SOPC     ;
;             |altera_merlin_arbitrator:arb|                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                             ; MTL_SOPC     ;
;          |MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                           ; 57 (53)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                          ; MTL_SOPC     ;
;             |altera_merlin_arbitrator:arb|                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                             ; MTL_SOPC     ;
;          |MTL_SOPC_mm_interconnect_0_router:router|                                                     ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router:router                                                                                                                                                                                                                                    ; MTL_SOPC     ;
;          |MTL_SOPC_mm_interconnect_0_router_001:router_001|                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                            ; MTL_SOPC     ;
;          |MTL_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                      ; MTL_SOPC     ;
;          |MTL_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_006|                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                                                                      ; MTL_SOPC     ;
;          |MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|                                                   ; 110 (110)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                  ; MTL_SOPC     ;
;          |MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                           ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                          ; MTL_SOPC     ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|                                   ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                  ; MTL_SOPC     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                            ; MTL_SOPC     ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                  ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; MTL_SOPC     ;
;          |altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|                                ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                               ; MTL_SOPC     ;
;          |altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|                                                  ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; MTL_SOPC     ;
;          |altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo                                                                                                                                                                                                                             ; MTL_SOPC     ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; MTL_SOPC     ;
;          |altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|                                            ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo                                                                                                                                                                                                                           ; MTL_SOPC     ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                            ; MTL_SOPC     ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_agent|                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                                                                                                                       ; MTL_SOPC     ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                      ; MTL_SOPC     ;
;          |altera_merlin_slave_agent:maptransfer_avalon_slave_agent|                                     ; 12 (6)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent                                                                                                                                                                                                                    ; MTL_SOPC     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                             ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                      ; MTL_SOPC     ;
;          |altera_merlin_slave_agent:touchdata_s1_agent|                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent                                                                                                                                                                                                                                ; MTL_SOPC     ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                              ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                             ; MTL_SOPC     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                        ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                       ; MTL_SOPC     ;
;          |altera_merlin_slave_translator:key_s1_translator|                                             ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                            ; MTL_SOPC     ;
;          |altera_merlin_slave_translator:maptransfer_avalon_slave_translator|                           ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator                                                                                                                                                                                                          ; MTL_SOPC     ;
;          |altera_merlin_slave_translator:mem_s1_translator|                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator                                                                                                                                                                                                                            ; MTL_SOPC     ;
;          |altera_merlin_slave_translator:testled_s1_translator|                                         ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator                                                                                                                                                                                                                        ; MTL_SOPC     ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                           ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                          ; MTL_SOPC     ;
;          |altera_merlin_slave_translator:touchdata_s1_translator|                                       ; 7 (7)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator                                                                                                                                                                                                                      ; MTL_SOPC     ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                        ; 12 (12)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                       ; MTL_SOPC     ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                 ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                ; MTL_SOPC     ;
;          |altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|                       ; 25 (25)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter                                                                                                                                                                                                      ; MTL_SOPC     ;
;          |altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|                       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter                                                                                                                                                                                                      ; MTL_SOPC     ;
;       |altera_reset_controller:rst_controller_001|                                                      ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                               ; MTL_SOPC     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                ; MTL_SOPC     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                    ; MTL_SOPC     ;
;       |altera_reset_controller:rst_controller_002|                                                      ; 1 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                               ; MTL_SOPC     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                   ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                    ; MTL_SOPC     ;
;       |altera_reset_controller:rst_controller|                                                          ; 7 (6)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                   ; MTL_SOPC     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                    ; MTL_SOPC     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                        ; MTL_SOPC     ;
;       |mapTransfer:maptransfer|                                                                         ; 42 (42)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MTL_SOPC:u0|mapTransfer:maptransfer                                                                                                                                                                                                                                                                                                  ; MTL_SOPC     ;
;    |MySPI:MySPI_instance|                                                                               ; 93 (93)           ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|MySPI:MySPI_instance                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |RAM_PLL:RAM_PLL_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|RAM_PLL:RAM_PLL_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|RAM_PLL:RAM_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; work         ;
;          |RAM_PLL_altpll:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|RAM_PLL:RAM_PLL_inst|altpll:altpll_component|RAM_PLL_altpll:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |choose_draw_action:choose_draw_action_inst|                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|choose_draw_action:choose_draw_action_inst                                                                                                                                                                                                                                                                                           ; work         ;
;    |gestureMapping:theGestureMapping|                                                                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|gestureMapping:theGestureMapping                                                                                                                                                                                                                                                                                                     ; work         ;
;    |hold_buffer:hold_buffer_tchrdy|                                                                     ; 96 (96)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|hold_buffer:hold_buffer_tchrdy                                                                                                                                                                                                                                                                                                       ; work         ;
;    |i2c_touch_config:i2c_touch_config_inst|                                                             ; 415 (131)         ; 388 (316)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst                                                                                                                                                                                                                                                                                               ; work         ;
;       |i2c_master_byte_ctrl:byte_controller|                                                            ; 143 (46)          ; 72 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                          ; work         ;
;          |i2c_master_bit_ctrl:bit_controller|                                                           ; 97 (97)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                                                                                 ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_3jm:auto_generated|                                                                ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_rlh:divider|                                                               ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_a7f:divider|                                                                  ; 117 (117)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                ; work         ;
;          |multcore:mult_core|                                                                           ; 24 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                             ; work         ;
;             |mpar_add:padder|                                                                           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                             ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                        ; work         ;
;                   |add_sub_bfh:auto_generated|                                                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                             ; work         ;
;    |lpm_mult:Mult0|                                                                                     ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |multcore:mult_core|                                                                              ; 21 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                    ; work         ;
;          |mpar_add:padder|                                                                              ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                    ; work         ;
;             |lpm_add_sub:adder[0]|                                                                      ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                               ; work         ;
;                |add_sub_ogh:auto_generated|                                                             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                                                                                                                                                                                    ; work         ;
;    |mapController:mapController_inst|                                                                   ; 127 (25)          ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst                                                                                                                                                                                                                                                                                                     ; work         ;
;       |lpm_divide:Mod0|                                                                                 ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                                     ; work         ;
;          |lpm_divide_1bm:auto_generated|                                                                ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_divide:Mod0|lpm_divide_1bm:auto_generated                                                                                                                                                                                                                                                       ; work         ;
;             |sign_div_unsign_mlh:divider|                                                               ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                           ; work         ;
;                |alt_u_div_07f:divider|                                                                  ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                                                                                                     ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                      ; work         ;
;          |multcore:mult_core|                                                                           ; 14 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                   ; work         ;
;             |mpar_add:padder|                                                                           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                   ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                              ; work         ;
;                   |add_sub_kgh:auto_generated|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                                                                                                                                   ; work         ;
;    |mtl_controller:mtl_controller_inst|                                                                 ; 1042 (351)        ; 116 (107)    ; 120000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst                                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                    ; work         ;
;          |multcore:mult_core|                                                                           ; 7 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                 ; work         ;
;             |mpar_add:padder|                                                                           ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                 ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                            ; work         ;
;                   |add_sub_ngh:auto_generated|                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                                                                                 ; work         ;
;       |mapAddresses:mapAddressesInstance|                                                               ; 649 (23)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance                                                                                                                                                                                                                                                                 ; work         ;
;          |lpm_mult:Mult0|                                                                               ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0                                                                                                                                                                                                                                                  ; work         ;
;             |multcore:mult_core|                                                                        ; 17 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                               ; work         ;
;                |mpar_add:padder|                                                                        ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                          ; work         ;
;                      |add_sub_jgh:auto_generated|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                                                                                                                                                               ; work         ;
;          |lpm_mult:Mult1|                                                                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1                                                                                                                                                                                                                                                  ; work         ;
;             |multcore:mult_core|                                                                        ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                               ; work         ;
;                |mpar_add:padder|                                                                        ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                          ; work         ;
;                      |add_sub_ngh:auto_generated|                                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                                               ; work         ;
;          |mapPixels:mapPixelsInst|                                                                      ; 522 (30)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst                                                                                                                                                                                                                                         ; work         ;
;             |lpm_divide:Div0|                                                                           ; 121 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0                                                                                                                                                                                                                         ; work         ;
;                |lpm_divide_2jm:auto_generated|                                                          ; 121 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0|lpm_divide_2jm:auto_generated                                                                                                                                                                                           ; work         ;
;                   |sign_div_unsign_qlh:divider|                                                         ; 121 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                               ; work         ;
;                      |alt_u_div_87f:divider|                                                            ; 121 (121)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                         ; work         ;
;             |lpm_divide:Div1|                                                                           ; 120 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1                                                                                                                                                                                                                         ; work         ;
;                |lpm_divide_2jm:auto_generated|                                                          ; 120 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1|lpm_divide_2jm:auto_generated                                                                                                                                                                                           ; work         ;
;                   |sign_div_unsign_qlh:divider|                                                         ; 120 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                               ; work         ;
;                      |alt_u_div_87f:divider|                                                            ; 120 (120)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                         ; work         ;
;             |lpm_divide:Mod0|                                                                           ; 126 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0                                                                                                                                                                                                                         ; work         ;
;                |lpm_divide_5bm:auto_generated|                                                          ; 126 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                                                                                                                                                           ; work         ;
;                   |sign_div_unsign_qlh:divider|                                                         ; 126 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                               ; work         ;
;                      |alt_u_div_87f:divider|                                                            ; 126 (126)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                         ; work         ;
;             |lpm_divide:Mod1|                                                                           ; 125 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod1                                                                                                                                                                                                                         ; work         ;
;                |lpm_divide_5bm:auto_generated|                                                          ; 125 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                                                                                                                                                           ; work         ;
;                   |sign_div_unsign_qlh:divider|                                                         ; 125 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                               ; work         ;
;                      |alt_u_div_87f:divider|                                                            ; 125 (125)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                         ; work         ;
;          |mapTiles:mapTilesInst|                                                                        ; 84 (84)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapTiles:mapTilesInst                                                                                                                                                                                                                                           ; work         ;
;       |tile0ROM:tile0ROM_inst|                                                                          ; 17 (0)            ; 4 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 17 (0)            ; 4 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_2ea1:auto_generated|                                                            ; 17 (0)            ; 4 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated                                                                                                                                                                                                             ; work         ;
;                |altsyncram:ram_block1a0|                                                                ; 17 (0)            ; 4 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                     ; work         ;
;                   |altsyncram_tl83:auto_generated|                                                      ; 17 (0)            ; 4 (4)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated                                                                                                                                                      ; work         ;
;                      |mux_job:mux2|                                                                     ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|mux_job:mux2                                                                                                                                         ; work         ;
;       |tile2:tile2_inst|                                                                                ; 18 (0)            ; 5 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile2:tile2_inst                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 18 (0)            ; 5 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_vaa1:auto_generated|                                                            ; 18 (1)            ; 5 (1)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated                                                                                                                                                                                                                   ; work         ;
;                |altsyncram:ram_block1a0|                                                                ; 17 (0)            ; 4 (0)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                           ; work         ;
;                   |altsyncram_qi83:auto_generated|                                                      ; 17 (0)            ; 4 (4)        ; 60000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated                                                                                                                                                            ; work         ;
;                      |mux_job:mux2|                                                                     ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|mux_job:mux2                                                                                                                                               ; work         ;
;    |pzdyqx:nabboc|                                                                                      ; 123 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                    ; 123 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                             ; work         ;
;             |LQYT7093:MBPH5020|                                                                         ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                           ; work         ;
;          |KIFI3548:TPOO7242|                                                                            ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                         ; work         ;
;          |LQYT7093:LRYQ7721|                                                                            ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                         ; work         ;
;          |PUDL0439:ESUL0435|                                                                            ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                         ; work         ;
;    |reset_delay:reset_delay_inst|                                                                       ; 31 (31)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|reset_delay:reset_delay_inst                                                                                                                                                                                                                                                                                                         ; work         ;
;    |sdram_control:sdram_control_inst|                                                                   ; 700 (404)         ; 505 (154)    ; 41024       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst                                                                                                                                                                                                                                                                                                     ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                                                      ; 92 (0)            ; 129 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                          ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 92 (0)            ; 129 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                        ; work         ;
;             |dcfifo_hgj1:auto_generated|                                                                ; 92 (14)           ; 129 (34)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated                                                                                                                                                                                             ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                             ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                             ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                            ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                 ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                            ; 25 (25)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                 ; work         ;
;                |alt_synch_pipe_rld:rs_dgwp|                                                             ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                                                                                                  ; work         ;
;                   |dffpipe_qe9:dffpipe12|                                                               ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12                                                                                                                                            ; work         ;
;                |alt_synch_pipe_sld:ws_dgrp|                                                             ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                                                                                                  ; work         ;
;                   |dffpipe_se9:dffpipe17|                                                               ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17                                                                                                                                            ; work         ;
;                |altsyncram_dm31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram                                                                                                                                                                    ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                    ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                     ; work         ;
;                |cntr_54e:cntr_b|                                                                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                             ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                          ; work         ;
;                |dffpipe_3dc:wraclr|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                          ; work         ;
;                |dffpipe_pe9:ws_brp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                          ; work         ;
;                |dffpipe_re9:ws_bwp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp                                                                                                                                                                          ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                                                     ; 79 (0)            ; 110 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                         ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 79 (0)            ; 110 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                       ; work         ;
;             |dcfifo_pej1:auto_generated|                                                                ; 79 (16)           ; 110 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated                                                                                                                                                                                            ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                                                                                            ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                                                                                            ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                                                                ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                                                                                                ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                                                             ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                                                                                                                                                                 ; work         ;
;                   |dffpipe_hd9:dffpipe14|                                                               ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14                                                                                                                                           ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                                                             ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                                                                                                                                                                 ; work         ;
;                   |dffpipe_id9:dffpipe19|                                                               ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19                                                                                                                                           ; work         ;
;                |altsyncram_rj31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram                                                                                                                                                                   ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                                   ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                                    ; work         ;
;                |cntr_54e:cntr_b|                                                                        ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                            ; work         ;
;                |dffpipe_3dc:wraclr|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                         ; work         ;
;                |dffpipe_gd9:rs_bwp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                         ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                         ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                                                                     ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                                                                         ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                       ; work         ;
;             |dcfifo_pej1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated                                                                                                                                                                                            ; work         ;
;                |altsyncram_rj31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram                                                                                                                                                                   ; work         ;
;       |command:u_command|                                                                               ; 61 (61)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command                                                                                                                                                                                                                                                                                   ; work         ;
;       |control_interface:u_control_interface|                                                           ; 64 (64)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 203 (1)           ; 116 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 202 (0)           ; 116 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                         ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                          ; 202 (1)           ; 116 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                               ; 201 (0)           ; 108 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                         ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                           ; 201 (154)         ; 108 (79)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                            ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                             ; 29 (29)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                    ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                           ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                  ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 376 (2)           ; 584 (52)     ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 374 (0)           ; 532 (0)      ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 374 (88)          ; 532 (178)    ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_gu14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 62 (1)            ; 146 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 52 (0)            ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 52 (0)            ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 9 (9)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 87 (8)            ; 73 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_hgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 26 (26)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |touch_buffer:touch_buffer_east|                                                                     ; 88 (88)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|touch_buffer:touch_buffer_east                                                                                                                                                                                                                                                                                                       ; work         ;
;    |touch_buffer:touch_buffer_west|                                                                     ; 85 (85)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|touch_buffer:touch_buffer_west                                                                                                                                                                                                                                                                                                       ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Name                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; MTL_SOPC_CPU_bht_ram.mif                 ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                     ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_79g1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; MTL_SOPC_CPU_dc_tag_ram.mif              ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                     ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                     ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 13           ; 128          ; 13           ; 1664   ; MTL_SOPC_CPU_ic_tag_ram.mif              ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; MTL_SOPC_CPU_ociram_default_contents.mif ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; MTL_SOPC_CPU_rf_ram_a.mif                ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; MTL_SOPC_CPU_rf_ram_b.mif                ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                     ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                     ;
; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated|ALTSYNCRAM                                                                                                                 ; AUTO ; Single Port      ; 5000         ; 32           ; --           ; --           ; 160000 ; MTL_SOPC_mem.hex                         ;
; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 2500         ; 24           ; --           ; --           ; 60000  ; tile_grass.hex                           ;
; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; ROM              ; 2500         ; 24           ; --           ; --           ; 60000  ; tile_peyo.hex                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 1024         ; 32           ; 32768  ; None                                     ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None                                     ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 128          ; 26           ; 128          ; 26           ; 3328   ; None                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                  ; IP Include File               ;
+--------+---------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; ALTPLL                          ; 13.1    ; N/A          ; N/A           ; |DE0_NANO|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                                                   ; MTL_PLL.v                     ;
; Altera ; ALTPLL                          ; 13.1    ; N/A          ; N/A           ; |DE0_NANO|RAM_PLL:RAM_PLL_inst                                                                                                                                                                                                                   ; RAM_PLL.v                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                           ;                               ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                       ;                               ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                             ;                               ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                           ;                               ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                             ;                               ;
; Altera ; ROM: 1-PORT                     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst                                                                                                                                                                              ; tile0ROM.v                    ;
; Altera ; ROM: 1-PORT                     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|mtl_controller:mtl_controller_inst|tile2:tile2_inst                                                                                                                                                                                    ; tile2.v                       ;
; Altera ; FIFO                            ; 13.1    ; N/A          ; N/A           ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                            ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                            ; 13.1    ; N/A          ; N/A           ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                            ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                            ; 13.1    ; N/A          ; N/A           ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                           ; sdram_control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                            ; 13.1    ; N/A          ; N/A           ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                           ; sdram_control/Sdram_WR_FIFO.v ;
; N/A    ; Qsys                            ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0                                                                                                                                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu                                                                                                                                                                                                           ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht                                                                                                                                                                  ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data                                                                                                                                                          ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag                                                                                                                                                            ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim                                                                                                                                                      ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data                                                                                                                                                          ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag                                                                                                                                                            ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a                                                                                                                                          ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b                                                                                                                                          ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci                                                                                                                                                         ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg                                                                                         ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_break:the_MTL_SOPC_CPU_nios2_oci_break                                                                                           ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_dbrk:the_MTL_SOPC_CPU_nios2_oci_dbrk                                                                                             ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug                                                                                           ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_dtrace:the_MTL_SOPC_CPU_nios2_oci_dtrace                                                                                         ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_dtrace:the_MTL_SOPC_CPU_nios2_oci_dtrace|MTL_SOPC_CPU_nios2_oci_td_mode:MTL_SOPC_CPU_nios2_oci_trc_ctrl_td_mode                  ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo                                                                                             ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo|MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt:the_MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo|MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc:the_MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc                 ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo|MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc:the_MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc             ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_im:the_MTL_SOPC_CPU_nios2_oci_im                                                                                                 ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_itrace:the_MTL_SOPC_CPU_nios2_oci_itrace                                                                                         ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_pib:the_MTL_SOPC_CPU_nios2_oci_pib                                                                                               ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_xbrk:the_MTL_SOPC_CPU_nios2_oci_xbrk                                                                                             ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem                                                                                                 ;                               ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram                                    ;                               ;
; Altera ; altera_irq_mapper               ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_irq_mapper:irq_mapper                                                                                                                                                                                             ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_jtag_uart         ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart                                                                                                                                                                                               ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_pio               ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_KEY:key                                                                                                                                                                                                           ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_onchip_memory2    ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mem:mem                                                                                                                                                                                                           ; MTL_SOPC.qsys                 ;
; Altera ; altera_mm_interconnect          ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                               ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                ; MTL_SOPC.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                   ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                        ; MTL_SOPC.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                       ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                        ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                    ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_master_agent      ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                              ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_traffic_limiter   ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                         ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_master_translator ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                    ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_master_agent      ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                       ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_traffic_limiter   ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                  ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_master_translator ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                             ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                         ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                    ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                               ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                   ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                              ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                         ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                        ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                   ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                              ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent                                                                                                                      ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo                                                                                                                 ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_burst_adapter     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_width_adapter     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter                                                                                                        ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_width_adapter     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter                                                                                                        ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent                                                                                                                                        ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo                                                                                                                                   ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator                                                                                                                              ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router:router                                                                                                                                      ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_001:router_001                                                                                                                              ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_002                                                                                                                              ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_003:router_003                                                                                                                              ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_004:router_004                                                                                                                              ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_005                                                                                                                              ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_006                                                                                                                              ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_007                                                                                                                              ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_004:router_008                                                                                                                              ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_009                                                                                                                              ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                        ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                        ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                    ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testled_s1_agent                                                                                                                                    ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo                                                                                                                               ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator                                                                                                                          ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                      ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                 ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                            ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent                                                                                                                                  ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo                                                                                                                             ; MTL_SOPC.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator                                                                                                                        ; MTL_SOPC.qsys                 ;
; Altera ; altera_reset_controller         ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|altera_reset_controller:rst_controller                                                                                                                                                                                     ; MTL_SOPC.qsys                 ;
; Altera ; altera_reset_controller         ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                 ; MTL_SOPC.qsys                 ;
; Altera ; altera_reset_controller         ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                 ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_pio               ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_TESTLED:testled                                                                                                                                                                                                   ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_timer             ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_TIMER:timer                                                                                                                                                                                                       ; MTL_SOPC.qsys                 ;
; Altera ; altera_avalon_pio               ; 15.0    ; N/A          ; N/A           ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata                                                                                                                                                                                               ; MTL_SOPC.qsys                 ;
+--------+---------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|c_state                                                                                           ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; c_state.1001 ; c_state.1000 ; c_state.0111 ; c_state.0110 ; c_state.0101 ; c_state.0100 ; c_state.0011 ; c_state.0010 ; c_state.0001 ; c_state.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; c_state.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; c_state.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; c_state.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; c_state.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; c_state.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0101 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0110 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0111 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.1000 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.1001 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state                 ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|MySPI:MySPI_instance|SPI_state                                                                                                                                                                           ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+
; Name                ; SPI_state.S_End ; SPI_state.S_Data_11 ; SPI_state.S_Data_01 ; SPI_state.S_Data_00 ; SPI_state.S_Data ; SPI_state.S_Addr_11 ; SPI_state.S_Addr_01 ; SPI_state.S_Addr_00 ; SPI_state.S_Addr ; SPI_state.S_Wait ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+
; SPI_state.S_Wait    ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 0                ;
; SPI_state.S_Addr    ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 1                ; 1                ;
; SPI_state.S_Addr_00 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 1                   ; 0                ; 1                ;
; SPI_state.S_Addr_01 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 1                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Addr_11 ; 0               ; 0                   ; 0                   ; 0                   ; 0                ; 1                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data    ; 0               ; 0                   ; 0                   ; 0                   ; 1                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_00 ; 0               ; 0                   ; 0                   ; 1                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_01 ; 0               ; 0                   ; 1                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_Data_11 ; 0               ; 1                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
; SPI_state.S_End     ; 1               ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                   ; 0                   ; 0                ; 1                ;
+---------------------+-----------------+---------------------+---------------------+---------------------+------------------+---------------------+---------------------+---------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                             ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                             ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                             ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                             ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                             ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; i2c_touch_config:i2c_touch_config_inst|read_data[1][7]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][6]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][5]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][4]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][3]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][2]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][1]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[1][0]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[3][3]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[3][2]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[3][1]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[3][0]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][7]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][6]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][5]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][4]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][3]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][2]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][1]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[4][0]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[5][3]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[5][2]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[5][1]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[5][0]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][7]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][6]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][5]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][4]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][3]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][2]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][1]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|read_data[6][0]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rvalid                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_sysclk:the_MTL_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_sysclk:the_MTL_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_sysclk:the_MTL_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_sysclk:the_MTL_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Status[2,3]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18,20..23]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11..13,15]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[0..2,4,9]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|rWR2_MAX_ADDR[0..23]                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|rRD2_MAX_ADDR[0..23]                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0..10]                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0..10]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0..10]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[10]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                       ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                             ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                          ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                             ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0..2]                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0..8]                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0..8]                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0..8]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0..8]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                      ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                             ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                      ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                         ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                             ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0..2]                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                              ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_use_reg                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[0,1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator|av_chipselect_pre                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator|av_readdata_pre[4..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator|av_chipselect_pre                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator|av_readdata_pre[1,4,6,8,13]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata|readdata[20..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[1..31]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[1,3..31]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[1,3..31]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_iw_corrupt                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_im:the_MTL_SOPC_CPU_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_im:the_MTL_SOPC_CPU_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_dbrk:the_MTL_SOPC_CPU_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_dbrk:the_MTL_SOPC_CPU_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_dbrk:the_MTL_SOPC_CPU_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_xbrk:the_MTL_SOPC_CPU_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_xbrk:the_MTL_SOPC_CPU_nios2_oci_xbrk|E_xbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_xbrk:the_MTL_SOPC_CPU_nios2_oci_xbrk|E_xbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_xbrk:the_MTL_SOPC_CPU_nios2_oci_xbrk|M_xbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_xbrk:the_MTL_SOPC_CPU_nios2_oci_xbrk|M_xbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0..9]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0..7]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][58]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][57]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][56]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|av_readdata_pre[20..31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[1..31]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_endofpacket                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_address_field[1]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_channel[0]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][58]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][57]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][56]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; i2c_touch_config:i2c_touch_config_inst|txr[1..3,7]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9..11]                                                                            ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9..11]                                                                            ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8..10]                                                                            ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                               ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                                                                               ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                               ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[16]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[16]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[1]                                                                                         ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[1]                                                                                         ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[20]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[31]                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                         ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                         ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[4]                                                                                         ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|rden_a_store                                                                                                                 ; Merged with mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|rden_a_store                                                                                                                       ;
; sdram_control:sdram_control_inst|rWR2_ADDR[0..22]                                                                                                                                                                                                     ; Merged with sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                                                                        ;
; sdram_control:sdram_control_inst|rRD2_ADDR[0..22]                                                                                                                                                                                                     ; Merged with sdram_control:sdram_control_inst|rRD2_ADDR[23]                                                                                                                                                                                                        ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[3,5..8,10,14,16,17]                                                                                                                                                                                    ; Merged with sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]                                                                                                                                                                                                    ;
; sdram_control:sdram_control_inst|mLENGTH[0,2..6]                                                                                                                                                                                                      ; Merged with sdram_control:sdram_control_inst|mLENGTH[8]                                                                                                                                                                                                           ;
; sdram_control:sdram_control_inst|command:u_command|CKE                                                                                                                                                                                                ; Merged with sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                                                                                               ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|byteen_reg[2]                                                                                                         ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|byteen_reg[3]                                                                                                         ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0,1]                                                                                                               ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]                                                                                                                 ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[1]                                                                                                                 ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]                                                                                                                 ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                 ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                 ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                 ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                 ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                 ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                 ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                   ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                   ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                   ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                   ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                   ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                   ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][61]                                                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][94]                                                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][59]                                                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][53]                                                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][60]                                                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][41]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][49]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][43]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][72]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][35]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][44]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][73]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][46]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][73]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][45]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][73]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][42]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][73]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                  ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                  ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                  ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                  ;
; i2c_touch_config:i2c_touch_config_inst|txr[5,6]                                                                                                                                                                                                       ; Merged with i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                                         ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                            ; Merged with MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                   ; Merged with MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                             ; Merged with MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                  ; Merged with MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                ; Merged with MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator|waitrequest_reset_override                                                                                                                  ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator|waitrequest_reset_override                                                                                                ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator|waitrequest_reset_override                                                                                                              ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator|waitrequest_reset_override                                                                                                ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|waitrequest_reset_override                                                                                                            ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator|waitrequest_reset_override                                                                                                ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]                                                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][60]                                                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][75]                                                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][76]                                                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][35]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][35]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][49]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][35]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][72]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][35]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][35]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][44]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][42]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][45]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][42]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][46]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][42]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][73]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][42]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                  ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                  ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                  ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][94]                                                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][61]                                                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                   ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                   ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                   ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                   ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                   ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                   ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                       ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                 ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                 ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                 ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                 ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                 ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                 ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_ctrl_b_not_src                                                                                                                                                                                                         ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                          ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                        ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_ctrl_a_not_src                                                                                                                                                                                                         ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator|av_readdata_pre[2,3,5,7,9..12,14,15]                                                                                      ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator|av_readdata_pre[0]                                                                                                        ;
; sdram_control:sdram_control_inst|rWR1_ADDR[0]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|rRD2_ADDR[23]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|mLENGTH[8]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|byteen_reg[3]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_break:the_MTL_SOPC_CPU_nios2_oci_break|trigger_state                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testled_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testled_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][35]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][18]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][18]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_dbrk:the_MTL_SOPC_CPU_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; max_read_addr[0,1]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; base_read_addr[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[0,1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|WR_MASK[1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0..11]                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0..8]                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|data_reg[1,4,6,8,13]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][48]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_break:the_MTL_SOPC_CPU_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1..8]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1..8]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][48]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7,8]                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8..10]                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|mRD                                                                                                                                                                                                                  ; Merged with sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                                                                           ;
; sdram_control:sdram_control_inst|rRD1_ADDR[0]                                                                                                                                                                                                         ; Merged with sdram_control:sdram_control_inst|rRD1_ADDR[1]                                                                                                                                                                                                         ;
; sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                                                                           ; Merged with sdram_control:sdram_control_inst|mWR                                                                                                                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|data_reg[0,2,3,5,7,9..12,14]                                                                                          ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|data_reg[15]                                                                                                          ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][47]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][73]                                                                                                                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                                                                    ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|rRD1_ADDR[1]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][93]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[1]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|mADDR[0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[0]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][42]                                                                                                                     ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][47]                                                                                                                     ;
; i2c_touch_config:i2c_touch_config_inst|c_state~14                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; i2c_touch_config:i2c_touch_config_inst|c_state~15                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; i2c_touch_config:i2c_touch_config_inst|c_state~16                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; i2c_touch_config:i2c_touch_config_inst|c_state~17                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MySPI:MySPI_instance|SPI_state~2                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; MySPI:MySPI_instance|SPI_state~3                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; MySPI:MySPI_instance|SPI_state~4                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; MySPI:MySPI_instance|SPI_state~5                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator|waitrequest_reset_override                                                                                                ; Merged with MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator|av_readdata_pre[0]                                                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|DRsize.011 ; Merged with MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|DRsize.001 ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][34]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][33]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][32]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][31]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][30]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][29]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][28]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][27]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][26]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][25]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][24]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][23]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][22]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][21]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][20]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][34]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[16]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][33]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[15]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][32]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[14]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][31]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[13]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][30]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[12]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][29]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[11]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][28]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[10]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][27]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[9]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][26]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[8]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][25]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[7]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][24]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[6]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][23]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[5]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][22]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[4]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][21]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][20]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; i2c_touch_config:i2c_touch_config_inst|cnt[7..9]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 975                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|data_reg[8],                                                                                                          ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|data_reg[6],                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|data_reg[4],                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|data_reg[1],                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][34],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][33],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][32],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][31],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][30],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][29],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][28],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][27],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][26],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][25],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][24],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][23],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][22],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][21],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][20],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][34],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[16],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][33],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[15],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][32],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[14],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][31],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[13],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][30],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[12],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][29],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[11],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][28],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[10],                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][27],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[9],                                                                                                       ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][26],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[8],                                                                                                       ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][25],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[7],                                                                                                       ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][24],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[6],                                                                                                       ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][23],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[5],                                                                                                       ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][22],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[4],                                                                                                       ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][21],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][20]                                                                                                                     ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8],                                                ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8],                                                ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5,                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                                                   ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                                                                ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10],                                                ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10],                                                ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[10],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[9],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[11],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[10],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|mLENGTH[8],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|WR_MASK[1],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|RD_MASK[1],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0],                                                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8,                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1,                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2,                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0,                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|mADDR[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[0]                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_use_reg                                                                                                          ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_endofpacket,                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[15],                                                                                                ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[12],                                                                                                ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[11],                                                                                                ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[10],                                                                                                ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[9],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[8],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[7],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[6],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[5],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[4],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[3],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[2],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[1],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_data_field[0],                                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                             ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_channel[0],                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                             ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                             ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                             ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][35],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][18],                                                                                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|data_reg[13],                                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][48]                                                                                                                     ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                              ; Stuck at VCC                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0],                                                                               ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1],                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10],                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                                                                    ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                                                              ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0],                                                                               ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0,                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1,                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9,                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10,                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6,                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2],                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1],                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                                  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                             ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0],                                                                              ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0,                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1,                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2,                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3,                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4,                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5,                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6,                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7,                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8,                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9,                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2],                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1],                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                                                                ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                   ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                      ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53],                                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                         ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                     ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                       ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                       ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                       ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                   ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                    ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                      ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                 ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testled_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testled_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testled_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testled_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                     ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                       ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                       ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                       ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][60]                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7],                                                ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7],                                                ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1,                                                                  ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                                                                   ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5],                                                ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5],                                                ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                                                                          ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                 ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                                                     ;                                ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                                                                 ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9],                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                                                                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                                                                 ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8],                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                                                                 ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7],                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                                                                ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                                                                 ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4],                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]                                                  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0],                                                ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0]                                                 ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_dbrk:the_MTL_SOPC_CPU_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_dbrk:the_MTL_SOPC_CPU_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_break:the_MTL_SOPC_CPU_nios2_oci_break|trigbrktype                                                                                              ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]                                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]                                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]                                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]                                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]                                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]                                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]                                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]                                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]                                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]                                                ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                                                                           ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10]                                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10],                                                ;
;                                                                                                                                                                                                                                                     ;                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                                                                          ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                                                                 ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6],                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]                                                  ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                                                                 ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5],                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]                                                  ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4],                                                ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4]                                                 ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                                                                 ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3],                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]                                                  ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                                                                 ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2],                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]                                                  ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                                                                 ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1],                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]                                                  ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                                                                 ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0],                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]                                                  ;
; base_read_addr[1]                                                                                                                                                                                                                                   ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_ADDR[1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                                                                ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6],                                                ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6]                                                 ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_xbrk:the_MTL_SOPC_CPU_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_xbrk:the_MTL_SOPC_CPU_nios2_oci_xbrk|M_xbrk_goto0,                                                                                              ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_xbrk:the_MTL_SOPC_CPU_nios2_oci_xbrk|M_xbrk_goto1                                                                                               ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3],                                                ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3]                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2],                                                ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2]                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                                                                        ; Stuck at GND                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1],                                                ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1]                                                 ;
; sdram_control:sdram_control_inst|rWR2_MAX_ADDR[23]                                                                                                                                                                                                  ; Stuck at GND                   ; sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]                                                                                                                                                                                                  ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD2_ADDR[23]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0]                                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1]                                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2]                                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3]                                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4]                                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5]                                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6]                                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7]                                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]                                                 ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8]                                               ; Lost Fanouts                   ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]                                                 ;
; sdram_control:sdram_control_inst|rWR1_MAX_ADDR[23]                                                                                                                                                                                                  ; Stuck at GND                   ; sdram_control:sdram_control_inst|rWR1_ADDR[0]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata|readdata[31]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|av_readdata_pre[31]                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata|readdata[30]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|av_readdata_pre[30]                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata|readdata[29]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|av_readdata_pre[29]                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata|readdata[28]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|av_readdata_pre[28]                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata|readdata[27]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|av_readdata_pre[27]                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata|readdata[26]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|av_readdata_pre[26]                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata|readdata[25]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|av_readdata_pre[25]                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata|readdata[24]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|av_readdata_pre[24]                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata|readdata[23]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|av_readdata_pre[23]                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata|readdata[22]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|av_readdata_pre[22]                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata|readdata[21]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|av_readdata_pre[21]                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata|readdata[20]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|av_readdata_pre[20]                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[31]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[30]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[29]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[28]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[27]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[26]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[25]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[24]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[23]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[22]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[21]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[20]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[19]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[18]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[6]                                                                                                                                                                                                            ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                          ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[5]                                                                                                                                                                                                            ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                          ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[4]                                                                                                                                                                                                            ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                          ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[3]                                                                                                                                                                                                            ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                          ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[2]                                                                                                                                                                                                            ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                          ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[1]                                                                                                                                                                                                            ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[1]                                                                                                                          ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[31]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[30]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[29]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[28]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[27]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[26]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[25]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[24]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[23]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[22]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[21]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[20]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[19]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[18]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[18]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[17]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[17]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[16]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[16]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[15]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[15]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[14]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[14]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[13]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[13]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[12]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[12]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[11]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[11]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[10]                                                                                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[9]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[8]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[7]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[6]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[5]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[4]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                            ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_dbrk:the_MTL_SOPC_CPU_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_break:the_MTL_SOPC_CPU_nios2_oci_break|trigger_state                                                                                            ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[8]                                                                                                                                                                                                            ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                          ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[10]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][76]                                                                                                                               ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                 ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][75]                                                                                                                               ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                 ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][74]                                                                                                                               ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                 ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                 ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                   ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                 ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                   ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                 ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                   ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                   ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                   ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                   ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                     ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                     ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                     ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][58]                                                                                                                   ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][58]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][57]                                                                                                                   ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][57]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[0][56]                                                                                                                   ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][56]                                                                                                                     ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                  ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[0]                                                                                                      ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem[1][18]                                                                                                                     ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[9]                                                                                                                                                                                                            ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                          ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[11]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[12]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[13]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[14]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[15]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[16]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[17]                                                                                                                                                                                                           ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; max_read_addr[0]                                                                                                                                                                                                                                    ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[0]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; max_read_addr[1]                                                                                                                                                                                                                                    ; Stuck at GND                   ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[1]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_KEY:key|readdata[7]                                                                                                                                                                                                            ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                          ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                     ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                   ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                     ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                 ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[1][93]                                                                                                                               ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                                                      ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][93]                                                                                                                        ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                     ; Stuck at GND                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                       ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                   ; Stuck at VCC                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                            ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                   ; Stuck at VCC                   ; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                            ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4328  ;
; Number of registers using Synchronous Clear  ; 222   ;
; Number of registers using Synchronous Load   ; 376   ;
; Number of registers using Asynchronous Clear ; 2765  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2654  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                                                                     ; 3       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                                                     ; 3       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                                                     ; 3       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                                                     ; 3       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                                                     ; 3       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                                                                     ; 3       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                                                                     ; 3       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                                                                    ; 3       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                                                                    ; 3       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                                                                    ; 3       ;
; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                                                                                   ; 1       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                   ; 4       ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                     ; 13      ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                                                  ; 4       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                               ; 1       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                                                                    ; 3       ;
; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                                                                           ; 9       ;
; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                                                                           ; 9       ;
; mtl_controller:mtl_controller_inst|Case_Reg[11]                                                                                                                                                                                                          ; 17      ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                 ; 11      ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                                                                                      ; 4       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                   ; 3       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                                                                      ; 5       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                                                                                      ; 1       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_pipe_flush                                                                                                                                                                                                                ; 43      ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|hbreak_enabled                                                                                                                                                                                                              ; 39      ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                   ; 1       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                             ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                             ; 2       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                            ; 1       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                            ; 4       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                               ; 2       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                          ; 7       ;
; mtl_controller:mtl_controller_inst|Case_Reg[2]                                                                                                                                                                                                           ; 2       ;
; mtl_controller:mtl_controller_inst|Case_Reg[10]                                                                                                                                                                                                          ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|t_dav                                                                                                                                                                                                           ; 3       ;
; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                                                                                      ; 1       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                ; 1       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                ; 4       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                   ; 2       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                            ; 1       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                               ; 1       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                             ; 4       ;
; mtl_controller:mtl_controller_inst|Case_Reg[5]                                                                                                                                                                                                           ; 2       ;
; mtl_controller:mtl_controller_inst|Case_Reg[1]                                                                                                                                                                                                           ; 2       ;
; mtl_controller:mtl_controller_inst|Case_Reg[9]                                                                                                                                                                                                           ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                                                     ; 3       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                         ; 6       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                ; 1       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                   ; 1       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                            ; 1       ;
; mtl_controller:mtl_controller_inst|Case_Reg[8]                                                                                                                                                                                                           ; 2       ;
; mtl_controller:mtl_controller_inst|Case_Reg[4]                                                                                                                                                                                                           ; 2       ;
; mtl_controller:mtl_controller_inst|Case_Reg[0]                                                                                                                                                                                                           ; 2       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                            ; 4       ;
; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                                                      ; 1       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[0]                                                                                            ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg|oci_ienable[2]                                                                                            ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                       ; 1       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_pipe_flush_waddr[13]                                                                                                                                                                                                      ; 1       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                ; 1       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                ; 1       ;
; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                                                                       ; 1       ;
; mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                                                                           ; 2       ;
; mtl_controller:mtl_controller_inst|Case_Reg[3]                                                                                                                                                                                                           ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_CPU:cpu|clr_break_line                                                                                                                                                                                                              ; 5       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                    ; 1       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                 ; 1       ;
; mtl_controller:mtl_controller_inst|Case_Reg[6]                                                                                                                                                                                                           ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                                                                    ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                                                                    ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                                                                    ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                                                                    ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                                                                    ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                                                                    ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                                                                    ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                                                                   ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                                                                   ; 2       ;
; MTL_SOPC:u0|MTL_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                                                                    ; 2       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                     ; 1       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                 ; 1       ;
; MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; Total number of inverted registers = 93                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator|wait_latency_counter[0]                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Blue[6]                                                                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                                                                                                                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|SPI_counter[0]                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_byteenable[2]~reg0                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|data_reg[13]                                                                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter|address_reg[16]                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_line_field[2]                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator|wait_latency_counter[0]                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator|wait_latency_counter[1]                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_mem_byte_en[0]                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_slow_inst_result[5]                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|readdata[1]                                                                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_iw[26]                                                                                                                                                                                                             ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_inst_result[14]                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_inst_result[2]                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                                                                                       ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Config[2]                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|mapTransfer:maptransfer|map_line7[13]                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|mapTransfer:maptransfer|map_line6[4]                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|mapTransfer:maptransfer|map_line5[5]                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|mapTransfer:maptransfer|map_line4[13]                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|mapTransfer:maptransfer|map_line3[15]                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|mapTransfer:maptransfer|map_line2[8]                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|mapTransfer:maptransfer|map_line1[12]                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|mapTransfer:maptransfer|map_line0[6]                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                       ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|max_read_addr[21]                                                                                                                                                                                                                                 ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_NANO|max_read_addr[3]                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|base_read_addr[11]                                                                                                                                                                                                                                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MonDReg[16]                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MonDReg[29]                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_src2[24]                                                                                                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|readdata[2]                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[12]                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_st_data[29]                                                                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|counter_dly[0]                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|sr[25] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Led70[4]                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                                                                    ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |DE0_NANO|mtl_controller:mtl_controller_inst|Counter_X_Reg[1]                                                                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |DE0_NANO|mtl_controller:mtl_controller_inst|Counter_Y_Reg[5]                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MonAReg[8]                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|hold_buffer:hold_buffer_tchrdy|count[27]                                                                                                                                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|touch_buffer:touch_buffer_west|count[5]                                                                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|touch_buffer:touch_buffer_east|count[23]                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Red[4]                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_mem_byte_en[3]                                                                                                                                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_break:the_MTL_SOPC_CPU_nios2_oci_break|break_readreg[1]                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_src1[15]                                                                                                                                                                                                           ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|M_pipe_flush_waddr[3]                                                                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|F_pc[13]                                                                                                                                                                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|Green[6]                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|ImgNum[1]                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|ST[5]                                                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|mtl_controller:mtl_controller_inst|read_red[7]                                                                                                                                                                                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|mtl_controller:mtl_controller_inst|read_green[5]                                                                                                                                                                                                  ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                                                                                                                                                ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|draw_type[4]                                                                                                                                                                                                                 ;
; 130:1              ; 2 bits    ; 172 LEs       ; 8 LEs                ; 164 LEs                ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|SPI_data[3]                                                                                                                                                                                                                  ;
; 130:1              ; 4 bits    ; 344 LEs       ; 20 LEs               ; 324 LEs                ; Yes        ; |DE0_NANO|MySPI:MySPI_instance|SPI_data[6]                                                                                                                                                                                                                  ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|cnt[9]                                                                                                                                                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                                                                                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE0_NANO|mtl_controller:mtl_controller_inst|Case_Reg[7]                                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[6]                                                                                                                                                                                                     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[18]                                                                                                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                                                                                     ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |DE0_NANO|current_img[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo|mem                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|E_logic_result[8]                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|dc_tag_wr_port_data[1]                                                                                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|F_iw[11]                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|dc_data_rd_port_addr[3]                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|dc_data_wr_port_addr[5]                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|dc_data_wr_port_addr[1]                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_dst_regnum[4]                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|mtl_controller:mtl_controller_inst|address[4]                                                                                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|mtl_controller:mtl_controller_inst|address[6]                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_wr_data_unfiltered[14]                                                                                                                                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_wr_data_unfiltered[25]                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|dc_data_wr_port_data[12]                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|dc_data_wr_port_data[3]                                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|dc_data_wr_port_data[28]                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|dc_data_wr_port_data[17]                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|D_src2_reg[31]                                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|A_wr_data_unfiltered[2]                                                                                                                                                                                              ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|F_ic_data_rd_addr_nxt[1]                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router:router|src_channel[1]                                                                                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_NANO|i2c_touch_config:i2c_touch_config_inst|Selector24                                                                                                                                                                                                 ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE0_NANO|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                        ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                        ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for i2c_touch_config:i2c_touch_config_inst  ;
+------------------------------+-------+------+------------------+
; Assignment                   ; Value ; From ; To               ;
+------------------------------+-------+------+------------------+
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0000     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0000     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0001     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0001     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0010     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0010     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0011     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0011     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0100     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0100     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0101     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0101     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0110     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0110     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0111     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0111     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1000     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1000     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1001     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1001     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sta              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sta              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sto              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sto              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wr               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wr               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ack              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ack              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_n            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_n            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; done             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; done             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i2c_al           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i2c_al           ;
+------------------------------+-------+------+------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0|altsyncram_tl83:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0|altsyncram_qi83:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0|altsyncram_90c3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO ;
+----------------+-------------------------+-------------------------------+
; Parameter Name ; Value                   ; Type                          ;
+----------------+-------------------------+-------------------------------+
; WR_LENGTH      ; 000000010               ; Unsigned Binary               ;
; RD_LENGTH      ; 010000000               ; Unsigned Binary               ;
; RANGE_ADDR_IMG ; 00010111011100000000000 ; Unsigned Binary               ;
+----------------+-------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MySPI:MySPI_instance ;
+----------------+---------+----------------------------------------+
; Parameter Name ; Value   ; Type                                   ;
+----------------+---------+----------------------------------------+
; A_Config       ; 0000000 ; Unsigned Binary                        ;
; A_Status       ; 0000001 ; Unsigned Binary                        ;
; A_Led70        ; 0000010 ; Unsigned Binary                        ;
; A_Red          ; 0000011 ; Unsigned Binary                        ;
; A_Green        ; 0000100 ; Unsigned Binary                        ;
; A_Blue         ; 0000101 ; Unsigned Binary                        ;
; A_ImgNum       ; 0000110 ; Unsigned Binary                        ;
; A_reg_gesture  ; 0000111 ; Unsigned Binary                        ;
; A_reg_xpos     ; 0001000 ; Unsigned Binary                        ;
; A_reg_ypos     ; 0001001 ; Unsigned Binary                        ;
; A_draw_type    ; 0001010 ; Unsigned Binary                        ;
+----------------+---------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mem:mem ;
+----------------+------------------+---------------------------------------+
; Parameter Name ; Value            ; Type                                  ;
+----------------+------------------+---------------------------------------+
; INIT_FILE      ; MTL_SOPC_mem.hex ; String                                ;
+----------------+------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 5000                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; MTL_SOPC_mem.hex     ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 5000                 ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_5ub1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                     ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                     ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                     ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 54    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 34    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 39    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 35    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 37    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 38    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 58    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 56    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 61    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 59    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 46    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 44    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 43    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 41    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 65    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 63    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 49    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 47    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 76    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 76    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 76    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                           ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testled_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testled_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                           ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router:router|MTL_SOPC_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_001:router_001|MTL_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_002|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_003:router_003|MTL_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_004:router_004|MTL_SOPC_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_005|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_006|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_007|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_004:router_008|MTL_SOPC_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_009|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                          ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                          ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                          ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                 ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                               ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 54    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 34    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 43    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 41    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 46    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 44    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 35    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 37    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 38    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 51    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 50    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 49    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 47    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                       ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                       ;
; OUT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                                       ;
; OUT_BURSTWRAP_H           ; 46    ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 43    ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L ; 41    ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                            ;
; ST_DATA_W      ; 75    ; Signed Integer                                                                                                                                                                                                                                            ;
; ST_CHANNEL_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 34    ; Signed Integer                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                       ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 35    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 41    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 43    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 44    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 46    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 47    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 49    ; Signed Integer                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 70    ; Signed Integer                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 71    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 40    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 50    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 51    ; Signed Integer                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 72    ; Signed Integer                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 74    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 37    ; Signed Integer                                                                                                                       ;
; IN_ST_DATA_W                  ; 75    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                       ;
; OUT_ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                       ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 52    ; Signed Integer                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                       ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 53    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 59    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 61    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 62    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 64    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 65    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 67    ; Signed Integer                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 88    ; Signed Integer                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 89    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 58    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 68    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 69    ; Signed Integer                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 90    ; Signed Integer                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 92    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 55    ; Signed Integer                                                                                                                       ;
; IN_ST_DATA_W                  ; 93    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 34    ; Signed Integer                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 35    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 41    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 43    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 47    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 49    ; Signed Integer                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 40    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 50    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 51    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                       ;
; OUT_ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                       ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+-------+-----------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                            ;
+---------------------------+-------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; both  ; String                                                          ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                  ;
+---------------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_SOPC:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MTL_PLL ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 33                        ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 33                        ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 50                        ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 10101                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; MTL_PLL_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_PLL:RAM_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=RAM_PLL ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -3000                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; RAM_PLL_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                       ;
; REF_PER        ; 1024  ; Signed Integer                                       ;
; SC_CL          ; 3     ; Signed Integer                                       ;
; SC_RCD         ; 3     ; Signed Integer                                       ;
; SC_RRD         ; 7     ; Signed Integer                                       ;
; SC_PM          ; 1     ; Signed Integer                                       ;
; SC_BL          ; 1     ; Signed Integer                                       ;
; SDR_BL         ; 111   ; Unsigned Binary                                      ;
; SDR_BT         ; 0     ; Unsigned Binary                                      ;
; SDR_CL         ; 011   ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|control_interface:u_control_interface ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|command:u_command ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                         ;
; REF_PER        ; 1024  ; Signed Integer                                                         ;
; SC_CL          ; 3     ; Signed Integer                                                         ;
; SC_RCD         ; 3     ; Signed Integer                                                         ;
; SC_RRD         ; 7     ; Signed Integer                                                         ;
; SC_PM          ; 1     ; Signed Integer                                                         ;
; SC_BL          ; 1     ; Signed Integer                                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                                        ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                 ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                              ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                              ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                                       ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                                       ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                                       ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH                       ; ON          ; Untyped                                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_pej1 ; Untyped                                                                                              ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                 ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                              ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                              ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                                       ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                                       ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                                       ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH                       ; ON          ; Untyped                                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_pej1 ; Untyped                                                                                              ;
+----------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                             ;
; LPM_NUMWORDS                           ; 2048        ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                             ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                                      ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                                      ;
; LPM_WIDTHU                             ; 11          ; Signed Integer                                                                                      ;
; LPM_WIDTHU_R                           ; 10          ; Signed Integer                                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                      ;
; READ_ACLR_SYNCH                        ; ON          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH                       ; ON          ; Untyped                                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_hgj1 ; Untyped                                                                                             ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                                ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                                             ;
; LPM_NUMWORDS                           ; 2048        ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                                             ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                                      ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                                      ;
; LPM_WIDTHU                             ; 11          ; Signed Integer                                                                                      ;
; LPM_WIDTHU_R                           ; 10          ; Signed Integer                                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                      ;
; READ_ACLR_SYNCH                        ; ON          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH                       ; ON          ; Untyped                                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_hgj1 ; Untyped                                                                                             ;
+----------------------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst ;
+------------------------+-------+------------------------------------------------+
; Parameter Name         ; Value ; Type                                           ;
+------------------------+-------+------------------------------------------------+
; H_LINE                 ; 1056  ; Signed Integer                                 ;
; V_LINE                 ; 525   ; Signed Integer                                 ;
; Horizontal_Blank       ; 46    ; Signed Integer                                 ;
; Horizontal_Front_Porch ; 210   ; Signed Integer                                 ;
; Vertical_Blank         ; 23    ; Signed Integer                                 ;
; Vertical_Front_Porch   ; 22    ; Signed Integer                                 ;
; Xlength                ; 200   ; Signed Integer                                 ;
; Ylength                ; 160   ; Signed Integer                                 ;
+------------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 2500                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; tile_grass.hex       ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_2ea1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 2500                 ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; tile_peyo.hex        ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_vaa1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Horizontal_Blank ; 46    ; Signed Integer                                                                         ;
; Vertical_Blank   ; 23    ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                           ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Horizontal_Blank ; 46    ; Signed Integer                                                                                                 ;
; Vertical_Blank   ; 23    ; Signed Integer                                                                                                 ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                 ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                 ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                 ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                 ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                 ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                   ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                        ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                        ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                        ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                        ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                        ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                        ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                        ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                        ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                        ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                        ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                        ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                        ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                        ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                        ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                        ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                        ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                        ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 26                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 26                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 99                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 26                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mapController:mapController_inst|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                 ;
; LPM_WIDTHD             ; 6              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mapController:mapController_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 7            ; Untyped                          ;
; LPM_WIDTHB                                     ; 6            ; Untyped                          ;
; LPM_WIDTHP                                     ; 13           ; Untyped                          ;
; LPM_WIDTHR                                     ; 13           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                             ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 6            ; Untyped                                                              ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                              ;
; LPM_WIDTHP                                     ; 12           ; Untyped                                                              ;
; LPM_WIDTHR                                     ; 12           ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 12           ; Untyped                            ;
; LPM_WIDTHB                                     ; 10           ; Untyped                            ;
; LPM_WIDTHP                                     ; 22           ; Untyped                            ;
; LPM_WIDTHR                                     ; 22           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                              ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                              ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                              ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 25           ; Untyped             ;
; LPM_WIDTHR                                     ; 25           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                                ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 24                     ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 12                     ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 2500                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 1                      ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; tile_grass.hex         ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 1024                   ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; NORMAL                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                 ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_tl83        ; Untyped                                                                                                                             ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                          ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 24                     ; Untyped                                                                                                                       ;
; WIDTHAD_A                          ; 12                     ; Untyped                                                                                                                       ;
; NUMWORDS_A                         ; 2500                   ; Untyped                                                                                                                       ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 1                      ; Untyped                                                                                                                       ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                                                                                       ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                      ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                       ;
; INIT_FILE                          ; tile_peyo.hex          ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 1024                   ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; NORMAL                 ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                 ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_qi83        ; Untyped                                                                                                                       ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                             ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                                                          ;
; WIDTH_A                            ; 32                     ; Untyped                                                                                          ;
; WIDTHAD_A                          ; 13                     ; Untyped                                                                                          ;
; NUMWORDS_A                         ; 5000                   ; Untyped                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                          ;
; WIDTH_B                            ; 1                      ; Untyped                                                                                          ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                                                          ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                      ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                          ;
; INIT_FILE                          ; MTL_SOPC_mem.hex       ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 1024                   ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; NORMAL                 ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                 ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_90c3        ; Untyped                                                                                          ;
+------------------------------------+------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                 ;
; Entity Instance            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
; Entity Instance            ; MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                ;
; Entity Instance                           ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram                                                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 5000                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                        ;
; Entity Instance                           ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                              ;
;     -- WIDTH_A                            ; 24                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 2500                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                        ;
; Entity Instance                           ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                              ;
;     -- WIDTH_A                            ; 24                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 2500                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                        ;
; Entity Instance                           ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                              ;
;     -- WIDTH_A                            ; 24                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 2500                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                        ;
; Entity Instance                           ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                              ;
;     -- WIDTH_A                            ; 24                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 2500                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                        ;
; Entity Instance                           ; MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 5000                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 2                                            ;
; Entity Instance               ; MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
; Entity Instance               ; RAM_PLL:RAM_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                              ;
+---------------------------------------+-------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                               ;
+---------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                                   ;
; Entity Instance                       ; mapController:mapController_inst|lpm_mult:Mult0                                     ;
;     -- LPM_WIDTHA                     ; 7                                                                                   ;
;     -- LPM_WIDTHB                     ; 6                                                                                   ;
;     -- LPM_WIDTHP                     ; 13                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0                               ;
;     -- LPM_WIDTHA                     ; 12                                                                                  ;
;     -- LPM_WIDTHB                     ; 5                                                                                   ;
;     -- LPM_WIDTHP                     ; 17                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                                                                   ;
;     -- LPM_WIDTHB                     ; 6                                                                                   ;
;     -- LPM_WIDTHP                     ; 12                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mtl_controller:mtl_controller_inst|lpm_mult:Mult0                                   ;
;     -- LPM_WIDTHA                     ; 12                                                                                  ;
;     -- LPM_WIDTHB                     ; 10                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 12                                                                                  ;
;     -- LPM_WIDTHB                     ; 10                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; lpm_mult:Mult0                                                                      ;
;     -- LPM_WIDTHA                     ; 5                                                                                   ;
;     -- LPM_WIDTHB                     ; 20                                                                                  ;
;     -- LPM_WIDTHP                     ; 25                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
+---------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller"                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; rst            ; Input  ; Info     ; Stuck at GND                                                                        ;
; ena            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_cnt[4..3]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_cnt[15..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_cnt[2..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ack_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_touch_config:i2c_touch_config_inst"                                                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; oREG_X2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X3          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y3          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X4          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y4          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_TOUCH_COUNT ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "oREG_TOUCH_COUNT[3..2]" have no fanouts ;
; oREG_TOUCH_COUNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance"                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; mapAddress[18..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mtl_controller:mtl_controller_inst"                                                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; touchX ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "touchX[10..10]" will be connected to GND. ;
; touchY ; Input ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "touchY[9..9]" will be connected to GND.    ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mapController:mapController_inst"                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; test[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo"                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst|control_interface:u_control_interface"                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control:sdram_control_inst"                                                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[31..24] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; WR1_LENGTH[8..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; WR1_LENGTH[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; WR1_LENGTH[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; RD1_LENGTH[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; RD1_LENGTH[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; RD1_LENGTH[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; WR2_DATA         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WR2              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WR2_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WR2_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WR2_LENGTH       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WR2_LOAD         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WR2_CLK          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RD2_DATA         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RD2              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RD2_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RD2_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RD2_LENGTH       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RD2_LOAD         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RD2_CLK          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                           ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                        ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                           ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_004:router_004|MTL_SOPC_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_003:router_003|MTL_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_002|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_001:router_001|MTL_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router:router|MTL_SOPC_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touchdata_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touchdata_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testled_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testled_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touchdata_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testled_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdata[15..14]    ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "MTL_SOPC:u0|MTL_SOPC_CPU:cpu"  ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MySPI:MySPI_instance"                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Config[7..2]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Led70          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_gesture[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 26                  ; 26               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 203                         ;
; cycloneiii_ff         ; 3556                        ;
;     CLR               ; 881                         ;
;     CLR SCLR          ; 23                          ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 86                          ;
;     ENA               ; 730                         ;
;     ENA CLR           ; 1241                        ;
;     ENA CLR SCLR      ; 72                          ;
;     ENA CLR SLD       ; 177                         ;
;     ENA SCLR          ; 13                          ;
;     ENA SLD           ; 25                          ;
;     SCLR              ; 42                          ;
;     SLD               ; 17                          ;
;     plain             ; 244                         ;
; cycloneiii_io_obuf    ; 66                          ;
; cycloneiii_lcell_comb ; 5866                        ;
;     arith             ; 925                         ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 521                         ;
;         3 data inputs ; 396                         ;
;     normal            ; 4941                        ;
;         0 data inputs ; 57                          ;
;         1 data inputs ; 118                         ;
;         2 data inputs ; 784                         ;
;         3 data inputs ; 1294                        ;
;         4 data inputs ; 2688                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 583                         ;
;                       ;                             ;
; Max LUT depth         ; 29.90                       ;
; Average LUT depth     ; 6.27                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 123                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 119                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 19                                    ;
;         3 data inputs ; 19                                    ;
;         4 data inputs ; 57                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.04                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:29     ;
; pzdyqx:nabboc  ; 00:00:01     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                 ;
+------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_33               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Trigger                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; Trigger                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; map_base_read_addr[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; map_base_read_addr[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; newFrame               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; newFrame               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed Mar 16 02:23:47 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (125092): Tcl Script File sdram_control/Sdram_RD_RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/mtl_sopc.v
    Info (12023): Found entity 1: MTL_SOPC
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_irq_mapper.sv
    Info (12023): Found entity 1: MTL_SOPC_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0.v
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 5 design units, including 5 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: MTL_SOPC_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: MTL_SOPC_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: MTL_SOPC_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: MTL_SOPC_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: MTL_SOPC_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: MTL_SOPC_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mem.v
    Info (12023): Found entity 1: MTL_SOPC_mem
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/maptransfer.sv
    Info (12023): Found entity 1: mapTransfer
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_touchdata.v
    Info (12023): Found entity 1: MTL_SOPC_TOUCHDATA
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_timer.v
    Info (12023): Found entity 1: MTL_SOPC_TIMER
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_testled.v
    Info (12023): Found entity 1: MTL_SOPC_TESTLED
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_key.v
    Info (12023): Found entity 1: MTL_SOPC_KEY
Info (12021): Found 5 design units, including 5 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_jtag_uart.v
    Info (12023): Found entity 1: MTL_SOPC_JTAG_UART_sim_scfifo_w
    Info (12023): Found entity 2: MTL_SOPC_JTAG_UART_scfifo_w
    Info (12023): Found entity 3: MTL_SOPC_JTAG_UART_sim_scfifo_r
    Info (12023): Found entity 4: MTL_SOPC_JTAG_UART_scfifo_r
    Info (12023): Found entity 5: MTL_SOPC_JTAG_UART
Info (12021): Found 27 design units, including 27 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_ic_data_module
    Info (12023): Found entity 2: MTL_SOPC_CPU_ic_tag_module
    Info (12023): Found entity 3: MTL_SOPC_CPU_bht_module
    Info (12023): Found entity 4: MTL_SOPC_CPU_register_bank_a_module
    Info (12023): Found entity 5: MTL_SOPC_CPU_register_bank_b_module
    Info (12023): Found entity 6: MTL_SOPC_CPU_dc_tag_module
    Info (12023): Found entity 7: MTL_SOPC_CPU_dc_data_module
    Info (12023): Found entity 8: MTL_SOPC_CPU_dc_victim_module
    Info (12023): Found entity 9: MTL_SOPC_CPU_nios2_oci_debug
    Info (12023): Found entity 10: MTL_SOPC_CPU_ociram_sp_ram_module
    Info (12023): Found entity 11: MTL_SOPC_CPU_nios2_ocimem
    Info (12023): Found entity 12: MTL_SOPC_CPU_nios2_avalon_reg
    Info (12023): Found entity 13: MTL_SOPC_CPU_nios2_oci_break
    Info (12023): Found entity 14: MTL_SOPC_CPU_nios2_oci_xbrk
    Info (12023): Found entity 15: MTL_SOPC_CPU_nios2_oci_dbrk
    Info (12023): Found entity 16: MTL_SOPC_CPU_nios2_oci_itrace
    Info (12023): Found entity 17: MTL_SOPC_CPU_nios2_oci_td_mode
    Info (12023): Found entity 18: MTL_SOPC_CPU_nios2_oci_dtrace
    Info (12023): Found entity 19: MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 20: MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 21: MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 22: MTL_SOPC_CPU_nios2_oci_fifo
    Info (12023): Found entity 23: MTL_SOPC_CPU_nios2_oci_pib
    Info (12023): Found entity 24: MTL_SOPC_CPU_nios2_oci_im
    Info (12023): Found entity 25: MTL_SOPC_CPU_nios2_performance_monitors
    Info (12023): Found entity 26: MTL_SOPC_CPU_nios2_oci
    Info (12023): Found entity 27: MTL_SOPC_CPU
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_mult_cell.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_oci_test_bench.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_test_bench.v
    Info (12023): Found entity 1: MTL_SOPC_CPU_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Warning (12019): Can't analyze file -- file sdram_control/Sdram_RD_RAM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Warning (10229): Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: sdram_control
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 3 design units, including 3 entities, in source file i2c_touch_config.v
    Info (12023): Found entity 1: i2c_touch_config
    Info (12023): Found entity 2: i2c_master_byte_ctrl
    Info (12023): Found entity 3: i2c_master_bit_ctrl
Info (12021): Found 6 design units, including 6 entities, in source file de0_nano.sv
    Info (12023): Found entity 1: DE0_NANO
    Info (12023): Found entity 2: touch_buffer
    Info (12023): Found entity 3: reset_delay
    Info (12023): Found entity 4: gestureMapping
    Info (12023): Found entity 5: hold_buffer
    Info (12023): Found entity 6: choose_draw_action
Info (12021): Found 1 design units, including 1 entities, in source file mtl_pll.v
    Info (12023): Found entity 1: MTL_PLL
Info (12021): Found 1 design units, including 1 entities, in source file myspi.sv
    Info (12023): Found entity 1: MySPI
Info (12021): Found 1 design units, including 1 entities, in source file ram_pll.v
    Info (12023): Found entity 1: RAM_PLL
Info (12021): Found 1 design units, including 1 entities, in source file mtl_controller.sv
    Info (12023): Found entity 1: mtl_controller
Info (12021): Found 1 design units, including 1 entities, in source file loading_rom.v
    Info (12023): Found entity 1: Loading_ROM
Info (12021): Found 1 design units, including 1 entities, in source file mapcontroller.sv
    Info (12023): Found entity 1: mapController
Info (12021): Found 3 design units, including 3 entities, in source file mapaddresses.sv
    Info (12023): Found entity 1: mapAddresses
    Info (12023): Found entity 2: mapPixels
    Info (12023): Found entity 3: mapTiles
Info (12021): Found 1 design units, including 1 entities, in source file testrom.v
    Info (12023): Found entity 1: testROM
Info (12021): Found 1 design units, including 1 entities, in source file tile0rom.v
    Info (12023): Found entity 1: tile0ROM
Info (12021): Found 1 design units, including 1 entities, in source file rampll.v
    Info (12023): Found entity 1: rampll
Info (12021): Found 1 design units, including 1 entities, in source file tile2.v
    Info (12023): Found entity 1: tile2
Warning (10037): Verilog HDL or VHDL warning at MTL_SOPC_CPU.v(2120): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at MTL_SOPC_CPU.v(2122): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at MTL_SOPC_CPU.v(2278): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at MTL_SOPC_CPU.v(3102): conditional expression evaluates to a constant
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10034): Output port "EPCS_ASDO" at DE0_NANO.sv(125) has no driver
Warning (10034): Output port "EPCS_DCLK" at DE0_NANO.sv(127) has no driver
Warning (10034): Output port "EPCS_NCSO" at DE0_NANO.sv(128) has no driver
Warning (10034): Output port "G_SENSOR_CS_N" at DE0_NANO.sv(131) has no driver
Warning (10034): Output port "I2C_SCLK" at DE0_NANO.sv(133) has no driver
Warning (10034): Output port "ADC_CS_N" at DE0_NANO.sv(137) has no driver
Warning (10034): Output port "ADC_SADDR" at DE0_NANO.sv(138) has no driver
Warning (10034): Output port "ADC_SCLK" at DE0_NANO.sv(139) has no driver
Info (12128): Elaborating entity "hold_buffer" for hierarchy "hold_buffer:hold_buffer_tchrdy"
Info (12128): Elaborating entity "gestureMapping" for hierarchy "gestureMapping:theGestureMapping"
Info (12128): Elaborating entity "MySPI" for hierarchy "MySPI:MySPI_instance"
Info (12128): Elaborating entity "MTL_SOPC" for hierarchy "MTL_SOPC:u0"
Info (12128): Elaborating entity "MTL_SOPC_CPU" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu"
Info (12128): Elaborating entity "MTL_SOPC_CPU_test_bench" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_test_bench:the_MTL_SOPC_CPU_test_bench"
Info (12128): Elaborating entity "MTL_SOPC_CPU_ic_data_module" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "MTL_SOPC_CPU_ic_tag_module" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i3h1.tdf
    Info (12023): Found entity 1: altsyncram_i3h1
Info (12128): Elaborating entity "altsyncram_i3h1" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_i3h1:auto_generated"
Info (12128): Elaborating entity "MTL_SOPC_CPU_bht_module" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bng1.tdf
    Info (12023): Found entity 1: altsyncram_bng1
Info (12128): Elaborating entity "altsyncram_bng1" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_bng1:auto_generated"
Info (12128): Elaborating entity "MTL_SOPC_CPU_register_bank_a_module" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b5g1.tdf
    Info (12023): Found entity 1: altsyncram_b5g1
Info (12128): Elaborating entity "altsyncram_b5g1" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated"
Info (12128): Elaborating entity "MTL_SOPC_CPU_register_bank_b_module" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c5g1.tdf
    Info (12023): Found entity 1: altsyncram_c5g1
Info (12128): Elaborating entity "altsyncram_c5g1" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated"
Info (12128): Elaborating entity "MTL_SOPC_CPU_dc_tag_module" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_79g1.tdf
    Info (12023): Found entity 1: altsyncram_79g1
Info (12128): Elaborating entity "altsyncram_79g1" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_79g1:auto_generated"
Info (12128): Elaborating entity "MTL_SOPC_CPU_dc_data_module" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf
    Info (12023): Found entity 1: altsyncram_kpc1
Info (12128): Elaborating entity "altsyncram_kpc1" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated"
Info (12128): Elaborating entity "MTL_SOPC_CPU_dc_victim_module" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated"
Info (12128): Elaborating entity "MTL_SOPC_CPU_mult_cell" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v
    Info (12023): Found entity 1: altera_mult_add_q1u2
Info (12128): Elaborating entity "altera_mult_add_q1u2" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v
    Info (12023): Found entity 1: altera_mult_add_s1u2
Info (12128): Elaborating entity "altera_mult_add_s1u2" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci_debug" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_ocimem" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem"
Info (12128): Elaborating entity "MTL_SOPC_CPU_ociram_sp_ram_module" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lf81.tdf
    Info (12023): Found entity 1: altsyncram_lf81
Info (12128): Elaborating entity "altsyncram_lf81" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lf81:auto_generated"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_avalon_reg" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci_break" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_break:the_MTL_SOPC_CPU_nios2_oci_break"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci_xbrk" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_xbrk:the_MTL_SOPC_CPU_nios2_oci_xbrk"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci_dbrk" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_dbrk:the_MTL_SOPC_CPU_nios2_oci_dbrk"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci_itrace" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_itrace:the_MTL_SOPC_CPU_nios2_oci_itrace"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci_dtrace" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_dtrace:the_MTL_SOPC_CPU_nios2_oci_dtrace"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci_td_mode" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_dtrace:the_MTL_SOPC_CPU_nios2_oci_dtrace|MTL_SOPC_CPU_nios2_oci_td_mode:MTL_SOPC_CPU_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci_fifo" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo|MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt:the_MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo|MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc:the_MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo|MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc:the_MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "MTL_SOPC_CPU_oci_test_bench" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo|MTL_SOPC_CPU_oci_test_bench:the_MTL_SOPC_CPU_oci_test_bench"
Warning (12158): Entity "MTL_SOPC_CPU_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci_pib" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_pib:the_MTL_SOPC_CPU_nios2_oci_pib"
Info (12128): Elaborating entity "MTL_SOPC_CPU_nios2_oci_im" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_im:the_MTL_SOPC_CPU_nios2_oci_im"
Info (12128): Elaborating entity "MTL_SOPC_CPU_jtag_debug_module_wrapper" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "MTL_SOPC_CPU_jtag_debug_module_tck" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck"
Info (12128): Elaborating entity "MTL_SOPC_CPU_jtag_debug_module_sysclk" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_sysclk:the_MTL_SOPC_CPU_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "MTL_SOPC_JTAG_UART" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart"
Info (12128): Elaborating entity "MTL_SOPC_JTAG_UART_scfifo_w" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "MTL_SOPC_JTAG_UART_scfifo_r" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "MTL_SOPC:u0|MTL_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic"
Info (12128): Elaborating entity "MTL_SOPC_KEY" for hierarchy "MTL_SOPC:u0|MTL_SOPC_KEY:key"
Info (12128): Elaborating entity "MTL_SOPC_TESTLED" for hierarchy "MTL_SOPC:u0|MTL_SOPC_TESTLED:testled"
Info (12128): Elaborating entity "MTL_SOPC_TIMER" for hierarchy "MTL_SOPC:u0|MTL_SOPC_TIMER:timer"
Info (12128): Elaborating entity "MTL_SOPC_TOUCHDATA" for hierarchy "MTL_SOPC:u0|MTL_SOPC_TOUCHDATA:touchdata"
Info (12128): Elaborating entity "mapTransfer" for hierarchy "MTL_SOPC:u0|mapTransfer:maptransfer"
Info (12128): Elaborating entity "MTL_SOPC_mem" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mem:mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "MTL_SOPC_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5000"
    Info (12134): Parameter "numwords_a" = "5000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ub1.tdf
    Info (12023): Found entity 1: altsyncram_5ub1
Info (12128): Elaborating entity "altsyncram_5ub1" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:maptransfer_avalon_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:maptransfer_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_router" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_router_default_decode" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router:router|MTL_SOPC_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_router_001" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_router_001_default_decode" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_001:router_001|MTL_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_router_002" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_router_002_default_decode" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_002:router_002|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_router_003" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_router_003_default_decode" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_003:router_003|MTL_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_router_004" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_router_004_default_decode" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_router_004:router_004|MTL_SOPC_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_cmd_demux" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_cmd_demux_001" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_cmd_mux" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_cmd_mux_002" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_rsp_demux" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_rsp_demux_002" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_rsp_mux" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_rsp_mux_001" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_avalon_st_adapter" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001"
Info (12128): Elaborating entity "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "MTL_SOPC_irq_mapper" for hierarchy "MTL_SOPC:u0|MTL_SOPC_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "MTL_SOPC:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "MTL_SOPC:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "MTL_SOPC:u0|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "MTL_SOPC:u0|altera_reset_controller:rst_controller_002"
Info (12128): Elaborating entity "MTL_PLL" for hierarchy "MTL_PLL:MTL_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "MTL_PLL:MTL_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "MTL_PLL:MTL_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "MTL_PLL:MTL_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "33"
    Info (12134): Parameter "clk1_phase_shift" = "10101"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MTL_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mtl_pll_altpll.v
    Info (12023): Found entity 1: MTL_PLL_altpll
Info (12128): Elaborating entity "MTL_PLL_altpll" for hierarchy "MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "RAM_PLL" for hierarchy "RAM_PLL:RAM_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "RAM_PLL:RAM_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "RAM_PLL:RAM_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "RAM_PLL:RAM_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=RAM_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ram_pll_altpll.v
    Info (12023): Found entity 1: RAM_PLL_altpll
Info (12128): Elaborating entity "RAM_PLL_altpll" for hierarchy "RAM_PLL:RAM_PLL_inst|altpll:altpll_component|RAM_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:reset_delay_inst"
Info (12128): Elaborating entity "choose_draw_action" for hierarchy "choose_draw_action:choose_draw_action_inst"
Info (12128): Elaborating entity "sdram_control" for hierarchy "sdram_control:sdram_control_inst"
Warning (10230): Verilog HDL assignment warning at sdram_control.v(342): truncated value with size 4 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at sdram_control.v(390): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "control_interface" for hierarchy "sdram_control:sdram_control_inst|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "sdram_control:sdram_control_inst|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_pej1.tdf
    Info (12023): Found entity 1: dcfifo_pej1
Info (12128): Elaborating entity "dcfifo_pej1" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hgj1.tdf
    Info (12023): Found entity 1: dcfifo_hgj1
Info (12128): Elaborating entity "dcfifo_hgj1" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf
    Info (12023): Found entity 1: altsyncram_dm31
Info (12128): Elaborating entity "altsyncram_dm31" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:rdempty_eq_comp"
Info (12128): Elaborating entity "mapController" for hierarchy "mapController:mapController_inst"
Warning (10036): Verilog HDL or VHDL warning at mapController.sv(18): object "row_tile_cnt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mapController.sv(19): object "line_tile_cnt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at mapController.sv(23): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mapController.sv(28): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at mapController.sv(29): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "mtl_controller" for hierarchy "mtl_controller:mtl_controller_inst"
Warning (10230): Verilog HDL assignment warning at mtl_controller.sv(146): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at mtl_controller.sv(147): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at mtl_controller.sv(213): truncated value with size 32 to match size of target (19)
Info (12128): Elaborating entity "tile0ROM" for hierarchy "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tile_grass.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2500"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ea1.tdf
    Info (12023): Found entity 1: altsyncram_2ea1
Info (12128): Elaborating entity "altsyncram_2ea1" for hierarchy "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated"
Info (12128): Elaborating entity "tile2" for hierarchy "mtl_controller:mtl_controller_inst|tile2:tile2_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tile_peyo.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2500"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vaa1.tdf
    Info (12023): Found entity 1: altsyncram_vaa1
Info (12128): Elaborating entity "altsyncram_vaa1" for hierarchy "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated"
Info (12128): Elaborating entity "mapAddresses" for hierarchy "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance"
Warning (10230): Verilog HDL assignment warning at mapAddresses.sv(27): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at mapAddresses.sv(31): truncated value with size 32 to match size of target (19)
Info (12128): Elaborating entity "mapPixels" for hierarchy "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"
Warning (10230): Verilog HDL assignment warning at mapAddresses.sv(49): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at mapAddresses.sv(50): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at mapAddresses.sv(51): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mapAddresses.sv(52): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "mapTiles" for hierarchy "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapTiles:mapTilesInst"
Info (12128): Elaborating entity "i2c_touch_config" for hierarchy "i2c_touch_config:i2c_touch_config_inst"
Warning (10036): Verilog HDL or VHDL warning at i2c_touch_config.v(79): object "iack" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10)
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9)
Warning (10030): Net "data_reg" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller"
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"
Info (10264): Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "touch_buffer" for hierarchy "touch_buffer:touch_buffer_west"
Warning (12020): Port "jdo" on the entity instantiation of "the_MTL_SOPC_CPU_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gu14.tdf
    Info (12023): Found entity 1: altsyncram_gu14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.03.16.02:24:24 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]"
Info (278001): Inferred 14 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mapController:mapController_inst|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mapController:mapController_inst|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "i2c_touch_config:i2c_touch_config_inst|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "i2c_touch_config:i2c_touch_config_inst|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|Mod1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mtl_controller:mtl_controller_inst|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "mapController:mapController_inst|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "mapController:mapController_inst|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf
    Info (12023): Found entity 1: lpm_divide_1bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "mapController:mapController_inst|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "mapController:mapController_inst|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f
Info (12130): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh
Info (12131): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh
Info (12131): Elaborated megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh
Info (12131): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "mtl_controller:mtl_controller_inst|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01
Info (12130): Elaborated megafunction instantiation "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011
Info (270021): Converted the following 3 logical RAM block slices to smaller depth
    Info (270020): Converted the following logical RAM block "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 1024
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a16"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a17"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a18"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a19"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a20"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a21"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a22"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a23"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a8"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a9"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a10"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a11"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a12"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a13"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a14"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a15"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a0"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a1"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a2"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a3"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a4"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a5"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a6"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|ram_block1a7"
    Info (270020): Converted the following logical RAM block "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 1024
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a16"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a17"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a18"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a19"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a20"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a21"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a22"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a23"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a8"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a9"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a10"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a11"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a12"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a13"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a14"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a15"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a0"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a1"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a2"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a3"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a4"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a5"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a6"
        Info (270019): RAM block slice "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|ram_block1a7"
    Info (270020): Converted the following logical RAM block "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 1024
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a0"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a16"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a8"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a24"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a2"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a18"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a10"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a26"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a1"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a17"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a9"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a25"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a3"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a19"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a11"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a27"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a4"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a20"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a12"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a28"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a5"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a21"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a13"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a29"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a6"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a22"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a14"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a30"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a7"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a23"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a15"
        Info (270019): RAM block slice "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|ram_block1a31"
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_2ea1:auto_generated|altsyncram:ram_block1a0" with the following parameter:
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2500"
    Info (12134): Parameter "OUTDATA_REG_A" = "CLOCK0"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "1"
    Info (12134): Parameter "INDATA_REG_B" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "RDCONTROL_REG_B" = "UNUSED"
    Info (12134): Parameter "ADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = "tile_grass.hex"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "1024"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tl83.tdf
    Info (12023): Found entity 1: altsyncram_tl83
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_job.tdf
    Info (12023): Found entity 1: mux_job
Info (12130): Elaborated megafunction instantiation "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0"
Info (12133): Instantiated megafunction "mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_vaa1:auto_generated|altsyncram:ram_block1a0" with the following parameter:
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2500"
    Info (12134): Parameter "OUTDATA_REG_A" = "CLOCK0"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "1"
    Info (12134): Parameter "INDATA_REG_B" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "RDCONTROL_REG_B" = "UNUSED"
    Info (12134): Parameter "ADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = "tile_peyo.hex"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "1024"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qi83.tdf
    Info (12023): Found entity 1: altsyncram_qi83
Info (12130): Elaborated megafunction instantiation "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0"
Info (12133): Instantiated megafunction "MTL_SOPC:u0|MTL_SOPC_mem:mem|altsyncram:the_altsyncram|altsyncram_5ub1:auto_generated|altsyncram:ram_block1a0" with the following parameter:
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "5000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "1"
    Info (12134): Parameter "INDATA_REG_B" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "RDCONTROL_REG_B" = "UNUSED"
    Info (12134): Parameter "ADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = "MTL_SOPC_mem.hex"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "1024"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_90c3.tdf
    Info (12023): Found entity 1: altsyncram_90c3
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_osa.tdf
    Info (12023): Found entity 1: decode_osa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[5]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "i2c_touch_config:i2c_touch_config_inst|scl_pad_i" to the node "i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL" into a wire
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[9]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[9]~1"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[10]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[10]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[10]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[10]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[10]~1"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[2]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[2]~9"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[2]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[2]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[2]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[11]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[11]~13"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[11]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[11]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[10]~1"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[3]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[3]~17"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[12]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[12]~21"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[4]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[4]~25"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[4]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[4]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[2]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[13]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[13]~29"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[13]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[13]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[10]~1"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[5]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[5]~33"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[5]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[5]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[2]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[14]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[14]~37"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[6]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[6]~41"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[6]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[6]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[2]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[15]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[15]~45"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[7]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[7]~49"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[7]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[7]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[2]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[16]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[16]~53"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[16]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[16]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[10]~1"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[8]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[8]~57"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_ADDR[8]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_ADDR[8]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_ADDR[2]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[17]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[17]~61"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[18]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[18]~65"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[19]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[19]~69"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[20]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[20]~73"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[21]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[21]~77"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[22]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[22]~81"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_ADDR[23]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_ADDR[23]~85"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]~1"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]~5"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]~9"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]~13"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]~17"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]~21"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]~25"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]~29"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]~33"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]~37"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]~41"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]~45"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]~49"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[10]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[10]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[10]~53"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[9]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[9]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[9]~57"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[8]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[8]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[8]~61"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[7]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[7]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[7]~65"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]~69"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[5]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[5]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[5]~73"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[4]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[4]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[4]~77"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[3]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[3]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[3]~81"
    Warning (13310): Register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[2]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[2]~_emulated" and latch "sdram_control:sdram_control_inst|rRD1_MAX_ADDR[2]~85"
    Warning (13310): Register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]" is converted into an equivalent circuit using register "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]~_emulated" and latch "sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]~1"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_2[4]~synth"
    Warning (13010): Node "GPIO_2[5]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ADC_CS_N" is stuck at GND
    Warning (13410): Pin "ADC_SADDR" is stuck at GND
    Warning (13410): Pin "ADC_SCLK" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 186 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "mapController:mapController_inst|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[0]~14"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|done"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|i2c_al"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|sto"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|rd"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|wr"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|sta"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|ack"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[0]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[4]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[2]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[7]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[6]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[5]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[1]"
    Info (17048): Logic cell "i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[3]"
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 32 of its 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 53 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EPCS_DATA0"
    Warning (15610): No output dependent on input pin "G_SENSOR_INT"
    Warning (15610): No output dependent on input pin "ADC_SDAT"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]"
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]"
Info (21057): Implemented 9386 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 65 bidirectional pins
    Info (21061): Implemented 8618 logic cells
    Info (21064): Implemented 609 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 233 warnings
    Info: Peak virtual memory: 943 megabytes
    Info: Processing ended: Wed Mar 16 02:25:09 2016
    Info: Elapsed time: 00:01:22
    Info: Total CPU time (on all processors): 00:01:59


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.map.smsg.


