{'out': {'CDeps': [[[], [], ['reset']],
                   [[], [], ['reset'], [], ['load']],
                   [[], [], ['reset'], [], ['load']]],
         'CLines': [[None, None, '11:C'],
                    [None, None, '11:C', None, '15:C'],
                    [None, None, '11:C', None, '15:C']],
         'Clocked': True,
         'DDeps': [[], ['out', 'amount'], ['data']],
         'DLines': ['12:D', '19:D', '16:D'],
         'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fda9190ebd0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fda91966450>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fda9197dc50>]}}
