

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91_dbgu.h</div>  </div>
</div>
<div class="contents">
<a href="at91__dbgu_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00040"></a>00040 <span class="comment">/*</span>
<a name="l00041"></a>00041 <span class="comment"> * Copyright (C) 2005-2006 by egnite Software GmbH. All rights reserved.</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00044"></a>00044 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00045"></a>00045 <span class="comment"> * are met:</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00048"></a>00048 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00049"></a>00049 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00050"></a>00050 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00051"></a>00051 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00052"></a>00052 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00053"></a>00053 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00054"></a>00054 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00055"></a>00055 <span class="comment"> *</span>
<a name="l00056"></a>00056 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00057"></a>00057 <span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00058"></a>00058 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00059"></a>00059 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00060"></a>00060 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00061"></a>00061 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00062"></a>00062 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00063"></a>00063 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00064"></a>00064 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00065"></a>00065 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00066"></a>00066 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00067"></a>00067 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00068"></a>00068 <span class="comment"> *</span>
<a name="l00069"></a>00069 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00070"></a>00070 <span class="comment"> */</span>
<a name="l00071"></a>00071 <span class="preprocessor">#ifndef AT91_DBGU_H</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define AT91_DBGU_H</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span>
<a name="l00074"></a><a class="code" href="at91__dbgu_8h.html#a636129fb1fe88fa7626fa5e839a4cd96">00074</a> <span class="preprocessor">#define DBGU_CR     (*((reg32_t *)(DBGU_BASE + US_CR_OFF)))     ///&lt;DBGU control register address.</span>
<a name="l00075"></a><a class="code" href="at91__dbgu_8h.html#a03e3ab059098a2b5966552be3dbc90a9">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_MR     (*((reg32_t *)(DBGU_BASE + US_MR_OFF)))     ///&lt;DBGU mode register address.</span>
<a name="l00076"></a><a class="code" href="at91__dbgu_8h.html#a4db133002486d95fe3dc4bc9fe329b00">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_IER    (*((reg32_t *)(DBGU_BASE + US_IER_OFF)))    ///&lt;DBGU interrupt enable register address.</span>
<a name="l00077"></a><a class="code" href="at91__dbgu_8h.html#a09c8287d3dca32acd1de9c0b879f63a1">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_IDR    (*((reg32_t *)(DBGU_BASE + US_IDR_OFF)))    ///&lt;DBGU interrupt disable register address.</span>
<a name="l00078"></a><a class="code" href="at91__dbgu_8h.html#afae739a91976e5440524cf8cb8b8ff38">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_IMR    (*((reg32_t *)(DBGU_BASE + US_IMR_OFF)))    ///&lt;DBGU interrupt mask register address.</span>
<a name="l00079"></a><a class="code" href="at91__dbgu_8h.html#a8d2f2a800800ff99a395f6851d555465">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_SR     (*((reg32_t *)(DBGU_BASE + US_CSR_OFF)))    ///&lt;DBGU status register address.</span>
<a name="l00080"></a><a class="code" href="at91__dbgu_8h.html#a5108aba8763474241e398c6f3a18e18d">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_RHR    (*((reg32_t *)(DBGU_BASE + US_RHR_OFF)))    ///&lt;DBGU receiver holding register address.</span>
<a name="l00081"></a><a class="code" href="at91__dbgu_8h.html#a9697ac8a6a2782ed74d793df6049914f">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_THR    (*((reg32_t *)(DBGU_BASE + US_THR_OFF)))    ///&lt;DBGU transmitter holding register address.</span>
<a name="l00082"></a><a class="code" href="at91__dbgu_8h.html#a7294d16f4b419badc0e85065cbb35aee">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_BRGR   (*((reg32_t *)(DBGU_BASE + US_BRGR_OFF)))   ///&lt;DBGU baud rate register address.</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a><a class="code" href="at91__dbgu_8h.html#a19ce03cb64ee3a301d8788128b8699e8">00084</a> <span class="preprocessor">#define DBGU_CIDR_OFF           0x00000040      ///&lt;DBGU chip ID register offset.</span>
<a name="l00085"></a><a class="code" href="at91__dbgu_8h.html#ae1d9efb61981ad7f9bee13447f5ea9ed">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_CIDR   (*((reg32_t *)(DBGU_BASE + DBGU_CIDR_OFF))) ///&lt;DBGU chip ID register.</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span>
<a name="l00087"></a><a class="code" href="at91__dbgu_8h.html#a366bf882c40bb757496a837a117f24ad">00087</a> <span class="preprocessor">#define DBGU_EXID_OFF           0x00000044      ///&lt;DBGU chip ID extension register offset.</span>
<a name="l00088"></a><a class="code" href="at91__dbgu_8h.html#a2889903f8c0a8dd143f3044d80c5a6a2">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_EXID   (*((reg32_t *)(DBGU_BASE + DBGU_EXID_OFF))) ///&lt;DBGU chip ID extension register.</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>
<a name="l00090"></a><a class="code" href="at91__dbgu_8h.html#a9a79026750260ac5929c768bb6000ee2">00090</a> <span class="preprocessor">#define DBGU_FNR_OFF            0x00000048      ///&lt;DBGU force NTRST register offset.</span>
<a name="l00091"></a><a class="code" href="at91__dbgu_8h.html#aede868af89ee753cf23b92da01a00079">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_FNR    (*((reg32_t *)(DBGU_BASE + DBGU_FNR_OFF)))  ///&lt;DBGU force NTRST register.</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 <span class="preprocessor">#if defined(DBGU_HAS_PDC)</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define DBGU_RPR    (*((reg32_t *)(DBGU_BASE + PERIPH_RPR_OFF)))    ///&lt;PDC receive pointer register.</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define DBGU_RCR    (*((reg32_t *)(DBGU_BASE + PERIPH_RCR_OFF)))    ///&lt;PDC receive counter register.</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define DBGU_TPR    (*((reg32_t *)(DBGU_BASE + PERIPH_TPR_OFF)))    ///&lt;PDC transmit pointer register.</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define DBGU_TCR    (*((reg32_t *)(DBGU_BASE + PERIPH_TCR_OFF)))    ///&lt;PDC transmit counter register.</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define DBGU_RNPR   (*((reg32_t *)(DBGU_BASE + PERIPH_RNPR_OFF)))   ///&lt;PDC receive next pointer register.</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define DBGU_RNCR   (*((reg32_t *)(DBGU_BASE + PERIPH_RNCR_OFF)))   ///&lt;PDC receive next counter register.</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define DBGU_TNPR   (*((reg32_t *)(DBGU_BASE + PERIPH_TNPR_OFF)))   ///&lt;PDC transmit next pointer register.</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define DBGU_TNCR   (*((reg32_t *)(DBGU_BASE + PERIPH_TNCR_OFF)))   ///&lt;PDC transmit next counter register.</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define DBGU_PTCR   (*((reg32_t *)(DBGU_BASE + PERIPH_PTCR_OFF)))   ///&lt;PDC transfer control register.</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define DBGU_PTSR   (*((reg32_t *)(DBGU_BASE + PERIPH_PTSR_OFF)))   ///&lt;PDC transfer status register.</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span>
<a name="l00106"></a>00106 <span class="preprocessor">#endif </span><span class="comment">/* AT91_DBGU_H */</span>
</pre></div></div>
</div>


