<stg><name>fir</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %tmp = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln10"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d_i, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %d_i

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %idx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:8 %store_ln14 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %store_ln14 = store i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln14 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:2 %icmp_ln14 = icmp_eq  i10 %i_1, i10 1000

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:4 %add_ln14 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln14 = br i1 %icmp_ln14, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:5 %sub_ln15 = sub i10 999, i10 %i_1

]]></Node>
<StgValue><ssdm name="sub_ln15"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:11 %store_ln14 = store i10 %add_ln14, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:1 %i_cast = zext i10 %i_1

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %idx_addr = getelementptr i32 %idx, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="idx_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:4 %idx_load = load i10 %idx_addr

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:6 %zext_ln15 = zext i10 %sub_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %d_i_addr = getelementptr i32 %d_i, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="d_i_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:8 %d_i_load = load i10 %d_i_addr

]]></Node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:4 %idx_load = load i10 %idx_addr

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:8 %d_i_load = load i10 %d_i_addr

]]></Node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="39" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:9 %mul_ln15 = mul i32 %d_i_load, i32 %idx_load

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="40" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:9 %mul_ln15 = mul i32 %d_i_load, i32 %idx_load

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="41" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:9 %mul_ln15 = mul i32 %d_i_load, i32 %idx_load

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="42" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:9 %mul_ln15 = mul i32 %d_i_load, i32 %idx_load

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="43" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:9 %mul_ln15 = mul i32 %d_i_load, i32 %idx_load

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end:0 %tmp_load3 = load i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp_load3"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32">
<![CDATA[
for.end:1 %ret_ln20 = ret i32 %tmp_load3

]]></Node>
<StgValue><ssdm name="ret_ln20"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="44" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:0 %tmp_load = load i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp_load"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:10 %tmp_1 = add i32 %mul_ln15, i32 %tmp_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:12 %store_ln14 = store i32 %tmp_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:13 %br_ln14 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="d_i" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="idx" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="idx"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="StgValue_76" to="tmp" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_76" to="i" fromId="76" toId="13">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specbitsmap_ln0" fromId="81" toId="14">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln10" fromId="83" toId="15">
</dataflow>
<dataflow id="86" from="empty_1" to="spectopmodule_ln10" fromId="85" toId="15">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="87" toId="16">
</dataflow>
<dataflow id="89" from="d_i" to="specinterface_ln0" fromId="74" toId="16">
</dataflow>
<dataflow id="91" from="empty" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="92" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="93" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="94" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="16">
</dataflow>
<dataflow id="98" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="94" toId="16">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="94" toId="16">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="94" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="104" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="94" toId="16">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="94" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="16">
</dataflow>
<dataflow id="109" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="17">
</dataflow>
<dataflow id="111" from="d_i" to="specbitsmap_ln0" fromId="74" toId="17">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="87" toId="18">
</dataflow>
<dataflow id="113" from="idx" to="specinterface_ln0" fromId="75" toId="18">
</dataflow>
<dataflow id="114" from="empty" to="specinterface_ln0" fromId="90" toId="18">
</dataflow>
<dataflow id="115" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="18">
</dataflow>
<dataflow id="116" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="18">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="94" toId="18">
</dataflow>
<dataflow id="118" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="18">
</dataflow>
<dataflow id="119" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="18">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="94" toId="18">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="94" toId="18">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="94" toId="18">
</dataflow>
<dataflow id="123" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="18">
</dataflow>
<dataflow id="124" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="18">
</dataflow>
<dataflow id="125" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="18">
</dataflow>
<dataflow id="126" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="18">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="94" toId="18">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="94" toId="18">
</dataflow>
<dataflow id="129" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="18">
</dataflow>
<dataflow id="130" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="18">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="19">
</dataflow>
<dataflow id="132" from="idx" to="specbitsmap_ln0" fromId="75" toId="19">
</dataflow>
<dataflow id="134" from="StgValue_133" to="store_ln14" fromId="133" toId="20">
</dataflow>
<dataflow id="135" from="i" to="store_ln14" fromId="13" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_81" to="store_ln14" fromId="81" toId="21">
</dataflow>
<dataflow id="137" from="tmp" to="store_ln14" fromId="12" toId="21">
</dataflow>
<dataflow id="138" from="i" to="i_1" fromId="13" toId="23">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="139" toId="24">
</dataflow>
<dataflow id="141" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="24">
</dataflow>
<dataflow id="142" from="StgValue_81" to="specpipeline_ln0" fromId="81" toId="24">
</dataflow>
<dataflow id="143" from="StgValue_76" to="specpipeline_ln0" fromId="76" toId="24">
</dataflow>
<dataflow id="144" from="StgValue_81" to="specpipeline_ln0" fromId="81" toId="24">
</dataflow>
<dataflow id="146" from="p_str" to="specpipeline_ln0" fromId="145" toId="24">
</dataflow>
<dataflow id="147" from="i_1" to="icmp_ln14" fromId="23" toId="25">
</dataflow>
<dataflow id="149" from="StgValue_148" to="icmp_ln14" fromId="148" toId="25">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="150" toId="26">
</dataflow>
<dataflow id="153" from="StgValue_152" to="empty" fromId="152" toId="26">
</dataflow>
<dataflow id="154" from="StgValue_152" to="empty" fromId="152" toId="26">
</dataflow>
<dataflow id="155" from="StgValue_152" to="empty" fromId="152" toId="26">
</dataflow>
<dataflow id="156" from="i_1" to="add_ln14" fromId="23" toId="27">
</dataflow>
<dataflow id="158" from="StgValue_157" to="add_ln14" fromId="157" toId="27">
</dataflow>
<dataflow id="159" from="icmp_ln14" to="br_ln14" fromId="25" toId="28">
</dataflow>
<dataflow id="161" from="StgValue_160" to="sub_ln15" fromId="160" toId="29">
</dataflow>
<dataflow id="162" from="i_1" to="sub_ln15" fromId="23" toId="29">
</dataflow>
<dataflow id="163" from="add_ln14" to="store_ln14" fromId="27" toId="30">
</dataflow>
<dataflow id="164" from="i" to="store_ln14" fromId="13" toId="30">
</dataflow>
<dataflow id="165" from="i_1" to="i_cast" fromId="23" toId="31">
</dataflow>
<dataflow id="166" from="idx" to="idx_addr" fromId="75" toId="32">
</dataflow>
<dataflow id="168" from="StgValue_167" to="idx_addr" fromId="167" toId="32">
</dataflow>
<dataflow id="169" from="i_cast" to="idx_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="170" from="idx_addr" to="idx_load" fromId="32" toId="33">
</dataflow>
<dataflow id="171" from="sub_ln15" to="zext_ln15" fromId="29" toId="34">
</dataflow>
<dataflow id="172" from="d_i" to="d_i_addr" fromId="74" toId="35">
</dataflow>
<dataflow id="173" from="StgValue_167" to="d_i_addr" fromId="167" toId="35">
</dataflow>
<dataflow id="174" from="zext_ln15" to="d_i_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="175" from="d_i_addr" to="d_i_load" fromId="35" toId="36">
</dataflow>
<dataflow id="176" from="idx_addr" to="idx_load" fromId="32" toId="37">
</dataflow>
<dataflow id="177" from="d_i_addr" to="d_i_load" fromId="35" toId="38">
</dataflow>
<dataflow id="178" from="d_i_load" to="mul_ln15" fromId="38" toId="39">
</dataflow>
<dataflow id="179" from="idx_load" to="mul_ln15" fromId="37" toId="39">
</dataflow>
<dataflow id="180" from="d_i_load" to="mul_ln15" fromId="38" toId="40">
</dataflow>
<dataflow id="181" from="idx_load" to="mul_ln15" fromId="37" toId="40">
</dataflow>
<dataflow id="182" from="d_i_load" to="mul_ln15" fromId="38" toId="41">
</dataflow>
<dataflow id="183" from="idx_load" to="mul_ln15" fromId="37" toId="41">
</dataflow>
<dataflow id="184" from="d_i_load" to="mul_ln15" fromId="38" toId="42">
</dataflow>
<dataflow id="185" from="idx_load" to="mul_ln15" fromId="37" toId="42">
</dataflow>
<dataflow id="186" from="d_i_load" to="mul_ln15" fromId="38" toId="43">
</dataflow>
<dataflow id="187" from="idx_load" to="mul_ln15" fromId="37" toId="43">
</dataflow>
<dataflow id="188" from="tmp" to="tmp_load" fromId="12" toId="44">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecLoopName" to="specloopname_ln11" fromId="189" toId="45">
</dataflow>
<dataflow id="192" from="empty_2" to="specloopname_ln11" fromId="191" toId="45">
</dataflow>
<dataflow id="193" from="mul_ln15" to="tmp_1" fromId="43" toId="46">
</dataflow>
<dataflow id="194" from="tmp_load" to="tmp_1" fromId="44" toId="46">
</dataflow>
<dataflow id="195" from="tmp_1" to="store_ln14" fromId="46" toId="47">
</dataflow>
<dataflow id="196" from="tmp" to="store_ln14" fromId="12" toId="47">
</dataflow>
<dataflow id="197" from="tmp" to="tmp_load3" fromId="12" toId="49">
</dataflow>
<dataflow id="198" from="tmp_load3" to="ret_ln20" fromId="49" toId="50">
</dataflow>
<dataflow id="199" from="icmp_ln14" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="200" from="icmp_ln14" to="StgValue_9" fromId="25" toId="9">
</dataflow>
</dataflows>


</stg>
