# PWM-Audio-Player-in-VHDL
PWM Audio Player in VHDL was a course project done at CALTECH in EE119a : Advanced Digital Design course. It has been implemented on FPGA Xinlinx XC9572 board with as much minimum logic possible.

Note :

This was a part of HW-6 work at CALTECH in EE119a. Keep in Mind of Honor code of CALTECH before looking at the files.

Honor Code :

“No member of the Caltech community shall take unfair advantage of any other member of the Caltech community.”
