 
cpldfit:  version M.81d                             Xilinx Inc.
                                  Fitter Report
Design Name: mux                                 Date:  6-19-2014,  1:15PM
Device Used: XCR3032XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
1  /32  (  3%) 4   /96   (  4%) 7   /80   (  9%) 0  /32  (  0%) 8  /32  ( 25%)

** Function Block Resources **

Function  Mcells    FB Inps   Pterms    IO        GCK       
Block     Used/Tot  Used/Tot  Used/Tot  Used/Tot  Used/Tot  
FB1         1/16      7/40      4/48     1/14      0/2
FB2         0/16      0/40      0/48     0/14      0/2
           -----    -------   -------    -----
Total       1/32      7/80      4/96     1/28 

* - Resource is exhausted

** Local Control Term Resources **

        LCT0     LCT1     LCT2     LCT3     LCT4     LCT5     LCT6     LCT7
FB1                                                                             
FB2                                                                             

Legend:
ce   - clock enable
clk  - clock
oe   - output enable
sr   - set/reset
uct1 - universal control term clock
uct2 - universal control term output enable
uct3 - universal control term preset
uct4 - universal control term reset
LCT0 - oe and/or sr can be mapped to this local control term
LCT1 - oe and/or sr can be mapped to this local control term
LCT2 - oe and/or sr can be mapped to this local control term
LCT3 - sr can be mapped to this local control term
LCT4 - ce and/or clk and/or sr can be mapped to this local control term
LCT5 - clk and/or sr can be mapped to this local control term
LCT6 - clk and/or oe can be mapped to this local control term
LCT7 - clk can be mapped to this local control term

** Global Control Resources **

GCK         UCLK        UOE         UPST        URST        
Used/Tot    Used/Tot    Used/Tot    Used/Tot    Used/Tot
0/4         0/1         0/1         0/1         0/1

GCK  - Global Clock
UCLK - Universal Control Term Clock
UOE  - Universal Control Term Output Enable
UPST - Universal Control Term Preset
URST - Universal Control Term Reset

Global clock net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used     Total 
------------------------------------|-------------------------------------
Input         :    7           7    |  I/O              :     8       28
Output        :    1           1    |  GCK/I            :     0        4
Bidirectional :    0           0    |  
GCK           :    0           0    |  
                 ----        ----
        Total    8            8  

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'mux.ise'.
*************************  Summary of Mapped Logic  ************************

** 1 Outputs **

Signal              Total Total Loc     Pin   Pin       Pin     Slew Reg Init
Name                Pts   Inps          No.   Type      Use     Rate State
oup                 4     7     FB1_1   4     I/O       O       FAST 

** 7 Inputs **

Signal              Loc     Pin   Pin       Pin     
Name                        No.   Type      Use     
Enable              FB1_2   5     I/O       I                
inp1                FB1_3   6     I/O       I                
inp2                FB1_5   8     I/O       I                
inp3                FB1_6   9     I/O       I                
inp4                FB1_7   11    I/O       I                
sel0                FB1_8   12    I/O       I                
sel1                FB1_10  14    I/O       I                

Legend:
Pin No. - ~ - User Assigned
PU          - Pull Up
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input            GCK - Global clock
               O  - Output           (b) - Buried macrocell
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               7/33
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  0/8
Number of PLA product terms used/remaining:                   4/44
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
oup                           4     FB1_1   4    I/O     O     
(unused)                      0     FB1_2   5    I/O     I     
(unused)                      0     FB1_3   6    I/O     I     
(unused)                      0     FB1_4   7    TDI/I/O       
(unused)                      0     FB1_5   8    I/O     I     
(unused)                      0     FB1_6   9    I/O     I     
(unused)                      0     FB1_7   11   I/O     I     
(unused)                      0     FB1_8   12   I/O     I     
(unused)                      0     FB1_9   13   TMS/I/O       
(unused)                      0     FB1_10  14   I/O     I     
(unused)                      0     FB1_11  16   I/O           
(unused)                      0     FB1_12  17   I/O           
(unused)                      0     FB1_13  18   I/O           
(unused)                      0     FB1_14  19   I/O           
(unused)                      0     FB1_15  20   I/O           
(unused)                      0     FB1_16  21   I/O           

Signals Used by Logic in Function Block
  1: Enable             4: inp3               6: sel0 
  2: inp1               5: inp4               7: sel1 
  3: inp2             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
oup               XXXXXXX................................. 7       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               0/40
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  0/8
Number of PLA product terms used/remaining:                   0/48
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
(unused)                      0     FB2_1   41   I/O           
(unused)                      0     FB2_2   40   I/O           
(unused)                      0     FB2_3   39   I/O           
(unused)                      0     FB2_4   38   TDO/I/O       
(unused)                      0     FB2_5   37   I/O           
(unused)                      0     FB2_6   36   I/O           
(unused)                      0     FB2_7   34   I/O           
(unused)                      0     FB2_8   33   I/O           
(unused)                      0     FB2_9   32   TCK/I/O       
(unused)                      0     FB2_10  31   I/O           
(unused)                      0     FB2_11  29   I/O           
(unused)                      0     FB2_12  28   I/O           
(unused)                      0     FB2_13  27   I/O           
(unused)                      0     FB2_14  26   I/O           
(unused)                      0     FB2_15  25   I/O           
(unused)                      0     FB2_16  24   I/O           
*******************************  Equations  ********************************

********** Mapped Logic **********


oup <= ((sel0 AND Enable AND sel1 AND inp4)
	OR (sel0 AND Enable AND NOT sel1 AND inp2)
	OR (NOT sel0 AND Enable AND inp3 AND sel1)
	OR (NOT sel0 AND Enable AND NOT sel1 AND inp1));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XCR3032XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XCR3032XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 TIE                              23 VCC                           
  2 TIE                              24 WPU                           
  3 VCC                              25 WPU                           
  4 oup                              26 WPU                           
  5 Enable                           27 WPU                           
  6 inp1                             28 WPU                           
  7 TDI                              29 WPU                           
  8 inp2                             30 GND                           
  9 inp3                             31 WPU                           
 10 PE                               32 TCK                           
 11 inp4                             33 WPU                           
 12 sel0                             34 WPU                           
 13 TMS                              35 VCC                           
 14 sel1                             36 WPU                           
 15 VCC                              37 WPU                           
 16 WPU                              38 TDO                           
 17 WPU                              39 WPU                           
 18 WPU                              40 WPU                           
 19 WPU                              41 WPU                           
 20 WPU                              42 GND                           
 21 WPU                              43 TIE                           
 22 GND                              44 TIE                           


Legend :  NC  = Not Connected, unbonded pin
          PE  = Port Enable pin
         WPU  = Unused with Internal Weak Pull Up
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xcr3*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : PULLUP
Set Input-Only Termination                  : FLOAT
Set Universal Control Term Optimization     : OFF
Enable Foldback NANDs                       : OFF
Reserve ISP Pins                            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Input Limit                                 : 32
Pterm Limit                                 : 28
