Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e6f7202c585f498eb4e5ec9ab3b2b493 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/project/project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MDU_sv
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM_2k
Compiling module xil_defaultlib.RegD
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.MUX4
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.Ext
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.StartCtrl
Compiling module xil_defaultlib.RegE
Compiling module xil_defaultlib.MUX3
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MultiplicationDivisionUnit
Compiling module xil_defaultlib.MUX2(WIDTH=5)
Compiling module xil_defaultlib.RegM
Compiling module xil_defaultlib.BECtrl
Compiling module xil_defaultlib.DM_4k
Compiling module xil_defaultlib.RegW
Compiling module xil_defaultlib.DMExt
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
