

================================================================
== Vitis HLS Report for 'operator_2'
================================================================
* Date:           Tue Feb  8 11:02:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.886 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_sum_1_fu_381                               |p_sum_1                               |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393   |operator_2_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403   |operator_2_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417  |operator_2_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     435|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1532|    1570|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     674|    -|
|Register         |        -|     -|     600|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2132|    2679|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417  |operator_2_Pipeline_VITIS_LOOP_104_3  |        0|   0|   166|   162|    0|
    |grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393   |operator_2_Pipeline_VITIS_LOOP_84_1   |        0|   0|    75|   178|    0|
    |grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403   |operator_2_Pipeline_VITIS_LOOP_92_2   |        0|   0|   200|   139|    0|
    |grp_p_sum_1_fu_381                               |p_sum_1                               |        0|   0|  1091|  1091|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|   0|  1532|  1570|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_821_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln117_1_fu_680_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln117_2_fu_693_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln117_fu_634_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln136_1_fu_485_p2   |         +|   0|  0|  13|           6|           2|
    |add_ln136_fu_474_p2     |         +|   0|  0|  13|           6|           1|
    |base_fu_783_p2          |         +|   0|  0|   9|           2|           1|
    |tmp_100_fu_800_p2       |         +|   0|  0|  39|          32|          32|
    |diff_p_1_fu_620_p2      |         -|   0|  0|   9|           1|           2|
    |diff_p_fu_588_p2        |         -|   0|  0|  39|          32|          32|
    |sub_ln61_fu_463_p2      |         -|   0|  0|  13|           6|           6|
    |sub_ln92_fu_778_p2      |         -|   0|  0|  10|           3|           2|
    |and_ln61_3_fu_582_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln61_fu_536_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_739_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_4_fu_815_p2  |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln104_fu_805_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln116_fu_626_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln141_fu_600_p2    |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln144_fu_606_p2    |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln61_10_fu_542_p2  |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln61_12_fu_520_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln61_13_fu_526_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln61_14_fu_564_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln61_15_fu_570_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln61_fu_496_p2     |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln77_4_fu_727_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln77_fu_721_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln92_fu_753_p2     |      icmp|   0|  0|  20|          32|           2|
    |or_ln61_2_fu_576_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln61_fu_532_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_733_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln104_fu_827_p3  |    select|   0|  0|   3|           1|           2|
    |select_ln117_fu_672_p3  |    select|   0|  0|   2|           1|           2|
    |xor_ln100_fu_790_p2     |       xor|   0|  0|   3|           2|           3|
    |xor_ln117_fu_667_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln92_fu_759_p2      |       xor|   0|  0|   2|           2|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 435|         411|         168|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_01_0_reg_273                        |    9|          2|   32|         64|
    |agg_result_01_4_reg_357                        |   26|          5|   32|        160|
    |agg_result_112_2_reg_240                       |    9|          2|   32|         64|
    |agg_result_112_5_reg_219                       |    9|          2|   32|         64|
    |agg_result_112_6_reg_309                       |   37|          7|   32|        224|
    |agg_result_12_2_reg_251                        |    9|          2|   32|         64|
    |agg_result_12_5_reg_334                        |   37|          7|   32|        224|
    |agg_result_1_0_reg_209                         |    9|          2|   32|         64|
    |agg_result_1_3_reg_229                         |    9|          2|   32|         64|
    |agg_result_1_6_reg_284                         |   31|          6|   32|        192|
    |ap_NS_fsm                                      |  152|         33|    1|         33|
    |ap_phi_mux_agg_result_01_4_phi_fu_360_p18      |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_112_6_phi_fu_312_p18     |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_12_5_phi_fu_337_p18      |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_6_phi_fu_287_p18       |    9|          2|   32|         64|
    |ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_265_p4  |    9|          2|    2|          4|
    |ap_return_0                                    |    9|          2|   32|         64|
    |ap_return_1                                    |    9|          2|   32|         64|
    |ap_return_2                                    |    9|          2|   32|         64|
    |ap_return_3                                    |    9|          2|   32|         64|
    |base_0_lcssa_i_i1720_reg_261                   |    9|          2|    2|          4|
    |grp_fu_1175_ce                                 |   14|          3|    1|          3|
    |grp_fu_1175_opcode                             |   14|          3|    5|         15|
    |grp_fu_1175_p0                                 |   14|          3|   32|         96|
    |grp_fu_1175_p1                                 |   14|          3|   32|         96|
    |grp_fu_433_ce                                  |    9|          2|    1|          2|
    |grp_fu_433_p0                                  |   14|          3|   32|         96|
    |grp_fu_433_p1                                  |   26|          5|   32|        160|
    |grp_fu_438_ce                                  |    9|          2|    1|          2|
    |grp_fu_438_opcode                              |   14|          3|    5|         15|
    |grp_fu_438_p0                                  |   26|          5|   32|        160|
    |grp_fu_438_p1                                  |   14|          3|   32|         96|
    |this_1_address0                                |   37|          7|    6|         42|
    |this_1_address1                                |   14|          3|    6|         18|
    |this_1_ce0                                     |   14|          3|    1|          3|
    |this_1_ce1                                     |   14|          3|    1|          3|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          |  674|        141|  800|       2544|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |agg_result_01_0_reg_273                                       |  32|   0|   32|          0|
    |agg_result_01_4_reg_357                                       |  32|   0|   32|          0|
    |agg_result_112_2_reg_240                                      |  32|   0|   32|          0|
    |agg_result_112_5_reg_219                                      |  32|   0|   32|          0|
    |agg_result_112_6_reg_309                                      |  32|   0|   32|          0|
    |agg_result_12_2_reg_251                                       |  32|   0|   32|          0|
    |agg_result_12_5_reg_334                                       |  32|   0|   32|          0|
    |agg_result_1_0_reg_209                                        |  32|   0|   32|          0|
    |agg_result_1_3_reg_229                                        |  32|   0|   32|          0|
    |agg_result_1_6_reg_284                                        |  32|   0|   32|          0|
    |and_ln61_3_reg_1013                                           |   1|   0|    1|          0|
    |and_ln61_reg_1005                                             |   1|   0|    1|          0|
    |and_ln77_reg_1102                                             |   1|   0|    1|          0|
    |ap_CS_fsm                                                     |  32|   0|   32|          0|
    |ap_return_0_preg                                              |  32|   0|   32|          0|
    |ap_return_1_preg                                              |  32|   0|   32|          0|
    |ap_return_2_preg                                              |  32|   0|   32|          0|
    |ap_return_3_preg                                              |  32|   0|   32|          0|
    |base_0_lcssa_i_i1720_reg_261                                  |   2|   0|    2|          0|
    |diff_p_1_reg_1040                                             |   2|   0|    2|          0|
    |empty_reg_1106                                                |   2|   0|    2|          0|
    |grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg   |   1|   0|    1|          0|
    |grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg   |   1|   0|    1|          0|
    |grp_p_sum_1_fu_381_ap_start_reg                               |   1|   0|    1|          0|
    |icmp_ln104_reg_1136                                           |   1|   0|    1|          0|
    |icmp_ln116_reg_1045                                           |   1|   0|    1|          0|
    |icmp_ln141_reg_1028                                           |   1|   0|    1|          0|
    |icmp_ln144_reg_1032                                           |   1|   0|    1|          0|
    |icmp_ln61_10_reg_1009                                         |   1|   0|    1|          0|
    |icmp_ln61_12_reg_995                                          |   1|   0|    1|          0|
    |icmp_ln61_13_reg_1000                                         |   1|   0|    1|          0|
    |icmp_ln61_reg_991                                             |   1|   0|    1|          0|
    |icmp_ln92_reg_1112                                            |   1|   0|    1|          0|
    |reg_445                                                       |  32|   0|   32|          0|
    |select_ln104_reg_1140                                         |   3|   0|    3|          0|
    |sub_ln61_reg_968                                              |   6|   0|    6|          0|
    |this_1_addr_3_reg_981                                         |   6|   0|    6|          0|
    |this_1_addr_4_reg_986                                         |   6|   0|    6|          0|
    |this_1_addr_reg_975                                           |   6|   0|    6|          0|
    |tmp_94_reg_1093                                               |  32|   0|   32|          0|
    |tmp_98_reg_1074                                               |   1|   0|    1|          0|
    |tmp_reg_1036                                                  |   1|   0|    1|          0|
    |trunc_ln138_1_reg_1022                                        |   1|   0|    1|          0|
    |trunc_ln138_reg_1017                                          |   2|   0|    2|          0|
    |xor_ln92_reg_1116                                             |   2|   0|    2|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 600|   0|  600|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|    operator+.2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    operator+.2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    operator+.2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    operator+.2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    operator+.2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    operator+.2|  return value|
|ap_return_0            |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|ap_return_1            |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|ap_return_2            |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|ap_return_3            |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_4235_p_din0     |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_4235_p_din1     |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_4235_p_opcode   |  out|    5|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_4235_p_dout0    |   in|    1|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_4235_p_ce       |  out|    1|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12725_p_din0    |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12725_p_din1    |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12725_p_opcode  |  out|    2|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12725_p_dout0   |   in|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12725_p_ce      |  out|    1|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12733_p_din0    |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12733_p_din1    |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12733_p_opcode  |  out|    5|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12733_p_dout0   |   in|    1|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12733_p_ce      |  out|    1|  ap_ctrl_hs|    operator+.2|  return value|
|this_p_read            |   in|   32|     ap_none|    this_p_read|        scalar|
|this_1_address0        |  out|    6|   ap_memory|         this_1|         array|
|this_1_ce0             |  out|    1|   ap_memory|         this_1|         array|
|this_1_q0              |   in|   32|   ap_memory|         this_1|         array|
|this_1_address1        |  out|    6|   ap_memory|         this_1|         array|
|this_1_ce1             |  out|    1|   ap_memory|         this_1|         array|
|this_1_q1              |   in|   32|   ap_memory|         this_1|         array|
|this_1_address2        |  out|    6|   ap_memory|         this_1|         array|
|this_1_ce2             |  out|    1|   ap_memory|         this_1|         array|
|this_1_q2              |   in|   32|   ap_memory|         this_1|         array|
|this_1_offset          |   in|    4|     ap_none|  this_1_offset|        scalar|
|b_p_read               |   in|   32|     ap_none|       b_p_read|        scalar|
|p_read3                |   in|   32|     ap_none|        p_read3|        scalar|
|p_read14               |   in|   32|     ap_none|       p_read14|        scalar|
|p_read25               |   in|   32|     ap_none|       p_read25|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

