
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 975.828 ; gain = 233.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/.Xil/Vivado-14720-SHADOW-7JBOVR0F/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/.Xil/Vivado-14720-SHADOW-7JBOVR0F/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:21]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'LED_decoder' [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
WARNING: [Synth 8-567] referenced signal 'record_sel' should be on the sensitivity list [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
WARNING: [Synth 8-567] referenced signal 'play_sel' should be on the sensitivity list [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'LED_decoder' (7#1) [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1051.613 ; gain = 309.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1051.613 ; gain = 309.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1051.613 ; gain = 309.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1051.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block/memory_block_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [c:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block/memory_block_in_context.xdc] for cell 'mem1'
Parsing XDC File [c:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block/memory_block_in_context.xdc] for cell 'mem2'
Finished Parsing XDC File [c:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block/memory_block_in_context.xdc] for cell 'mem2'
Parsing XDC File [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'temp_led_out'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'temp_led_out'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'play_sel'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'record_sel'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'A0'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'A2'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'A3'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'A4'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'A5'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'A6'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'A7'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[6]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[5]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[4]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[3]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[2]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[1]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[0]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[6]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[5]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[4]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[3]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[2]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[1]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[0]'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'A0'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'A2'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'A3'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'A4'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'A5'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'A6'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'A7'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'play_sel'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'record_sel'. [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:72]
Finished Parsing XDC File [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1147.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1147.672 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1149.691 ; gain = 407.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1149.691 ; gain = 407.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mem1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1149.691 ; gain = 407.828
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'controller', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              000 |                              000
                RECORD_1 |                              001 |                              001
                RECORD_2 |                              010 |                              010
                  PLAY_1 |                              011 |                              011
                  PLAY_2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1149.691 ; gain = 407.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   5 Input     17 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 8     
Module Serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module Deserializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module LED_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	  10 Input      7 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port LED_cathode[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serializer1/pdm_audio_o_tristate_oe_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1149.691 ; gain = 407.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1149.691 ; gain = 407.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1149.691 ; gain = 407.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1149.691 ; gain = 407.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1153.773 ; gain = 411.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1153.773 ; gain = 411.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1153.773 ; gain = 411.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1153.773 ; gain = 411.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1153.773 ; gain = 411.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1153.773 ; gain = 411.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |memory_block  |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |memory_block    |     1|
|2     |memory_block__2 |     1|
|3     |BUFG            |     4|
|4     |CARRY4          |    19|
|5     |LUT1            |     6|
|6     |LUT2            |     6|
|7     |LUT3            |    55|
|8     |LUT4            |    70|
|9     |LUT5            |    49|
|10    |LUT6            |    18|
|11    |FDCE            |    54|
|12    |FDPE            |    17|
|13    |FDRE            |   102|
|14    |LDC             |    17|
|15    |IBUF            |     7|
|16    |OBUF            |    21|
|17    |OBUFT           |     1|
+------+----------------+------+

Report Instance Areas: 
+------+----------------+-------------+------+
|      |Instance        |Module       |Cells |
+------+----------------+-------------+------+
|1     |top             |             |   478|
|2     |  controller1   |controller   |   170|
|3     |  decoder1      |LED_decoder  |    41|
|4     |  deserializer1 |Deserializer |    64|
|5     |  serializer1   |Serializer   |    53|
|6     |  synchronizer1 |Synchronizer |    42|
|7     |  timer1        |Timer        |    20|
|8     |  timer2        |Timer_0      |    20|
+------+----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1153.773 ; gain = 411.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1153.773 ; gain = 313.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1153.773 ; gain = 411.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1165.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1170.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LDC => LDCE: 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1170.824 ; gain = 714.316
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1170.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  1 14:05:19 2020...
