// Seed: 1258427043
module module_0;
  wire #(1, 1 == -1 + 1'b0, 1 * 1) id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_0 = 32'd28,
    parameter id_2 = 32'd27
) (
    input wire _id_0,
    input wand id_1,
    input supply0 _id_2,
    output tri1 id_3,
    input uwire id_4
);
  logic [id_2 : id_0] id_6;
  ;
  module_0 modCall_1 ();
endmodule
module module_0 (
    module_2,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4, id_5;
endmodule
