Warning (10268): Verilog HDL information at Register.v(18): always construct contains both blocking and non-blocking assignments File: /home/vic/Projects/Simple-8bit-CPU-Verilog/Register.v Line: 18
