--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TOP_ENTITY.twx TOP_ENTITY.ncd -o TOP_ENTITY.twr
TOP_ENTITY.pcf -ucf Nexys3_Master.ucf

Design file:              TOP_ENTITY.ncd
Physical constraint file: TOP_ENTITY.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13417 paths analyzed, 1745 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.809ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_5/output_l_i_11 (SLICE_X23Y25.A4), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/REVERSE_I_2 (FF)
  Destination:          XLXI_5/output_l_i_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.758ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/REVERSE_I_2 to XLXI_5/output_l_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.430   XLXI_1/REVERSE_I_2
                                                       XLXI_1/REVERSE_I_2
    SLICE_X21Y21.D2      net (fanout=11)       1.475   XLXI_1/REVERSE_I_2
    SLICE_X21Y21.D       Tilo                  0.259   XLXI_5/input_l_o<3>
                                                       XLXI_1/Mmux_DABUS_L_I51
    DSP48_X1Y6.B2        net (fanout=1)        1.052   DABUS_L<2>
    DSP48_X1Y6.M19       Tdspdo_B_M            3.894   XLXI_7/Mmult_temp_l
                                                       XLXI_7/Mmult_temp_l
    SLICE_X23Y25.A4      net (fanout=2)        1.275   VOL_L_O_11_OBUF
    SLICE_X23Y25.CLK     Tas                   0.373   XLXI_5/output_l_i<14>
                                                       XLXI_5/Mmux_output_l_i[15]_GND_10_o_mux_28_OUT31
                                                       XLXI_5/output_l_i_11
    -------------------------------------------------  ---------------------------
    Total                                      8.758ns (4.956ns logic, 3.802ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/PLAY_I_1 (FF)
  Destination:          XLXI_5/output_l_i_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.681ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.418 - 0.438)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/PLAY_I_1 to XLXI_5/output_l_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   XLXI_1/PLAY_I_1
                                                       XLXI_1/PLAY_I_1
    SLICE_X23Y21.D4      net (fanout=14)       1.346   XLXI_1/PLAY_I_1
    SLICE_X23Y21.D       Tilo                  0.259   DABUS_L<10>
                                                       XLXI_1/Mmux_DABUS_L_I21
    DSP48_X1Y6.B10       net (fanout=1)        1.104   DABUS_L<10>
    DSP48_X1Y6.M19       Tdspdo_B_M            3.894   XLXI_7/Mmult_temp_l
                                                       XLXI_7/Mmult_temp_l
    SLICE_X23Y25.A4      net (fanout=2)        1.275   VOL_L_O_11_OBUF
    SLICE_X23Y25.CLK     Tas                   0.373   XLXI_5/output_l_i<14>
                                                       XLXI_5/Mmux_output_l_i[15]_GND_10_o_mux_28_OUT31
                                                       XLXI_5/output_l_i_11
    -------------------------------------------------  ---------------------------
    Total                                      8.681ns (4.956ns logic, 3.725ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/PLAY_I_1 (FF)
  Destination:          XLXI_5/output_l_i_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.418 - 0.438)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/PLAY_I_1 to XLXI_5/output_l_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   XLXI_1/PLAY_I_1
                                                       XLXI_1/PLAY_I_1
    SLICE_X23Y21.B5      net (fanout=14)       1.291   XLXI_1/PLAY_I_1
    SLICE_X23Y21.B       Tilo                  0.259   DABUS_L<10>
                                                       XLXI_1/Mmux_DABUS_L_I31
    DSP48_X1Y6.B11       net (fanout=1)        1.069   DABUS_L<11>
    DSP48_X1Y6.M19       Tdspdo_B_M            3.894   XLXI_7/Mmult_temp_l
                                                       XLXI_7/Mmult_temp_l
    SLICE_X23Y25.A4      net (fanout=2)        1.275   VOL_L_O_11_OBUF
    SLICE_X23Y25.CLK     Tas                   0.373   XLXI_5/output_l_i<14>
                                                       XLXI_5/Mmux_output_l_i[15]_GND_10_o_mux_28_OUT31
                                                       XLXI_5/output_l_i_11
    -------------------------------------------------  ---------------------------
    Total                                      8.591ns (4.956ns logic, 3.635ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/output_l_i_2 (SLICE_X21Y25.D6), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/REVERSE_I_2 (FF)
  Destination:          XLXI_5/output_l_i_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.293 - 0.320)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/REVERSE_I_2 to XLXI_5/output_l_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.430   XLXI_1/REVERSE_I_2
                                                       XLXI_1/REVERSE_I_2
    SLICE_X21Y21.D2      net (fanout=11)       1.475   XLXI_1/REVERSE_I_2
    SLICE_X21Y21.D       Tilo                  0.259   XLXI_5/input_l_o<3>
                                                       XLXI_1/Mmux_DABUS_L_I51
    DSP48_X1Y6.B2        net (fanout=1)        1.052   DABUS_L<2>
    DSP48_X1Y6.M10       Tdspdo_B_M            3.894   XLXI_7/Mmult_temp_l
                                                       XLXI_7/Mmult_temp_l
    SLICE_X21Y25.D6      net (fanout=2)        1.095   VOL_L_O_2_OBUF
    SLICE_X21Y25.CLK     Tas                   0.373   XLXI_5/output_l_i<2>
                                                       XLXI_5/Mmux_output_l_i[15]_GND_10_o_mux_28_OUT91
                                                       XLXI_5/output_l_i_2
    -------------------------------------------------  ---------------------------
    Total                                      8.578ns (4.956ns logic, 3.622ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/PLAY_I_1 (FF)
  Destination:          XLXI_5/output_l_i_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.501ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.413 - 0.438)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/PLAY_I_1 to XLXI_5/output_l_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   XLXI_1/PLAY_I_1
                                                       XLXI_1/PLAY_I_1
    SLICE_X23Y21.D4      net (fanout=14)       1.346   XLXI_1/PLAY_I_1
    SLICE_X23Y21.D       Tilo                  0.259   DABUS_L<10>
                                                       XLXI_1/Mmux_DABUS_L_I21
    DSP48_X1Y6.B10       net (fanout=1)        1.104   DABUS_L<10>
    DSP48_X1Y6.M10       Tdspdo_B_M            3.894   XLXI_7/Mmult_temp_l
                                                       XLXI_7/Mmult_temp_l
    SLICE_X21Y25.D6      net (fanout=2)        1.095   VOL_L_O_2_OBUF
    SLICE_X21Y25.CLK     Tas                   0.373   XLXI_5/output_l_i<2>
                                                       XLXI_5/Mmux_output_l_i[15]_GND_10_o_mux_28_OUT91
                                                       XLXI_5/output_l_i_2
    -------------------------------------------------  ---------------------------
    Total                                      8.501ns (4.956ns logic, 3.545ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/PLAY_I_1 (FF)
  Destination:          XLXI_5/output_l_i_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.411ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.413 - 0.438)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/PLAY_I_1 to XLXI_5/output_l_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   XLXI_1/PLAY_I_1
                                                       XLXI_1/PLAY_I_1
    SLICE_X23Y21.B5      net (fanout=14)       1.291   XLXI_1/PLAY_I_1
    SLICE_X23Y21.B       Tilo                  0.259   DABUS_L<10>
                                                       XLXI_1/Mmux_DABUS_L_I31
    DSP48_X1Y6.B11       net (fanout=1)        1.069   DABUS_L<11>
    DSP48_X1Y6.M10       Tdspdo_B_M            3.894   XLXI_7/Mmult_temp_l
                                                       XLXI_7/Mmult_temp_l
    SLICE_X21Y25.D6      net (fanout=2)        1.095   VOL_L_O_2_OBUF
    SLICE_X21Y25.CLK     Tas                   0.373   XLXI_5/output_l_i<2>
                                                       XLXI_5/Mmux_output_l_i[15]_GND_10_o_mux_28_OUT91
                                                       XLXI_5/output_l_i_2
    -------------------------------------------------  ---------------------------
    Total                                      8.411ns (4.956ns logic, 3.455ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/output_l_i_0 (SLICE_X21Y25.A3), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/REVERSE_I_2 (FF)
  Destination:          XLXI_5/output_l_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.549ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.293 - 0.320)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/REVERSE_I_2 to XLXI_5/output_l_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.430   XLXI_1/REVERSE_I_2
                                                       XLXI_1/REVERSE_I_2
    SLICE_X21Y21.D2      net (fanout=11)       1.475   XLXI_1/REVERSE_I_2
    SLICE_X21Y21.D       Tilo                  0.259   XLXI_5/input_l_o<3>
                                                       XLXI_1/Mmux_DABUS_L_I51
    DSP48_X1Y6.B2        net (fanout=1)        1.052   DABUS_L<2>
    DSP48_X1Y6.M8        Tdspdo_B_M            3.894   XLXI_7/Mmult_temp_l
                                                       XLXI_7/Mmult_temp_l
    SLICE_X21Y25.A3      net (fanout=2)        1.066   VOL_L_O_0_OBUF
    SLICE_X21Y25.CLK     Tas                   0.373   XLXI_5/output_l_i<2>
                                                       XLXI_5/Mmux_output_l_i[15]_GND_10_o_mux_28_OUT16
                                                       XLXI_5/output_l_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.549ns (4.956ns logic, 3.593ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/PLAY_I_1 (FF)
  Destination:          XLXI_5/output_l_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.472ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.413 - 0.438)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/PLAY_I_1 to XLXI_5/output_l_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   XLXI_1/PLAY_I_1
                                                       XLXI_1/PLAY_I_1
    SLICE_X23Y21.D4      net (fanout=14)       1.346   XLXI_1/PLAY_I_1
    SLICE_X23Y21.D       Tilo                  0.259   DABUS_L<10>
                                                       XLXI_1/Mmux_DABUS_L_I21
    DSP48_X1Y6.B10       net (fanout=1)        1.104   DABUS_L<10>
    DSP48_X1Y6.M8        Tdspdo_B_M            3.894   XLXI_7/Mmult_temp_l
                                                       XLXI_7/Mmult_temp_l
    SLICE_X21Y25.A3      net (fanout=2)        1.066   VOL_L_O_0_OBUF
    SLICE_X21Y25.CLK     Tas                   0.373   XLXI_5/output_l_i<2>
                                                       XLXI_5/Mmux_output_l_i[15]_GND_10_o_mux_28_OUT16
                                                       XLXI_5/output_l_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.472ns (4.956ns logic, 3.516ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/PLAY_I_1 (FF)
  Destination:          XLXI_5/output_l_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.413 - 0.438)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/PLAY_I_1 to XLXI_5/output_l_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   XLXI_1/PLAY_I_1
                                                       XLXI_1/PLAY_I_1
    SLICE_X23Y21.B5      net (fanout=14)       1.291   XLXI_1/PLAY_I_1
    SLICE_X23Y21.B       Tilo                  0.259   DABUS_L<10>
                                                       XLXI_1/Mmux_DABUS_L_I31
    DSP48_X1Y6.B11       net (fanout=1)        1.069   DABUS_L<11>
    DSP48_X1Y6.M8        Tdspdo_B_M            3.894   XLXI_7/Mmult_temp_l
                                                       XLXI_7/Mmult_temp_l
    SLICE_X21Y25.A3      net (fanout=2)        1.066   VOL_L_O_0_OBUF
    SLICE_X21Y25.CLK     Tas                   0.373   XLXI_5/output_l_i<2>
                                                       XLXI_5/Mmux_output_l_i[15]_GND_10_o_mux_28_OUT16
                                                       XLXI_5/output_l_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.382ns (4.956ns logic, 3.426ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/INT_COUNT_400_3 (SLICE_X10Y31.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/INT_48 (FF)
  Destination:          XLXI_2/INT_COUNT_400_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/INT_48 to XLXI_2/INT_COUNT_400_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.BQ      Tcko                  0.198   XLXI_2/INT_400
                                                       XLXI_2/INT_48
    SLICE_X10Y31.CE      net (fanout=11)       0.295   XLXI_2/INT_48
    SLICE_X10Y31.CLK     Tckce       (-Th)     0.104   XLXI_2/INT_COUNT_400<3>
                                                       XLXI_2/INT_COUNT_400_3
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.094ns logic, 0.295ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/INT_COUNT_400_1 (SLICE_X10Y31.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/INT_48 (FF)
  Destination:          XLXI_2/INT_COUNT_400_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/INT_48 to XLXI_2/INT_COUNT_400_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.BQ      Tcko                  0.198   XLXI_2/INT_400
                                                       XLXI_2/INT_48
    SLICE_X10Y31.CE      net (fanout=11)       0.295   XLXI_2/INT_48
    SLICE_X10Y31.CLK     Tckce       (-Th)     0.102   XLXI_2/INT_COUNT_400<3>
                                                       XLXI_2/INT_COUNT_400_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.096ns logic, 0.295ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/INT_COUNT_400_0 (SLICE_X10Y31.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/INT_48 (FF)
  Destination:          XLXI_2/INT_COUNT_400_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/INT_48 to XLXI_2/INT_COUNT_400_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.BQ      Tcko                  0.198   XLXI_2/INT_400
                                                       XLXI_2/INT_48
    SLICE_X10Y31.CE      net (fanout=11)       0.295   XLXI_2/INT_48
    SLICE_X10Y31.CLK     Tckce       (-Th)     0.092   XLXI_2/INT_COUNT_400<3>
                                                       XLXI_2/INT_COUNT_400_0
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.106ns logic, 0.295ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_I_BUFGP/BUFG/I0
  Logical resource: clk_I_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_I_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: XLXI_1/SPEED_I<3>/CLK
  Logical resource: XLXI_1/SPEED_I_1/CK
  Location pin: SLICE_X10Y23.CLK
  Clock network: clk_I_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: XLXI_1/SPEED_I<3>/CLK
  Logical resource: XLXI_1/SPEED_I_2/CK
  Location pin: SLICE_X10Y23.CLK
  Clock network: clk_I_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_I          |    8.809|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13417 paths, 0 nets, and 1801 connections

Design statistics:
   Minimum period:   8.809ns{1}   (Maximum frequency: 113.520MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 24 16:27:05 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 255 MB



