//=======================================================================
// COPYRIGHT (C) 2013 SYNOPSYS INC.
// This software and the associated documentation are confidential and
// proprietary to Synopsys, Inc. Your use or disclosure of this software
// is subject to the terms and conditions of a written license agreement
// between you, or your company, and Synopsys, Inc. In the event of
// publications, the following notice is applicable:
//
// ALL RIGHTS RESERVED
//
// The entire notice above must be reproduced on all authorized copies.
//-----------------------------------------------------------------------

//=========================================================
// @Generated_Date: "2014.07.30 at 02:07:56 PDT"
// @Tool_Name: "cc"
// @Tool_Version: "0.1"
// @VIP_Name: "amba_svt"
// @VIP_Version: "2.72a"
// @VIP_Methodology: "uvm"
// @VIP_Component: "AXIConfig"
// @VIP_Path: "${DESIGNWARE_HOME}/vip/svt/amba_svt/2.72a"
// @Author: "mansi"
//=========================================================
//=========================================================
//Setting for @Class_Name:svt_axi_system_configuration
// enum:
// typedef enum {
//      HIA_AXI4_ST_MST   = 0,
//     HSSI_AXI4_ST_MST_0 = 1,
//     HSSI_AXI4_ST_MST_1 = 2,
//     HSSI_AXI4_ST_MST_2 = 3,
//     PMCI_AXI4_LT_MST   = 4,
//     HSSI_AXI4_LT_MST   = 5
// } mst_id_t;
// typedef enum {
//      HIA_AXI4_ST_SLV   = 0,
//     HSSI_AXI4_ST_SLV_0 = 1,
//     HSSI_AXI4_ST_SLV_1 = 2,
//     HSSI_AXI4_ST_SLV_2 = 3,
//     PMCI_AXI4_LT_SLV   = 4,
//      HIA_AXI4_LT_SLV   = 5
// } slv_id_t;
// 
//=========================================================
system_id=0
common_clock_mode=1
manage_objections_enable=1
use_interconnect=0
system_monitor_enable=0
master_slave_non_modifiable_xact_checks_enable=0
use_recommended_coherent_to_snoop_map=1
allow_early_dvm_response_to_master=1
display_summary_report=0
ic_forwards_writeevict_downstream=1
posted_write_xacts_enable=0
passive_cache_monitor_enable=0
ic_num_cycles_interval_for_polling_hazarded_address=5
num_masters=6
num_slaves=6
master_cfg_exists[0]=1
slave_cfg_exists[0]=1
ic_cfg_exists=0
overlap_addr_access_control_enable=0
allow_slaves_with_overlapping_addr=0
id_based_xact_correlation_enable=0
source_master_info_id_width=3
source_master_info_position=AXI_LSB
source_interconnect_id_xmit_to_slaves=8'h0
source_master_id_wu_wlu_xmit_to_slaves=8'h0
awready_watchdog_timeout=256000
wready_watchdog_timeout=1000
arready_watchdog_timeout=256000
rready_watchdog_timeout=1000
rdata_watchdog_timeout=256000
bready_watchdog_timeout=1000
bresp_watchdog_timeout=1000
excl_wr_watchdog_timeout=0
wdata_watchdog_timeout=256000
awaddr_watchdog_timeout=256000
acready_watchdog_timeout=1000
crready_watchdog_timeout=1000
crresp_watchdog_timeout=1000
cdready_watchdog_timeout=1000
cddata_watchdog_timeout=1000
rack_watchdog_timeout=1000
wack_watchdog_timeout=1000
barrier_watchdog_timeout=1000
coherent_dvm_sync_to_snoop_dvm_complete_watchdog_timeout=0
snoop_dvm_sync_to_coherent_dvm_complete_watchdog_timeout=0
tready_watchdog_timeout=1000
bus_inactivity_timeout=256000
system_axi_master_to_slave_access_enable=1
system_ace_concurrent_readunique_cleanunique_enable=1
system_ace_coherent_and_snoop_association_enable=1
system_ace_dirty_data_write_enable=1
system_ace_cross_cache_line_dirty_data_write_enable=1
system_ace_snoop_and_memory_returns_data_enable=1
system_ace_write_during_speculative_fetch_enable=1
system_ace_xacts_with_high_priority_from_other_master_during_barrier_enable=1
system_ace_barrier_response_with_outstanding_xacts_enable=1
system_ace_store_overlapping_coherent_xact_enable=1
system_ace_no_cached_copy_overlapping_coherent_xact_enable=1
//=========================================================1
//Setting for @Class_Name:master_cfg[0]/svt_axi_port_configuration
// HIA AXI4-ST Master
//=========================================================
port_id@master_cfg[0]=0
is_active@master_cfg[0]=1
axi_interface_type@master_cfg[0]=AXI3
axi_interface_category@master_cfg[0]=AXI_READ_WRITE
axi_port_kind@master_cfg[0]=AXI_MASTER
is_ic_port@master_cfg[0]=0
connect_to_axi_system_monitor@master_cfg[0]=1
use_tlm_generic_payload@master_cfg[0]=0
use_pv_socket@master_cfg[0]=0
xact_inactivity_timeout@master_cfg[0]=0
addr_width@master_cfg[0]=64
addr_user_width@master_cfg[0]=4
data_width@master_cfg[0]=1024
data_user_width@master_cfg[0]=4
resp_user_width@master_cfg[0]=4
cache_line_size@master_cfg[0]=2048
num_cache_lines@master_cfg[0]=1024
snoop_data_width@master_cfg[0]=1024
wysiwyg_enable@master_cfg[0]=0
ignore_wstrb_check_for_wysiwyg_format@master_cfg[0]=0
awuser_enable@master_cfg[0]=0
wuser_enable@master_cfg[0]=0
buser_enable@master_cfg[0]=0
aruser_enable@master_cfg[0]=0
ruser_enable@master_cfg[0]=0
wdata_optimistic_flow_control_enable@master_cfg[0]=0
memory_update_for_read_xact_enable@master_cfg[0]=1
use_separate_rd_wr_chan_id_width@master_cfg[0]=0
id_width@master_cfg[0]=8
read_chan_id_width@master_cfg[0]=8
write_chan_id_width@master_cfg[0]=8
barrier_id_overlap@master_cfg[0]=1
barrier_id_min@master_cfg[0]=15
barrier_id_max@master_cfg[0]=255
dvm_id_overlap@master_cfg[0]=1
dvm_id_min@master_cfg[0]=15
dvm_id_max@master_cfg[0]=255
source_master_id_xmit_to_slaves@master_cfg[0]=8'h0
writeevict_enable@master_cfg[0]=0
awunique_enable@master_cfg[0]=0
num_outstanding_xact@master_cfg[0]=4
num_read_outstanding_xact@master_cfg[0]=4
num_write_outstanding_xact@master_cfg[0]=4
num_outstanding_snoop_xact@master_cfg[0]=4
enable_delayed_response_port@master_cfg[0]=0
exclusive_access_enable@master_cfg[0]=0
locked_access_enable@master_cfg[0]=0
barrier_enable@master_cfg[0]=0
dvm_enable@master_cfg[0]=0
speculative_read_enable@master_cfg[0]=0
snoop_filter_enable@master_cfg[0]=0
cache_line_state_change_type@master_cfg[0]=RECOMMENDED_CACHE_LINE_STATE_CHANGE
max_num_exclusive_access@master_cfg[0]=4
write_data_interleave_depth@master_cfg[0]=1
atomicity_size@master_cfg[0]=-1
serial_read_write_access@master_cfg[0]=0
display_xact_phase_messages@master_cfg[0]=0
protocol_checks_enable@master_cfg[0]=1
toggle_coverage_enable@master_cfg[0]=0
state_coverage_enable@master_cfg[0]=0
transaction_coverage_enable@master_cfg[0]=0
protocol_checks_coverage_enable@master_cfg[0]=0
trans_cross_axi_awburst_awlen_awaddr_enable@master_cfg[0]=1
trans_cross_axi_awburst_awlen_bresp_enable@master_cfg[0]=1
trans_cross_axi_awburst_awlen_awprot_enable@master_cfg[0]=1
trans_cross_axi_arburst_arlen_araddr_enable@master_cfg[0]=1
trans_cross_axi_arburst_arlen_rresp_enable@master_cfg[0]=1
trans_cross_axi_atomictype_rresp_enable@master_cfg[0]=1
trans_cross_axi_atomictype_bresp_enable@master_cfg[0]=1
trans_cross_axi_arburst_arlen_arprot_enable@master_cfg[0]=1
trans_cross_axi_awburst_awlen_awaddr_awsize_enable@master_cfg[0]=1
trans_cross_axi_awburst_awlen_awsize_enable@master_cfg[0]=1
trans_cross_axi_awburst_awlen_enable@master_cfg[0]=1
trans_cross_axi_awburst_awlen_awlock_enable@master_cfg[0]=1
trans_cross_axi_awburst_awlen_awcache_enable@master_cfg[0]=1
trans_cross_axi_arburst_arlen_araddr_arsize_enable@master_cfg[0]=1
trans_cross_axi_arburst_arlen_arsize_enable@master_cfg[0]=1
trans_cross_axi_arburst_arlen_arlock_enable@master_cfg[0]=1
trans_cross_axi_arburst_arlen_enable@master_cfg[0]=1
trans_cross_axi_arburst_arlen_arcache_enable@master_cfg[0]=1
trans_cross_axi_awburst_awqos_enable@master_cfg[0]=1
trans_cross_axi_arburst_arqos_enable@master_cfg[0]=1
trans_cross_ace_awsnoop_awburst_enable@master_cfg[0]=1
trans_cross_ace_awsnoop_awlen_enable@master_cfg[0]=1
trans_cross_ace_awsnoop_awsize_enable@master_cfg[0]=1
trans_cross_ace_awsnoop_awaddr_enable@master_cfg[0]=1
trans_cross_ace_awsnoop_awcache_enable@master_cfg[0]=1
trans_cross_ace_awsnoop_bresp_enable@master_cfg[0]=1
trans_cross_ace_awsnoop_awdomain_bresp_enable@master_cfg[0]=1
trans_cross_ace_awsnoop_awdomain_enable@master_cfg[0]=1
trans_cross_ace_awsnoop_awbar_enable@master_cfg[0]=1
trans_cross_ace_awdomain_awbarrier_memory_sync_enable@master_cfg[0]=1
trans_cross_ace_awdomain_awbarrier_respect_ignore_enable@master_cfg[0]=1
trans_cross_ace_ardomain_arbarrier_memory_sync_enable@master_cfg[0]=1
trans_cross_ace_ardomain_arbarrier_respect_ignore_enable@master_cfg[0]=1
trans_cross_ace_arsnoop_arburst_enable@master_cfg[0]=1
trans_cross_ace_arsnoop_arlen_enable@master_cfg[0]=1
trans_cross_ace_arsnoop_arsize_enable@master_cfg[0]=1
trans_cross_ace_arsnoop_araddr_enable@master_cfg[0]=1
trans_cross_ace_arsnoop_arcache_enable@master_cfg[0]=1
trans_cross_ace_arsnoop_coh_rresp_enable@master_cfg[0]=1
trans_cross_ace_arsnoop_ardomain_enable@master_cfg[0]=1
trans_cross_ace_arsnoop_arbar_enable@master_cfg[0]=1
trans_cross_ace_ardvmmessage_ardvmresp_enable@master_cfg[0]=1
trans_cross_ace_acsnoop_acaddr_enable@master_cfg[0]=1
trans_cross_ace_acsnoop_acprot_enable@master_cfg[0]=1
trans_cross_ace_acsnoop_crresp_enable@master_cfg[0]=1
trans_cross_ace_acdvmmessage_acdvmresp_enable@master_cfg[0]=1
trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable@master_cfg[0]=1
trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable@master_cfg[0]=1
trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable@master_cfg[0]=1
trans_meta_axi_read_enable@master_cfg[0]=1
trans_meta_axi_write_enable@master_cfg[0]=1
trans_cross_axi_ooo_read_response_depth_enable@master_cfg[0]=1
trans_cross_axi_ooo_write_response_depth_enable@master_cfg[0]=1
trans_cross_stream_xact_type_tid_tdest_enable@master_cfg[0]=1
trans_cross_axi_outstanding_xact_enable@master_cfg[0]=1
trans_ace_barrier_outstanding_xact_enable@master_cfg[0]=1
trans_ace_barrier_pair_sequence_enable@master_cfg[0]=1
trans_non_barrier_xact_after_256_outstanding_barrier_xact_enable@master_cfg[0]=1
trans_axi_back_to_back_read_burst_sequence_enable@master_cfg[0]=1
trans_axi_back_to_back_write_burst_sequence_enable@master_cfg[0]=1
trans_axi_write_read_same_id_completed_out_of_order_enable@master_cfg[0]=1
trans_axi_write_read_diff_id_completed_out_of_order_enable@master_cfg[0]=1
trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable@master_cfg[0]=1
trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable@master_cfg[0]=1
trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable@master_cfg[0]=1
trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable@master_cfg[0]=1
trans_cross_ace_dvm_firstpart_addr_range_cov_enable@master_cfg[0]=1
trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable@master_cfg[0]=1
trans_axi_four_state_rd_wr_burst_sequence_cov_enable@master_cfg[0]=1
trans_cross_axi_fixed_burst_wstrb_cov_enable@master_cfg[0]=1
trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_cov_enable@master_cfg[0]=1
trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_cov_enable@master_cfg[0]=1
trans_axi_wstrb_to_signal_unaligned_start_address_cov_enable@master_cfg[0]=1
trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit_enable@master_cfg[0]=1
trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit_enable@master_cfg[0]=1
trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit_enable@master_cfg[0]=1
trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit_enable@master_cfg[0]=1
trans_cross_axi_atomictype_exclusive_arcache_enable@master_cfg[0]=1
trans_cross_axi_atomictype_exclusive_awcache_enable@master_cfg[0]=1
trans_cross_ace_writeunique_awdomain_awprot_enable@master_cfg[0]=1
trans_cross_ace_readonce_ardomain_arprot_enable@master_cfg[0]=1
trans_cross_ace_awprot_awbarrier_memory_sync_enable@master_cfg[0]=1
trans_cross_ace_arprot_arbarrier_memory_sync_enable@master_cfg[0]=1
trans_cross_axi_write_strobes_enable@master_cfg[0]=1
trans_cross_axi_write_interleaving_depth_enable@master_cfg[0]=1
trans_cross_axi_read_interleaving_depth_enable@master_cfg[0]=1
trans_cross_axi_write_narrow_transfer_awlen_awaddr_enable@master_cfg[0]=1
trans_cross_axi_read_narrow_transfer_arlen_araddr_enable@master_cfg[0]=1
trans_cross_axi_write_unaligned_transfer_enable@master_cfg[0]=1
trans_cross_axi_read_unaligned_transfer_enable@master_cfg[0]=1
trans_axi_snoop_enable@master_cfg[0]=1
trans_outstanding_read_with_same_id_to_different_slaves_enable@master_cfg[0]=1
trans_outstanding_write_with_same_id_to_different_slaves_enable@master_cfg[0]=1
trans_ar_aw_stalled_for_ac_channel_enable@master_cfg[0]=1
trans_xact_domain_after_nonshareable_barrier_enable@master_cfg[0]=1
trans_xact_domain_after_innershareable_barrier_enable@master_cfg[0]=1
trans_xact_domain_after_outershareable_barrier_enable@master_cfg[0]=1
trans_xact_domain_after_systemshareable_barrier_enable@master_cfg[0]=1
trans_xact_ordering_after_barrier_enable@master_cfg[0]=1
enable_xml_gen@master_cfg[0]=0
tdata_width@master_cfg[0]=128
tid_width@master_cfg[0]=8
tdest_width@master_cfg[0]=4
tuser_width@master_cfg[0]=8
default_awready@master_cfg[0]=1
default_wready@master_cfg[0]=1
default_arready@master_cfg[0]=1
default_rready@master_cfg[0]=1
default_bready@master_cfg[0]=1
default_acready@master_cfg[0]=1
default_tready@master_cfg[0]=0
write_addr_chan_idle_val@master_cfg[0]=INACTIVE_CHAN_PREV_VAL
write_data_chan_idle_val@master_cfg[0]=INACTIVE_CHAN_PREV_VAL
read_addr_chan_idle_val@master_cfg[0]=INACTIVE_CHAN_PREV_VAL
read_data_chan_idle_val@master_cfg[0]=INACTIVE_CHAN_PREV_VAL
write_resp_chan_idle_val@master_cfg[0]=INACTIVE_CHAN_PREV_VAL
read_data_reordering_depth@master_cfg[0]=1
write_resp_reordering_depth@master_cfg[0]=1
read_data_interleave_size@master_cfg[0]=0
reordering_window@master_cfg[0]=MOVING
reordering_algorithm@master_cfg[0]=ROUND_ROBIN
write_resp_wait_for_addr_accept@master_cfg[0]=1
num_fifo_mem@master_cfg[0]=0
enable_domain_based_addr_gen@master_cfg[0]=0
update_cache_for_prot_type@master_cfg[0]=0
update_cache_for_memory_attributes@master_cfg[0]=0
update_cache_for_non_coherent_xacts@master_cfg[0]=0
perf_recording_interval@master_cfg[0]=0
perf_max_write_xact_latency@master_cfg[0]=-1
perf_min_write_xact_latency@master_cfg[0]=-1
perf_avg_max_write_xact_latency@master_cfg[0]=-1
perf_avg_min_write_xact_latency@master_cfg[0]=-1
perf_max_read_xact_latency@master_cfg[0]=-1
perf_min_read_xact_latency@master_cfg[0]=-1
perf_avg_max_read_xact_latency@master_cfg[0]=-1
perf_avg_min_read_xact_latency@master_cfg[0]=-1
perf_max_read_throughput@master_cfg[0]=-1
perf_min_read_throughput@master_cfg[0]=-1
perf_max_write_throughput@master_cfg[0]=-1
perf_min_write_throughput@master_cfg[0]=-1
//=========================================================
//Setting for @Class_Name:slave_cfg[0]/svt_axi_port_configuration
//=========================================================
port_id@slave_cfg[0]=2
is_active@slave_cfg[0]=1
axi_interface_type@slave_cfg[0]=AXI3
axi_interface_category@slave_cfg[0]=AXI_READ_WRITE
axi_port_kind@slave_cfg[0]=AXI_SLAVE
is_ic_port@slave_cfg[0]=0
connect_to_axi_system_monitor@slave_cfg[0]=1
use_tlm_generic_payload@slave_cfg[0]=0
use_pv_socket@slave_cfg[0]=0
xact_inactivity_timeout@slave_cfg[0]=0
addr_width@slave_cfg[0]=64
addr_user_width@slave_cfg[0]=4
data_width@slave_cfg[0]=1024
data_user_width@slave_cfg[0]=4
resp_user_width@slave_cfg[0]=4
cache_line_size@slave_cfg[0]=2048
num_cache_lines@slave_cfg[0]=1024
snoop_data_width@slave_cfg[0]=1024
wysiwyg_enable@slave_cfg[0]=0
ignore_wstrb_check_for_wysiwyg_format@slave_cfg[0]=0
awuser_enable@slave_cfg[0]=0
wuser_enable@slave_cfg[0]=0
buser_enable@slave_cfg[0]=0
aruser_enable@slave_cfg[0]=0
ruser_enable@slave_cfg[0]=0
wdata_optimistic_flow_control_enable@slave_cfg[0]=0
memory_update_for_read_xact_enable@slave_cfg[0]=1
use_separate_rd_wr_chan_id_width@slave_cfg[0]=0
id_width@slave_cfg[0]=8
read_chan_id_width@slave_cfg[0]=8
write_chan_id_width@slave_cfg[0]=8
barrier_id_overlap@slave_cfg[0]=1
barrier_id_min@slave_cfg[0]=15
barrier_id_max@slave_cfg[0]=255
dvm_id_overlap@slave_cfg[0]=1
dvm_id_min@slave_cfg[0]=15
dvm_id_max@slave_cfg[0]=255
source_master_id_xmit_to_slaves@slave_cfg[0]=8'h0
writeevict_enable@slave_cfg[0]=0
awunique_enable@slave_cfg[0]=0
num_outstanding_xact@slave_cfg[0]=4
num_read_outstanding_xact@slave_cfg[0]=4
num_write_outstanding_xact@slave_cfg[0]=4
num_outstanding_snoop_xact@slave_cfg[0]=4
enable_delayed_response_port@slave_cfg[0]=0
exclusive_access_enable@slave_cfg[0]=0
locked_access_enable@slave_cfg[0]=0
barrier_enable@slave_cfg[0]=0
dvm_enable@slave_cfg[0]=0
speculative_read_enable@slave_cfg[0]=0
snoop_filter_enable@slave_cfg[0]=0
cache_line_state_change_type@slave_cfg[0]=RECOMMENDED_CACHE_LINE_STATE_CHANGE
max_num_exclusive_access@slave_cfg[0]=4
write_data_interleave_depth@slave_cfg[0]=1
atomicity_size@slave_cfg[0]=-1
serial_read_write_access@slave_cfg[0]=0
display_xact_phase_messages@slave_cfg[0]=0
protocol_checks_enable@slave_cfg[0]=1
toggle_coverage_enable@slave_cfg[0]=0
state_coverage_enable@slave_cfg[0]=0
transaction_coverage_enable@slave_cfg[0]=0
protocol_checks_coverage_enable@slave_cfg[0]=0
trans_cross_axi_awburst_awlen_awaddr_enable@slave_cfg[0]=1
trans_cross_axi_awburst_awlen_bresp_enable@slave_cfg[0]=1
trans_cross_axi_awburst_awlen_awprot_enable@slave_cfg[0]=1
trans_cross_axi_arburst_arlen_araddr_enable@slave_cfg[0]=1
trans_cross_axi_arburst_arlen_rresp_enable@slave_cfg[0]=1
trans_cross_axi_atomictype_rresp_enable@slave_cfg[0]=1
trans_cross_axi_atomictype_bresp_enable@slave_cfg[0]=1
trans_cross_axi_arburst_arlen_arprot_enable@slave_cfg[0]=1
trans_cross_axi_awburst_awlen_awaddr_awsize_enable@slave_cfg[0]=1
trans_cross_axi_awburst_awlen_awsize_enable@slave_cfg[0]=1
trans_cross_axi_awburst_awlen_enable@slave_cfg[0]=1
trans_cross_axi_awburst_awlen_awlock_enable@slave_cfg[0]=1
trans_cross_axi_awburst_awlen_awcache_enable@slave_cfg[0]=1
trans_cross_axi_arburst_arlen_araddr_arsize_enable@slave_cfg[0]=1
trans_cross_axi_arburst_arlen_arsize_enable@slave_cfg[0]=1
trans_cross_axi_arburst_arlen_arlock_enable@slave_cfg[0]=1
trans_cross_axi_arburst_arlen_enable@slave_cfg[0]=1
trans_cross_axi_arburst_arlen_arcache_enable@slave_cfg[0]=1
trans_cross_axi_awburst_awqos_enable@slave_cfg[0]=1
trans_cross_axi_arburst_arqos_enable@slave_cfg[0]=1
trans_cross_ace_awsnoop_awburst_enable@slave_cfg[0]=1
trans_cross_ace_awsnoop_awlen_enable@slave_cfg[0]=1
trans_cross_ace_awsnoop_awsize_enable@slave_cfg[0]=1
trans_cross_ace_awsnoop_awaddr_enable@slave_cfg[0]=1
trans_cross_ace_awsnoop_awcache_enable@slave_cfg[0]=1
trans_cross_ace_awsnoop_bresp_enable@slave_cfg[0]=1
trans_cross_ace_awsnoop_awdomain_bresp_enable@slave_cfg[0]=1
trans_cross_ace_awsnoop_awdomain_enable@slave_cfg[0]=1
trans_cross_ace_awsnoop_awbar_enable@slave_cfg[0]=1
trans_cross_ace_awdomain_awbarrier_memory_sync_enable@slave_cfg[0]=1
trans_cross_ace_awdomain_awbarrier_respect_ignore_enable@slave_cfg[0]=1
trans_cross_ace_ardomain_arbarrier_memory_sync_enable@slave_cfg[0]=1
trans_cross_ace_ardomain_arbarrier_respect_ignore_enable@slave_cfg[0]=1
trans_cross_ace_arsnoop_arburst_enable@slave_cfg[0]=1
trans_cross_ace_arsnoop_arlen_enable@slave_cfg[0]=1
trans_cross_ace_arsnoop_arsize_enable@slave_cfg[0]=1
trans_cross_ace_arsnoop_araddr_enable@slave_cfg[0]=1
trans_cross_ace_arsnoop_arcache_enable@slave_cfg[0]=1
trans_cross_ace_arsnoop_coh_rresp_enable@slave_cfg[0]=1
trans_cross_ace_arsnoop_ardomain_enable@slave_cfg[0]=1
trans_cross_ace_arsnoop_arbar_enable@slave_cfg[0]=1
trans_cross_ace_ardvmmessage_ardvmresp_enable@slave_cfg[0]=1
trans_cross_ace_acsnoop_acaddr_enable@slave_cfg[0]=1
trans_cross_ace_acsnoop_acprot_enable@slave_cfg[0]=1
trans_cross_ace_acsnoop_crresp_enable@slave_cfg[0]=1
trans_cross_ace_acdvmmessage_acdvmresp_enable@slave_cfg[0]=1
trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable@slave_cfg[0]=1
trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable@slave_cfg[0]=1
trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable@slave_cfg[0]=1
trans_meta_axi_read_enable@slave_cfg[0]=1
trans_meta_axi_write_enable@slave_cfg[0]=1
trans_cross_axi_ooo_read_response_depth_enable@slave_cfg[0]=1
trans_cross_axi_ooo_write_response_depth_enable@slave_cfg[0]=1
trans_cross_stream_xact_type_tid_tdest_enable@slave_cfg[0]=1
trans_cross_axi_outstanding_xact_enable@slave_cfg[0]=1
trans_ace_barrier_outstanding_xact_enable@slave_cfg[0]=1
trans_ace_barrier_pair_sequence_enable@slave_cfg[0]=1
trans_non_barrier_xact_after_256_outstanding_barrier_xact_enable@slave_cfg[0]=1
trans_axi_back_to_back_read_burst_sequence_enable@slave_cfg[0]=1
trans_axi_back_to_back_write_burst_sequence_enable@slave_cfg[0]=1
trans_axi_write_read_same_id_completed_out_of_order_enable@slave_cfg[0]=1
trans_axi_write_read_diff_id_completed_out_of_order_enable@slave_cfg[0]=1
trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable@slave_cfg[0]=1
trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable@slave_cfg[0]=1
trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable@slave_cfg[0]=1
trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable@slave_cfg[0]=1
trans_cross_ace_dvm_firstpart_addr_range_cov_enable@slave_cfg[0]=1
trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable@slave_cfg[0]=1
trans_axi_four_state_rd_wr_burst_sequence_cov_enable@slave_cfg[0]=1
trans_cross_axi_fixed_burst_wstrb_cov_enable@slave_cfg[0]=1
trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_cov_enable@slave_cfg[0]=1
trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_cov_enable@slave_cfg[0]=1
trans_axi_wstrb_to_signal_unaligned_start_address_cov_enable@slave_cfg[0]=1
trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit_enable@slave_cfg[0]=1
trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit_enable@slave_cfg[0]=1
trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit_enable@slave_cfg[0]=1
trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit_enable@slave_cfg[0]=1
trans_cross_axi_atomictype_exclusive_arcache_enable@slave_cfg[0]=1
trans_cross_axi_atomictype_exclusive_awcache_enable@slave_cfg[0]=1
trans_cross_ace_writeunique_awdomain_awprot_enable@slave_cfg[0]=1
trans_cross_ace_readonce_ardomain_arprot_enable@slave_cfg[0]=1
trans_cross_ace_awprot_awbarrier_memory_sync_enable@slave_cfg[0]=1
trans_cross_ace_arprot_arbarrier_memory_sync_enable@slave_cfg[0]=1
trans_cross_axi_write_strobes_enable@slave_cfg[0]=1
trans_cross_axi_write_interleaving_depth_enable@slave_cfg[0]=1
trans_cross_axi_read_interleaving_depth_enable@slave_cfg[0]=1
trans_cross_axi_write_narrow_transfer_awlen_awaddr_enable@slave_cfg[0]=1
trans_cross_axi_read_narrow_transfer_arlen_araddr_enable@slave_cfg[0]=1
trans_cross_axi_write_unaligned_transfer_enable@slave_cfg[0]=1
trans_cross_axi_read_unaligned_transfer_enable@slave_cfg[0]=1
trans_axi_snoop_enable@slave_cfg[0]=1
trans_outstanding_read_with_same_id_to_different_slaves_enable@slave_cfg[0]=1
trans_outstanding_write_with_same_id_to_different_slaves_enable@slave_cfg[0]=1
trans_ar_aw_stalled_for_ac_channel_enable@slave_cfg[0]=1
trans_xact_domain_after_nonshareable_barrier_enable@slave_cfg[0]=1
trans_xact_domain_after_innershareable_barrier_enable@slave_cfg[0]=1
trans_xact_domain_after_outershareable_barrier_enable@slave_cfg[0]=1
trans_xact_domain_after_systemshareable_barrier_enable@slave_cfg[0]=1
trans_xact_ordering_after_barrier_enable@slave_cfg[0]=1
enable_xml_gen@slave_cfg[0]=0
tdata_width@slave_cfg[0]=128
tid_width@slave_cfg[0]=8
tdest_width@slave_cfg[0]=4
tuser_width@slave_cfg[0]=8
default_awready@slave_cfg[0]=1
default_wready@slave_cfg[0]=1
default_arready@slave_cfg[0]=1
default_rready@slave_cfg[0]=1
default_bready@slave_cfg[0]=1
default_acready@slave_cfg[0]=1
default_tready@slave_cfg[0]=0
write_addr_chan_idle_val@slave_cfg[0]=INACTIVE_CHAN_PREV_VAL
write_data_chan_idle_val@slave_cfg[0]=INACTIVE_CHAN_PREV_VAL
read_addr_chan_idle_val@slave_cfg[0]=INACTIVE_CHAN_PREV_VAL
read_data_chan_idle_val@slave_cfg[0]=INACTIVE_CHAN_PREV_VAL
write_resp_chan_idle_val@slave_cfg[0]=INACTIVE_CHAN_PREV_VAL
read_data_reordering_depth@slave_cfg[0]=1
write_resp_reordering_depth@slave_cfg[0]=1
read_data_interleave_size@slave_cfg[0]=0
reordering_window@slave_cfg[0]=MOVING
reordering_algorithm@slave_cfg[0]=ROUND_ROBIN
write_resp_wait_for_addr_accept@slave_cfg[0]=1
num_fifo_mem@slave_cfg[0]=0
enable_domain_based_addr_gen@slave_cfg[0]=0
update_cache_for_prot_type@slave_cfg[0]=0
update_cache_for_memory_attributes@slave_cfg[0]=0
update_cache_for_non_coherent_xacts@slave_cfg[0]=0
perf_recording_interval@slave_cfg[0]=0
perf_max_write_xact_latency@slave_cfg[0]=-1
perf_min_write_xact_latency@slave_cfg[0]=-1
perf_avg_max_write_xact_latency@slave_cfg[0]=-1
perf_avg_min_write_xact_latency@slave_cfg[0]=-1
perf_max_read_xact_latency@slave_cfg[0]=-1
perf_min_read_xact_latency@slave_cfg[0]=-1
perf_avg_max_read_xact_latency@slave_cfg[0]=-1
perf_avg_min_read_xact_latency@slave_cfg[0]=-1
perf_max_read_throughput@slave_cfg[0]=-1
perf_min_read_throughput@slave_cfg[0]=-1
perf_max_write_throughput@slave_cfg[0]=-1
perf_min_write_throughput@slave_cfg[0]=-1
//=========================================================
// End of configuration file:axi_config.cfg
//=========================================================
