module module_0;
  logic [id_1 : id_1] id_2 = id_2 ? id_1 : id_1;
endmodule
module module_1 (
    output id_1,
    input logic id_2,
    output [id_1 : 1] id_3
);
  logic id_4;
endmodule
