<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64RegisterInfo.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64RegisterInfo.cpp.html'>AArch64RegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64RegisterInfo.cpp - AArch64 Register Information -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the AArch64 implementation of the TargetRegisterInfo</i></td></tr>
<tr><th id="10">10</th><td><i>// class.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64RegisterInfo.h.html">"AArch64RegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64FrameLowering.h.html">"AArch64FrameLowering.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64MachineFunctionInfo.h.html">"AArch64MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/DebugInfoMetadata.h.html">"llvm/IR/DebugInfoMetadata.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/IR/DiagnosticInfo.h.html">"llvm/IR/DiagnosticInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html">"AArch64GenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm19AArch64RegisterInfoC1ERKNS_6TripleE" title='llvm::AArch64RegisterInfo::AArch64RegisterInfo' data-ref="_ZN4llvm19AArch64RegisterInfoC1ERKNS_6TripleE" data-ref-filename="_ZN4llvm19AArch64RegisterInfoC1ERKNS_6TripleE">AArch64RegisterInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;<dfn class="local col1 decl" id="1TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1TT" data-ref-filename="1TT">TT</dfn>)</td></tr>
<tr><th id="39">39</th><td>    : <a class="type" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64GenRegisterInfo" title='llvm::AArch64GenRegisterInfo' data-ref="llvm::AArch64GenRegisterInfo" data-ref-filename="llvm..AArch64GenRegisterInfo">AArch64GenRegisterInfo</a><a class="ref fn" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#_ZN4llvm22AArch64GenRegisterInfoC1Ejjjjj" title='llvm::AArch64GenRegisterInfo::AArch64GenRegisterInfo' data-ref="_ZN4llvm22AArch64GenRegisterInfoC1Ejjjjj" data-ref-filename="_ZN4llvm22AArch64GenRegisterInfoC1Ejjjjj">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::LR" title='llvm::AArch64::LR' data-ref="llvm::AArch64::LR" data-ref-filename="llvm..AArch64..LR">LR</a>), <a class="member field" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo::TT" title='llvm::AArch64RegisterInfo::TT' data-ref="llvm::AArch64RegisterInfo::TT" data-ref-filename="llvm..AArch64RegisterInfo..TT">TT</a>(<a class="local col1 ref" href="#1TT" title='TT' data-ref="1TT" data-ref-filename="1TT">TT</a>) {</td></tr>
<tr><th id="40">40</th><td>  <span class="namespace">AArch64_MC::</span><a class="ref fn" href="MCTargetDesc/AArch64MCTargetDesc.h.html#_ZN4llvm10AArch64_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE" title='llvm::AArch64_MC::initLLVMToCVRegMapping' data-ref="_ZN4llvm10AArch64_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm10AArch64_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE">initLLVMToCVRegMapping</a>(<b>this</b>);</td></tr>
<tr><th id="41">41</th><td>}</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i class="doc">/// Return whether the register needs a CFI entry. Not all unwinders may know</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">/// about SVE registers, so we assume the lowest common denominator, i.e. the</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">/// callee-saves required by the base ABI. For the SVE registers z8-z15 only the</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">/// lower 64-bits (d8-d15) need to be saved. The lower 64-bits subreg is</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">/// returned in<span class="command"> \p</span> <span class="arg">RegToUseForCFI.</span></i></td></tr>
<tr><th id="48">48</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo11regNeedsCFIEjRj" title='llvm::AArch64RegisterInfo::regNeedsCFI' data-ref="_ZNK4llvm19AArch64RegisterInfo11regNeedsCFIEjRj" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo11regNeedsCFIEjRj">regNeedsCFI</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2Reg" title='Reg' data-type='unsigned int' data-ref="2Reg" data-ref-filename="2Reg">Reg</dfn>,</td></tr>
<tr><th id="49">49</th><td>                                      <em>unsigned</em> &amp;<dfn class="local col3 decl" id="3RegToUseForCFI" title='RegToUseForCFI' data-type='unsigned int &amp;' data-ref="3RegToUseForCFI" data-ref-filename="3RegToUseForCFI">RegToUseForCFI</dfn>) <em>const</em> {</td></tr>
<tr><th id="50">50</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::PPRRegClass" title='llvm::AArch64::PPRRegClass' data-ref="llvm::AArch64::PPRRegClass" data-ref-filename="llvm..AArch64..PPRRegClass">PPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a>))</td></tr>
<tr><th id="51">51</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::ZPRRegClass" title='llvm::AArch64::ZPRRegClass' data-ref="llvm::AArch64::ZPRRegClass" data-ref-filename="llvm..AArch64..ZPRRegClass">ZPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a>)) {</td></tr>
<tr><th id="54">54</th><td>    <a class="local col3 ref" href="#3RegToUseForCFI" title='RegToUseForCFI' data-ref="3RegToUseForCFI" data-ref-filename="3RegToUseForCFI">RegToUseForCFI</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::dsub" title='llvm::AArch64::dsub' data-ref="llvm::AArch64::dsub" data-ref-filename="llvm..AArch64..dsub">dsub</a>);</td></tr>
<tr><th id="55">55</th><td>    <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="4I" title='I' data-type='int' data-ref="4I" data-ref-filename="4I">I</dfn> = <var>0</var>; <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAPCS_SaveList" title='llvm::CSR_AArch64_AAPCS_SaveList' data-ref="llvm::CSR_AArch64_AAPCS_SaveList" data-ref-filename="llvm..CSR_AArch64_AAPCS_SaveList">CSR_AArch64_AAPCS_SaveList</a>[<a class="local col4 ref" href="#4I" title='I' data-ref="4I" data-ref-filename="4I">I</a>]; ++<a class="local col4 ref" href="#4I" title='I' data-ref="4I" data-ref-filename="4I">I</a>) {</td></tr>
<tr><th id="56">56</th><td>      <b>if</b> (<a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAPCS_SaveList" title='llvm::CSR_AArch64_AAPCS_SaveList' data-ref="llvm::CSR_AArch64_AAPCS_SaveList" data-ref-filename="llvm..CSR_AArch64_AAPCS_SaveList">CSR_AArch64_AAPCS_SaveList</a>[<a class="local col4 ref" href="#4I" title='I' data-ref="4I" data-ref-filename="4I">I</a>] == <a class="local col3 ref" href="#3RegToUseForCFI" title='RegToUseForCFI' data-ref="3RegToUseForCFI" data-ref-filename="3RegToUseForCFI">RegToUseForCFI</a>)</td></tr>
<tr><th id="57">57</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="58">58</th><td>    }</td></tr>
<tr><th id="59">59</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="60">60</th><td>  }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <a class="local col3 ref" href="#3RegToUseForCFI" title='RegToUseForCFI' data-ref="3RegToUseForCFI" data-ref-filename="3RegToUseForCFI">RegToUseForCFI</a> = <a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg" data-ref-filename="2Reg">Reg</a>;</td></tr>
<tr><th id="63">63</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="64">64</th><td>}</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm19AArch64RegisterInfo18hasSVEArgsOrReturnEPKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::hasSVEArgsOrReturn' data-ref="_ZN4llvm19AArch64RegisterInfo18hasSVEArgsOrReturnEPKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm19AArch64RegisterInfo18hasSVEArgsOrReturnEPKNS_15MachineFunctionE">hasSVEArgsOrReturn</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="5MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="5MF" data-ref-filename="5MF">MF</dfn>) {</td></tr>
<tr><th id="67">67</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col6 decl" id="6F" title='F' data-type='const llvm::Function &amp;' data-ref="6F" data-ref-filename="6F">F</dfn> = <a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF" data-ref-filename="5MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="68">68</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::ScalableVectorType" title='llvm::ScalableVectorType' data-ref="llvm::ScalableVectorType" data-ref-filename="llvm..ScalableVectorType">ScalableVectorType</a>&gt;(<a class="local col6 ref" href="#6F" title='F' data-ref="6F" data-ref-filename="6F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getReturnTypeEv" title='llvm::Function::getReturnType' data-ref="_ZNK4llvm8Function13getReturnTypeEv" data-ref-filename="_ZNK4llvm8Function13getReturnTypeEv">getReturnType</a>()) ||</td></tr>
<tr><th id="69">69</th><td>         <a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col6 ref" href="#6F" title='F' data-ref="6F" data-ref-filename="6F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv" data-ref-filename="_ZNK4llvm8Function4argsEv">args</a>(), [](<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument" data-ref-filename="llvm..Argument">Argument</a> &amp;<dfn class="local col7 decl" id="7Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="7Arg" data-ref-filename="7Arg">Arg</dfn>) {</td></tr>
<tr><th id="70">70</th><td>           <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::ScalableVectorType" title='llvm::ScalableVectorType' data-ref="llvm::ScalableVectorType" data-ref-filename="llvm..ScalableVectorType">ScalableVectorType</a>&gt;(<a class="local col7 ref" href="#7Arg" title='Arg' data-ref="7Arg" data-ref-filename="7Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="71">71</th><td>         });</td></tr>
<tr><th id="72">72</th><td>}</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="75">75</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19AArch64RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="8MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="8MF" data-ref-filename="8MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="76">76</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF &amp;&amp; <q>"Invalid MachineFunction pointer."</q>);</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <b>if</b> (<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC" data-ref-filename="llvm..CallingConv..GHC">GHC</a>)</td></tr>
<tr><th id="79">79</th><td>    <i>// GHC set of callee saved regs is empty as all those regs are</i></td></tr>
<tr><th id="80">80</th><td><i>    // used for passing STG regs around</i></td></tr>
<tr><th id="81">81</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_NoRegs_SaveList" title='llvm::CSR_AArch64_NoRegs_SaveList' data-ref="llvm::CSR_AArch64_NoRegs_SaveList" data-ref-filename="llvm..CSR_AArch64_NoRegs_SaveList">CSR_AArch64_NoRegs_SaveList</a>;</td></tr>
<tr><th id="82">82</th><td>  <b>if</b> (<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AnyReg" title='llvm::CallingConv::AnyReg' data-ref="llvm::CallingConv::AnyReg" data-ref-filename="llvm..CallingConv..AnyReg">AnyReg</a>)</td></tr>
<tr><th id="83">83</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AllRegs_SaveList" title='llvm::CSR_AArch64_AllRegs_SaveList' data-ref="llvm::CSR_AArch64_AllRegs_SaveList" data-ref-filename="llvm..CSR_AArch64_AllRegs_SaveList">CSR_AArch64_AllRegs_SaveList</a>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i>// Darwin has its own CSR_AArch64_AAPCS_SaveList, which means most CSR save</i></td></tr>
<tr><th id="86">86</th><td><i>  // lists depending on that will need to have their Darwin variant as well.</i></td></tr>
<tr><th id="87">87</th><td>  <b>if</b> (<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" title='llvm::AArch64Subtarget::isTargetDarwin' data-ref="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv">isTargetDarwin</a>())</td></tr>
<tr><th id="88">88</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AArch64RegisterInfo24getDarwinCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getDarwinCalleeSavedRegs' data-ref="_ZNK4llvm19AArch64RegisterInfo24getDarwinCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo24getDarwinCalleeSavedRegsEPKNS_15MachineFunctionE">getDarwinCalleeSavedRegs</a>(<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CFGuard_Check" title='llvm::CallingConv::CFGuard_Check' data-ref="llvm::CallingConv::CFGuard_Check" data-ref-filename="llvm..CallingConv..CFGuard_Check">CFGuard_Check</a>)</td></tr>
<tr><th id="91">91</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Win_AArch64_CFGuard_Check_SaveList" title='llvm::CSR_Win_AArch64_CFGuard_Check_SaveList' data-ref="llvm::CSR_Win_AArch64_CFGuard_Check_SaveList" data-ref-filename="llvm..CSR_Win_AArch64_CFGuard_Check_SaveList">CSR_Win_AArch64_CFGuard_Check_SaveList</a>;</td></tr>
<tr><th id="92">92</th><td>  <b>if</b> (<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15isTargetWindowsEv" title='llvm::AArch64Subtarget::isTargetWindows' data-ref="_ZNK4llvm16AArch64Subtarget15isTargetWindowsEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15isTargetWindowsEv">isTargetWindows</a>())</td></tr>
<tr><th id="93">93</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Win_AArch64_AAPCS_SaveList" title='llvm::CSR_Win_AArch64_AAPCS_SaveList' data-ref="llvm::CSR_Win_AArch64_AAPCS_SaveList" data-ref-filename="llvm..CSR_Win_AArch64_AAPCS_SaveList">CSR_Win_AArch64_AAPCS_SaveList</a>;</td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AArch64_VectorCall" title='llvm::CallingConv::AArch64_VectorCall' data-ref="llvm::CallingConv::AArch64_VectorCall" data-ref-filename="llvm..CallingConv..AArch64_VectorCall">AArch64_VectorCall</a>)</td></tr>
<tr><th id="95">95</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAVPCS_SaveList" title='llvm::CSR_AArch64_AAVPCS_SaveList' data-ref="llvm::CSR_AArch64_AAVPCS_SaveList" data-ref-filename="llvm..CSR_AArch64_AAVPCS_SaveList">CSR_AArch64_AAVPCS_SaveList</a>;</td></tr>
<tr><th id="96">96</th><td>  <b>if</b> (<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AArch64_SVE_VectorCall" title='llvm::CallingConv::AArch64_SVE_VectorCall' data-ref="llvm::CallingConv::AArch64_SVE_VectorCall" data-ref-filename="llvm..CallingConv..AArch64_SVE_VectorCall">AArch64_SVE_VectorCall</a>)</td></tr>
<tr><th id="97">97</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_SVE_AAPCS_SaveList" title='llvm::CSR_AArch64_SVE_AAPCS_SaveList' data-ref="llvm::CSR_AArch64_SVE_AAPCS_SaveList" data-ref-filename="llvm..CSR_AArch64_SVE_AAPCS_SaveList">CSR_AArch64_SVE_AAPCS_SaveList</a>;</td></tr>
<tr><th id="98">98</th><td>  <b>if</b> (<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" title='llvm::AArch64Subtarget::getTargetLowering' data-ref="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv">getTargetLowering</a>()</td></tr>
<tr><th id="99">99</th><td>          -&gt;<a class="virtual ref fn" href="AArch64ISelLowering.h.html#_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv" title='llvm::AArch64TargetLowering::supportSwiftError' data-ref="_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv">supportSwiftError</a>() &amp;&amp;</td></tr>
<tr><th id="100">100</th><td>      <a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv" data-ref-filename="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>().<a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" title='llvm::AttributeList::hasAttrSomewhere' data-ref="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" data-ref-filename="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj">hasAttrSomewhere</a>(</td></tr>
<tr><th id="101">101</th><td>          <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#68" title='llvm::Attribute::SwiftError' data-ref="llvm::Attribute::SwiftError" data-ref-filename="llvm..Attribute..SwiftError">SwiftError</a>))</td></tr>
<tr><th id="102">102</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAPCS_SwiftError_SaveList" title='llvm::CSR_AArch64_AAPCS_SwiftError_SaveList' data-ref="llvm::CSR_AArch64_AAPCS_SwiftError_SaveList" data-ref-filename="llvm..CSR_AArch64_AAPCS_SwiftError_SaveList">CSR_AArch64_AAPCS_SwiftError_SaveList</a>;</td></tr>
<tr><th id="103">103</th><td>  <b>if</b> (<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::PreserveMost" title='llvm::CallingConv::PreserveMost' data-ref="llvm::CallingConv::PreserveMost" data-ref-filename="llvm..CallingConv..PreserveMost">PreserveMost</a>)</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_RT_MostRegs_SaveList" title='llvm::CSR_AArch64_RT_MostRegs_SaveList' data-ref="llvm::CSR_AArch64_RT_MostRegs_SaveList" data-ref-filename="llvm..CSR_AArch64_RT_MostRegs_SaveList">CSR_AArch64_RT_MostRegs_SaveList</a>;</td></tr>
<tr><th id="105">105</th><td>  <b>if</b> (<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Win64" title='llvm::CallingConv::Win64' data-ref="llvm::CallingConv::Win64" data-ref-filename="llvm..CallingConv..Win64">Win64</a>)</td></tr>
<tr><th id="106">106</th><td>    <i>// This is for OSes other than Windows; Windows is a separate case further</i></td></tr>
<tr><th id="107">107</th><td><i>    // above.</i></td></tr>
<tr><th id="108">108</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAPCS_X18_SaveList" title='llvm::CSR_AArch64_AAPCS_X18_SaveList' data-ref="llvm::CSR_AArch64_AAPCS_X18_SaveList" data-ref-filename="llvm..CSR_AArch64_AAPCS_X18_SaveList">CSR_AArch64_AAPCS_X18_SaveList</a>;</td></tr>
<tr><th id="109">109</th><td>  <b>if</b> (<a class="member fn" href="#_ZN4llvm19AArch64RegisterInfo18hasSVEArgsOrReturnEPKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::hasSVEArgsOrReturn' data-ref="_ZN4llvm19AArch64RegisterInfo18hasSVEArgsOrReturnEPKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm19AArch64RegisterInfo18hasSVEArgsOrReturnEPKNS_15MachineFunctionE">hasSVEArgsOrReturn</a>(<a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>))</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_SVE_AAPCS_SaveList" title='llvm::CSR_AArch64_SVE_AAPCS_SaveList' data-ref="llvm::CSR_AArch64_SVE_AAPCS_SaveList" data-ref-filename="llvm..CSR_AArch64_SVE_AAPCS_SaveList">CSR_AArch64_SVE_AAPCS_SaveList</a>;</td></tr>
<tr><th id="111">111</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAPCS_SaveList" title='llvm::CSR_AArch64_AAPCS_SaveList' data-ref="llvm::CSR_AArch64_AAPCS_SaveList" data-ref-filename="llvm..CSR_AArch64_AAPCS_SaveList">CSR_AArch64_AAPCS_SaveList</a>;</td></tr>
<tr><th id="112">112</th><td>}</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="115">115</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo24getDarwinCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getDarwinCalleeSavedRegs' data-ref="_ZNK4llvm19AArch64RegisterInfo24getDarwinCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo24getDarwinCalleeSavedRegsEPKNS_15MachineFunctionE">getDarwinCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="9MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="9MF" data-ref-filename="9MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="116">116</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF &amp;&amp; <q>"Invalid MachineFunction pointer."</q>);</td></tr>
<tr><th id="117">117</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF-&gt;getSubtarget&lt;AArch64Subtarget&gt;().isTargetDarwin() &amp;&amp;</td></tr>
<tr><th id="118">118</th><td>         <q>"Invalid subtarget for getDarwinCalleeSavedRegs"</q>);</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <b>if</b> (<a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CFGuard_Check" title='llvm::CallingConv::CFGuard_Check' data-ref="llvm::CallingConv::CFGuard_Check" data-ref-filename="llvm..CallingConv..CFGuard_Check">CFGuard_Check</a>)</td></tr>
<tr><th id="121">121</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="122">122</th><td>        <q>"Calling convention CFGuard_Check is unsupported on Darwin."</q>);</td></tr>
<tr><th id="123">123</th><td>  <b>if</b> (<a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AArch64_VectorCall" title='llvm::CallingConv::AArch64_VectorCall' data-ref="llvm::CallingConv::AArch64_VectorCall" data-ref-filename="llvm..CallingConv..AArch64_VectorCall">AArch64_VectorCall</a>)</td></tr>
<tr><th id="124">124</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_AAVPCS_SaveList" title='llvm::CSR_Darwin_AArch64_AAVPCS_SaveList' data-ref="llvm::CSR_Darwin_AArch64_AAVPCS_SaveList" data-ref-filename="llvm..CSR_Darwin_AArch64_AAVPCS_SaveList">CSR_Darwin_AArch64_AAVPCS_SaveList</a>;</td></tr>
<tr><th id="125">125</th><td>  <b>if</b> (<a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AArch64_SVE_VectorCall" title='llvm::CallingConv::AArch64_SVE_VectorCall' data-ref="llvm::CallingConv::AArch64_SVE_VectorCall" data-ref-filename="llvm..CallingConv..AArch64_SVE_VectorCall">AArch64_SVE_VectorCall</a>)</td></tr>
<tr><th id="126">126</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="127">127</th><td>        <q>"Calling convention SVE_VectorCall is unsupported on Darwin."</q>);</td></tr>
<tr><th id="128">128</th><td>  <b>if</b> (<a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CXX_FAST_TLS" title='llvm::CallingConv::CXX_FAST_TLS' data-ref="llvm::CallingConv::CXX_FAST_TLS" data-ref-filename="llvm..CallingConv..CXX_FAST_TLS">CXX_FAST_TLS</a>)</td></tr>
<tr><th id="129">129</th><td>    <b>return</b> <a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;()-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo10isSplitCSREv" title='llvm::AArch64FunctionInfo::isSplitCSR' data-ref="_ZNK4llvm19AArch64FunctionInfo10isSplitCSREv" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo10isSplitCSREv">isSplitCSR</a>()</td></tr>
<tr><th id="130">130</th><td>               ? <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_CXX_TLS_PE_SaveList" title='llvm::CSR_Darwin_AArch64_CXX_TLS_PE_SaveList' data-ref="llvm::CSR_Darwin_AArch64_CXX_TLS_PE_SaveList" data-ref-filename="llvm..CSR_Darwin_AArch64_CXX_TLS_PE_SaveList">CSR_Darwin_AArch64_CXX_TLS_PE_SaveList</a></td></tr>
<tr><th id="131">131</th><td>               : <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_CXX_TLS_SaveList" title='llvm::CSR_Darwin_AArch64_CXX_TLS_SaveList' data-ref="llvm::CSR_Darwin_AArch64_CXX_TLS_SaveList" data-ref-filename="llvm..CSR_Darwin_AArch64_CXX_TLS_SaveList">CSR_Darwin_AArch64_CXX_TLS_SaveList</a>;</td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (<a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" title='llvm::AArch64Subtarget::getTargetLowering' data-ref="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv">getTargetLowering</a>()</td></tr>
<tr><th id="133">133</th><td>          -&gt;<a class="virtual ref fn" href="AArch64ISelLowering.h.html#_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv" title='llvm::AArch64TargetLowering::supportSwiftError' data-ref="_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv">supportSwiftError</a>() &amp;&amp;</td></tr>
<tr><th id="134">134</th><td>      <a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv" data-ref-filename="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>().<a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" title='llvm::AttributeList::hasAttrSomewhere' data-ref="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" data-ref-filename="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj">hasAttrSomewhere</a>(</td></tr>
<tr><th id="135">135</th><td>          <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#68" title='llvm::Attribute::SwiftError' data-ref="llvm::Attribute::SwiftError" data-ref-filename="llvm..Attribute..SwiftError">SwiftError</a>))</td></tr>
<tr><th id="136">136</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_AAPCS_SwiftError_SaveList" title='llvm::CSR_Darwin_AArch64_AAPCS_SwiftError_SaveList' data-ref="llvm::CSR_Darwin_AArch64_AAPCS_SwiftError_SaveList" data-ref-filename="llvm..CSR_Darwin_AArch64_AAPCS_SwiftError_SaveList">CSR_Darwin_AArch64_AAPCS_SwiftError_SaveList</a>;</td></tr>
<tr><th id="137">137</th><td>  <b>if</b> (<a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::PreserveMost" title='llvm::CallingConv::PreserveMost' data-ref="llvm::CallingConv::PreserveMost" data-ref-filename="llvm..CallingConv..PreserveMost">PreserveMost</a>)</td></tr>
<tr><th id="138">138</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_RT_MostRegs_SaveList" title='llvm::CSR_Darwin_AArch64_RT_MostRegs_SaveList' data-ref="llvm::CSR_Darwin_AArch64_RT_MostRegs_SaveList" data-ref-filename="llvm..CSR_Darwin_AArch64_RT_MostRegs_SaveList">CSR_Darwin_AArch64_RT_MostRegs_SaveList</a>;</td></tr>
<tr><th id="139">139</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_AAPCS_SaveList" title='llvm::CSR_Darwin_AArch64_AAPCS_SaveList' data-ref="llvm::CSR_Darwin_AArch64_AAPCS_SaveList" data-ref-filename="llvm..CSR_Darwin_AArch64_AAPCS_SaveList">CSR_Darwin_AArch64_AAPCS_SaveList</a>;</td></tr>
<tr><th id="140">140</th><td>}</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm19AArch64RegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</dfn>(</td></tr>
<tr><th id="143">143</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="10MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="10MF" data-ref-filename="10MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="144">144</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF &amp;&amp; <q>"Invalid MachineFunction pointer."</q>);</td></tr>
<tr><th id="145">145</th><td>  <b>if</b> (<a class="local col0 ref" href="#10MF" title='MF' data-ref="10MF" data-ref-filename="10MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CXX_FAST_TLS" title='llvm::CallingConv::CXX_FAST_TLS' data-ref="llvm::CallingConv::CXX_FAST_TLS" data-ref-filename="llvm..CallingConv..CXX_FAST_TLS">CXX_FAST_TLS</a> &amp;&amp;</td></tr>
<tr><th id="146">146</th><td>      <a class="local col0 ref" href="#10MF" title='MF' data-ref="10MF" data-ref-filename="10MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;()-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo10isSplitCSREv" title='llvm::AArch64FunctionInfo::isSplitCSR' data-ref="_ZNK4llvm19AArch64FunctionInfo10isSplitCSREv" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo10isSplitCSREv">isSplitCSR</a>())</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_CXX_TLS_ViaCopy_SaveList" title='llvm::CSR_Darwin_AArch64_CXX_TLS_ViaCopy_SaveList' data-ref="llvm::CSR_Darwin_AArch64_CXX_TLS_ViaCopy_SaveList" data-ref-filename="llvm..CSR_Darwin_AArch64_CXX_TLS_ViaCopy_SaveList">CSR_Darwin_AArch64_CXX_TLS_ViaCopy_SaveList</a>;</td></tr>
<tr><th id="148">148</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="149">149</th><td>}</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><em>void</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo27UpdateCustomCalleeSavedRegsERNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::UpdateCustomCalleeSavedRegs' data-ref="_ZNK4llvm19AArch64RegisterInfo27UpdateCustomCalleeSavedRegsERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo27UpdateCustomCalleeSavedRegsERNS_15MachineFunctionE">UpdateCustomCalleeSavedRegs</dfn>(</td></tr>
<tr><th id="152">152</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="11MF" data-ref-filename="11MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="153">153</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="local col2 decl" id="12CSRs" title='CSRs' data-type='const llvm::MCPhysReg *' data-ref="12CSRs" data-ref-filename="12CSRs">CSRs</dfn> = <a class="virtual member fn" href="#_ZNK4llvm19AArch64RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19AArch64RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(&amp;<a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF" data-ref-filename="11MF">MF</a>);</td></tr>
<tr><th id="154">154</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>, <var>32</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="13UpdatedCSRs" title='UpdatedCSRs' data-type='SmallVector&lt;llvm::MCPhysReg, 32&gt;' data-ref="13UpdatedCSRs" data-ref-filename="13UpdatedCSRs">UpdatedCSRs</dfn>;</td></tr>
<tr><th id="155">155</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="local col4 decl" id="14I" title='I' data-type='const llvm::MCPhysReg *' data-ref="14I" data-ref-filename="14I">I</dfn> = <a class="local col2 ref" href="#12CSRs" title='CSRs' data-ref="12CSRs" data-ref-filename="12CSRs">CSRs</a>; *<a class="local col4 ref" href="#14I" title='I' data-ref="14I" data-ref-filename="14I">I</a>; ++<a class="local col4 ref" href="#14I" title='I' data-ref="14I" data-ref-filename="14I">I</a>)</td></tr>
<tr><th id="156">156</th><td>    <a class="local col3 ref" href="#13UpdatedCSRs" title='UpdatedCSRs' data-ref="13UpdatedCSRs" data-ref-filename="13UpdatedCSRs">UpdatedCSRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(*<a class="local col4 ref" href="#14I" title='I' data-ref="14I" data-ref-filename="14I">I</a>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="local col5 decl" id="15i" title='i' data-type='size_t' data-ref="15i" data-ref-filename="15i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#15i" title='i' data-ref="15i" data-ref-filename="15i">i</a> &lt; <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64commonRegClass" title='llvm::AArch64::GPR64commonRegClass' data-ref="llvm::AArch64::GPR64commonRegClass" data-ref-filename="llvm..AArch64..GPR64commonRegClass">GPR64commonRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>(); ++<a class="local col5 ref" href="#15i" title='i' data-ref="15i" data-ref-filename="15i">i</a>) {</td></tr>
<tr><th id="159">159</th><td>    <b>if</b> (<a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF" data-ref-filename="11MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget23isXRegCustomCalleeSavedEm" title='llvm::AArch64Subtarget::isXRegCustomCalleeSaved' data-ref="_ZNK4llvm16AArch64Subtarget23isXRegCustomCalleeSavedEm" data-ref-filename="_ZNK4llvm16AArch64Subtarget23isXRegCustomCalleeSavedEm">isXRegCustomCalleeSaved</a>(<a class="local col5 ref" href="#15i" title='i' data-ref="15i" data-ref-filename="15i">i</a>)) {</td></tr>
<tr><th id="160">160</th><td>      <a class="local col3 ref" href="#13UpdatedCSRs" title='UpdatedCSRs' data-ref="13UpdatedCSRs" data-ref-filename="13UpdatedCSRs">UpdatedCSRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64commonRegClass" title='llvm::AArch64::GPR64commonRegClass' data-ref="llvm::AArch64::GPR64commonRegClass" data-ref-filename="llvm..AArch64..GPR64commonRegClass">GPR64commonRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col5 ref" href="#15i" title='i' data-ref="15i" data-ref-filename="15i">i</a>));</td></tr>
<tr><th id="161">161</th><td>    }</td></tr>
<tr><th id="162">162</th><td>  }</td></tr>
<tr><th id="163">163</th><td>  <i>// Register lists are zero-terminated.</i></td></tr>
<tr><th id="164">164</th><td>  <a class="local col3 ref" href="#13UpdatedCSRs" title='UpdatedCSRs' data-ref="13UpdatedCSRs" data-ref-filename="13UpdatedCSRs">UpdatedCSRs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<var>0</var>);</td></tr>
<tr><th id="165">165</th><td>  <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF" data-ref-filename="11MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo18setCalleeSavedRegsENS_8ArrayRefItEE" title='llvm::MachineRegisterInfo::setCalleeSavedRegs' data-ref="_ZN4llvm19MachineRegisterInfo18setCalleeSavedRegsENS_8ArrayRefItEE" data-ref-filename="_ZN4llvm19MachineRegisterInfo18setCalleeSavedRegsENS_8ArrayRefItEE">setCalleeSavedRegs</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col3 ref" href="#13UpdatedCSRs" title='UpdatedCSRs' data-ref="13UpdatedCSRs" data-ref-filename="13UpdatedCSRs">UpdatedCSRs</a>);</td></tr>
<tr><th id="166">166</th><td>}</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="169">169</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::AArch64RegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm19AArch64RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="16RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="16RC" data-ref-filename="16RC">RC</dfn>,</td></tr>
<tr><th id="170">170</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="17Idx" title='Idx' data-type='unsigned int' data-ref="17Idx" data-ref-filename="17Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="171">171</th><td>  <i>// edge case for GPR/FPR register classes</i></td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (<a class="local col6 ref" href="#16RC" title='RC' data-ref="16RC" data-ref-filename="16RC">RC</a> == &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32allRegClass" title='llvm::AArch64::GPR32allRegClass' data-ref="llvm::AArch64::GPR32allRegClass" data-ref-filename="llvm..AArch64..GPR32allRegClass">GPR32allRegClass</a> &amp;&amp; <a class="local col7 ref" href="#17Idx" title='Idx' data-ref="17Idx" data-ref-filename="17Idx">Idx</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::hsub" title='llvm::AArch64::hsub' data-ref="llvm::AArch64::hsub" data-ref-filename="llvm..AArch64..hsub">hsub</a>)</td></tr>
<tr><th id="173">173</th><td>    <b>return</b> &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="174">174</th><td>  <b>else</b> <b>if</b> (<a class="local col6 ref" href="#16RC" title='RC' data-ref="16RC" data-ref-filename="16RC">RC</a> == &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64allRegClass" title='llvm::AArch64::GPR64allRegClass' data-ref="llvm::AArch64::GPR64allRegClass" data-ref-filename="llvm..AArch64..GPR64allRegClass">GPR64allRegClass</a> &amp;&amp; <a class="local col7 ref" href="#17Idx" title='Idx' data-ref="17Idx" data-ref-filename="17Idx">Idx</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::hsub" title='llvm::AArch64::hsub' data-ref="llvm::AArch64::hsub" data-ref-filename="llvm..AArch64..hsub">hsub</a>)</td></tr>
<tr><th id="175">175</th><td>    <b>return</b> &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <i>// Forward to TableGen's default version.</i></td></tr>
<tr><th id="178">178</th><td>  <b>return</b> <a class="type" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64GenRegisterInfo" title='llvm::AArch64GenRegisterInfo' data-ref="llvm::AArch64GenRegisterInfo" data-ref-filename="llvm..AArch64GenRegisterInfo">AArch64GenRegisterInfo</a>::<a class="virtual member fn" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#_ZNK4llvm22AArch64GenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::AArch64GenRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm22AArch64GenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm22AArch64GenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col6 ref" href="#16RC" title='RC' data-ref="16RC" data-ref-filename="16RC">RC</a>, <a class="local col7 ref" href="#17Idx" title='Idx' data-ref="17Idx" data-ref-filename="17Idx">Idx</a>);</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="182">182</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo26getDarwinCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::getDarwinCallPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo26getDarwinCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo26getDarwinCallPreservedMaskERKNS_15MachineFunctionEj">getDarwinCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="18MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="18MF" data-ref-filename="18MF">MF</dfn>,</td></tr>
<tr><th id="183">183</th><td>                                                <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col9 decl" id="19CC" title='CC' data-type='CallingConv::ID' data-ref="19CC" data-ref-filename="19CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="184">184</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF.getSubtarget&lt;AArch64Subtarget&gt;().isTargetDarwin() &amp;&amp;</td></tr>
<tr><th id="185">185</th><td>         <q>"Invalid subtarget for getDarwinCallPreservedMask"</q>);</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <b>if</b> (<a class="local col9 ref" href="#19CC" title='CC' data-ref="19CC" data-ref-filename="19CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CXX_FAST_TLS" title='llvm::CallingConv::CXX_FAST_TLS' data-ref="llvm::CallingConv::CXX_FAST_TLS" data-ref-filename="llvm..CallingConv..CXX_FAST_TLS">CXX_FAST_TLS</a>)</td></tr>
<tr><th id="188">188</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_CXX_TLS_RegMask" title='llvm::CSR_Darwin_AArch64_CXX_TLS_RegMask' data-ref="llvm::CSR_Darwin_AArch64_CXX_TLS_RegMask" data-ref-filename="llvm..CSR_Darwin_AArch64_CXX_TLS_RegMask">CSR_Darwin_AArch64_CXX_TLS_RegMask</a>;</td></tr>
<tr><th id="189">189</th><td>  <b>if</b> (<a class="local col9 ref" href="#19CC" title='CC' data-ref="19CC" data-ref-filename="19CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AArch64_VectorCall" title='llvm::CallingConv::AArch64_VectorCall' data-ref="llvm::CallingConv::AArch64_VectorCall" data-ref-filename="llvm..CallingConv..AArch64_VectorCall">AArch64_VectorCall</a>)</td></tr>
<tr><th id="190">190</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_AAVPCS_RegMask" title='llvm::CSR_Darwin_AArch64_AAVPCS_RegMask' data-ref="llvm::CSR_Darwin_AArch64_AAVPCS_RegMask" data-ref-filename="llvm..CSR_Darwin_AArch64_AAVPCS_RegMask">CSR_Darwin_AArch64_AAVPCS_RegMask</a>;</td></tr>
<tr><th id="191">191</th><td>  <b>if</b> (<a class="local col9 ref" href="#19CC" title='CC' data-ref="19CC" data-ref-filename="19CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AArch64_SVE_VectorCall" title='llvm::CallingConv::AArch64_SVE_VectorCall' data-ref="llvm::CallingConv::AArch64_SVE_VectorCall" data-ref-filename="llvm..CallingConv..AArch64_SVE_VectorCall">AArch64_SVE_VectorCall</a>)</td></tr>
<tr><th id="192">192</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="193">193</th><td>        <q>"Calling convention SVE_VectorCall is unsupported on Darwin."</q>);</td></tr>
<tr><th id="194">194</th><td>  <b>if</b> (<a class="local col9 ref" href="#19CC" title='CC' data-ref="19CC" data-ref-filename="19CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CFGuard_Check" title='llvm::CallingConv::CFGuard_Check' data-ref="llvm::CallingConv::CFGuard_Check" data-ref-filename="llvm..CallingConv..CFGuard_Check">CFGuard_Check</a>)</td></tr>
<tr><th id="195">195</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="196">196</th><td>        <q>"Calling convention CFGuard_Check is unsupported on Darwin."</q>);</td></tr>
<tr><th id="197">197</th><td>  <b>if</b> (<a class="local col8 ref" href="#18MF" title='MF' data-ref="18MF" data-ref-filename="18MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;()</td></tr>
<tr><th id="198">198</th><td>          .<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" title='llvm::AArch64Subtarget::getTargetLowering' data-ref="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv">getTargetLowering</a>()</td></tr>
<tr><th id="199">199</th><td>          -&gt;<a class="virtual ref fn" href="AArch64ISelLowering.h.html#_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv" title='llvm::AArch64TargetLowering::supportSwiftError' data-ref="_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv">supportSwiftError</a>() &amp;&amp;</td></tr>
<tr><th id="200">200</th><td>      <a class="local col8 ref" href="#18MF" title='MF' data-ref="18MF" data-ref-filename="18MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv" data-ref-filename="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>().<a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" title='llvm::AttributeList::hasAttrSomewhere' data-ref="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" data-ref-filename="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj">hasAttrSomewhere</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#68" title='llvm::Attribute::SwiftError' data-ref="llvm::Attribute::SwiftError" data-ref-filename="llvm..Attribute..SwiftError">SwiftError</a>))</td></tr>
<tr><th id="201">201</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_AAPCS_SwiftError_RegMask" title='llvm::CSR_Darwin_AArch64_AAPCS_SwiftError_RegMask' data-ref="llvm::CSR_Darwin_AArch64_AAPCS_SwiftError_RegMask" data-ref-filename="llvm..CSR_Darwin_AArch64_AAPCS_SwiftError_RegMask">CSR_Darwin_AArch64_AAPCS_SwiftError_RegMask</a>;</td></tr>
<tr><th id="202">202</th><td>  <b>if</b> (<a class="local col9 ref" href="#19CC" title='CC' data-ref="19CC" data-ref-filename="19CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::PreserveMost" title='llvm::CallingConv::PreserveMost' data-ref="llvm::CallingConv::PreserveMost" data-ref-filename="llvm..CallingConv..PreserveMost">PreserveMost</a>)</td></tr>
<tr><th id="203">203</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_RT_MostRegs_RegMask" title='llvm::CSR_Darwin_AArch64_RT_MostRegs_RegMask' data-ref="llvm::CSR_Darwin_AArch64_RT_MostRegs_RegMask" data-ref-filename="llvm..CSR_Darwin_AArch64_RT_MostRegs_RegMask">CSR_Darwin_AArch64_RT_MostRegs_RegMask</a>;</td></tr>
<tr><th id="204">204</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_AAPCS_RegMask" title='llvm::CSR_Darwin_AArch64_AAPCS_RegMask' data-ref="llvm::CSR_Darwin_AArch64_AAPCS_RegMask" data-ref-filename="llvm..CSR_Darwin_AArch64_AAPCS_RegMask">CSR_Darwin_AArch64_AAPCS_RegMask</a>;</td></tr>
<tr><th id="205">205</th><td>}</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="208">208</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="20MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="20MF" data-ref-filename="20MF">MF</dfn>,</td></tr>
<tr><th id="209">209</th><td>                                          <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col1 decl" id="21CC" title='CC' data-type='CallingConv::ID' data-ref="21CC" data-ref-filename="21CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="210">210</th><td>  <em>bool</em> <dfn class="local col2 decl" id="22SCS" title='SCS' data-type='bool' data-ref="22SCS" data-ref-filename="22SCS">SCS</dfn> = <a class="local col0 ref" href="#20MF" title='MF' data-ref="20MF" data-ref-filename="20MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE">hasFnAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#61" title='llvm::Attribute::ShadowCallStack' data-ref="llvm::Attribute::ShadowCallStack" data-ref-filename="llvm..Attribute..ShadowCallStack">ShadowCallStack</a>);</td></tr>
<tr><th id="211">211</th><td>  <b>if</b> (<a class="local col1 ref" href="#21CC" title='CC' data-ref="21CC" data-ref-filename="21CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC" data-ref-filename="llvm..CallingConv..GHC">GHC</a>)</td></tr>
<tr><th id="212">212</th><td>    <i>// This is academic because all GHC calls are (supposed to be) tail calls</i></td></tr>
<tr><th id="213">213</th><td>    <b>return</b> <a class="local col2 ref" href="#22SCS" title='SCS' data-ref="22SCS" data-ref-filename="22SCS">SCS</a> ? <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_NoRegs_SCS_RegMask" title='llvm::CSR_AArch64_NoRegs_SCS_RegMask' data-ref="llvm::CSR_AArch64_NoRegs_SCS_RegMask" data-ref-filename="llvm..CSR_AArch64_NoRegs_SCS_RegMask">CSR_AArch64_NoRegs_SCS_RegMask</a> : <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_NoRegs_RegMask" title='llvm::CSR_AArch64_NoRegs_RegMask' data-ref="llvm::CSR_AArch64_NoRegs_RegMask" data-ref-filename="llvm..CSR_AArch64_NoRegs_RegMask">CSR_AArch64_NoRegs_RegMask</a>;</td></tr>
<tr><th id="214">214</th><td>  <b>if</b> (<a class="local col1 ref" href="#21CC" title='CC' data-ref="21CC" data-ref-filename="21CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AnyReg" title='llvm::CallingConv::AnyReg' data-ref="llvm::CallingConv::AnyReg" data-ref-filename="llvm..CallingConv..AnyReg">AnyReg</a>)</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> <a class="local col2 ref" href="#22SCS" title='SCS' data-ref="22SCS" data-ref-filename="22SCS">SCS</a> ? <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AllRegs_SCS_RegMask" title='llvm::CSR_AArch64_AllRegs_SCS_RegMask' data-ref="llvm::CSR_AArch64_AllRegs_SCS_RegMask" data-ref-filename="llvm..CSR_AArch64_AllRegs_SCS_RegMask">CSR_AArch64_AllRegs_SCS_RegMask</a> : <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AllRegs_RegMask" title='llvm::CSR_AArch64_AllRegs_RegMask' data-ref="llvm::CSR_AArch64_AllRegs_RegMask" data-ref-filename="llvm..CSR_AArch64_AllRegs_RegMask">CSR_AArch64_AllRegs_RegMask</a>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i>// All the following calling conventions are handled differently on Darwin.</i></td></tr>
<tr><th id="218">218</th><td>  <b>if</b> (<a class="local col0 ref" href="#20MF" title='MF' data-ref="20MF" data-ref-filename="20MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" title='llvm::AArch64Subtarget::isTargetDarwin' data-ref="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv">isTargetDarwin</a>()) {</td></tr>
<tr><th id="219">219</th><td>    <b>if</b> (<a class="local col2 ref" href="#22SCS" title='SCS' data-ref="22SCS" data-ref-filename="22SCS">SCS</a>)</td></tr>
<tr><th id="220">220</th><td>      <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"ShadowCallStack attribute not supported on Darwin."</q>);</td></tr>
<tr><th id="221">221</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AArch64RegisterInfo26getDarwinCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::getDarwinCallPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo26getDarwinCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo26getDarwinCallPreservedMaskERKNS_15MachineFunctionEj">getDarwinCallPreservedMask</a>(<a class="local col0 ref" href="#20MF" title='MF' data-ref="20MF" data-ref-filename="20MF">MF</a>, <a class="local col1 ref" href="#21CC" title='CC' data-ref="21CC" data-ref-filename="21CC">CC</a>);</td></tr>
<tr><th id="222">222</th><td>  }</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <b>if</b> (<a class="local col1 ref" href="#21CC" title='CC' data-ref="21CC" data-ref-filename="21CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AArch64_VectorCall" title='llvm::CallingConv::AArch64_VectorCall' data-ref="llvm::CallingConv::AArch64_VectorCall" data-ref-filename="llvm..CallingConv..AArch64_VectorCall">AArch64_VectorCall</a>)</td></tr>
<tr><th id="225">225</th><td>    <b>return</b> <a class="local col2 ref" href="#22SCS" title='SCS' data-ref="22SCS" data-ref-filename="22SCS">SCS</a> ? <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAVPCS_SCS_RegMask" title='llvm::CSR_AArch64_AAVPCS_SCS_RegMask' data-ref="llvm::CSR_AArch64_AAVPCS_SCS_RegMask" data-ref-filename="llvm..CSR_AArch64_AAVPCS_SCS_RegMask">CSR_AArch64_AAVPCS_SCS_RegMask</a> : <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAVPCS_RegMask" title='llvm::CSR_AArch64_AAVPCS_RegMask' data-ref="llvm::CSR_AArch64_AAVPCS_RegMask" data-ref-filename="llvm..CSR_AArch64_AAVPCS_RegMask">CSR_AArch64_AAVPCS_RegMask</a>;</td></tr>
<tr><th id="226">226</th><td>  <b>if</b> (<a class="local col1 ref" href="#21CC" title='CC' data-ref="21CC" data-ref-filename="21CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AArch64_SVE_VectorCall" title='llvm::CallingConv::AArch64_SVE_VectorCall' data-ref="llvm::CallingConv::AArch64_SVE_VectorCall" data-ref-filename="llvm..CallingConv..AArch64_SVE_VectorCall">AArch64_SVE_VectorCall</a>)</td></tr>
<tr><th id="227">227</th><td>    <b>return</b> <a class="local col2 ref" href="#22SCS" title='SCS' data-ref="22SCS" data-ref-filename="22SCS">SCS</a> ? <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_SVE_AAPCS_SCS_RegMask" title='llvm::CSR_AArch64_SVE_AAPCS_SCS_RegMask' data-ref="llvm::CSR_AArch64_SVE_AAPCS_SCS_RegMask" data-ref-filename="llvm..CSR_AArch64_SVE_AAPCS_SCS_RegMask">CSR_AArch64_SVE_AAPCS_SCS_RegMask</a></td></tr>
<tr><th id="228">228</th><td>               : <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_SVE_AAPCS_RegMask" title='llvm::CSR_AArch64_SVE_AAPCS_RegMask' data-ref="llvm::CSR_AArch64_SVE_AAPCS_RegMask" data-ref-filename="llvm..CSR_AArch64_SVE_AAPCS_RegMask">CSR_AArch64_SVE_AAPCS_RegMask</a>;</td></tr>
<tr><th id="229">229</th><td>  <b>if</b> (<a class="local col1 ref" href="#21CC" title='CC' data-ref="21CC" data-ref-filename="21CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CFGuard_Check" title='llvm::CallingConv::CFGuard_Check' data-ref="llvm::CallingConv::CFGuard_Check" data-ref-filename="llvm..CallingConv..CFGuard_Check">CFGuard_Check</a>)</td></tr>
<tr><th id="230">230</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Win_AArch64_CFGuard_Check_RegMask" title='llvm::CSR_Win_AArch64_CFGuard_Check_RegMask' data-ref="llvm::CSR_Win_AArch64_CFGuard_Check_RegMask" data-ref-filename="llvm..CSR_Win_AArch64_CFGuard_Check_RegMask">CSR_Win_AArch64_CFGuard_Check_RegMask</a>;</td></tr>
<tr><th id="231">231</th><td>  <b>if</b> (<a class="local col0 ref" href="#20MF" title='MF' data-ref="20MF" data-ref-filename="20MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" title='llvm::AArch64Subtarget::getTargetLowering' data-ref="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv">getTargetLowering</a>()</td></tr>
<tr><th id="232">232</th><td>          -&gt;<a class="virtual ref fn" href="AArch64ISelLowering.h.html#_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv" title='llvm::AArch64TargetLowering::supportSwiftError' data-ref="_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv">supportSwiftError</a>() &amp;&amp;</td></tr>
<tr><th id="233">233</th><td>      <a class="local col0 ref" href="#20MF" title='MF' data-ref="20MF" data-ref-filename="20MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv" data-ref-filename="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>().<a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" title='llvm::AttributeList::hasAttrSomewhere' data-ref="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" data-ref-filename="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj">hasAttrSomewhere</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#68" title='llvm::Attribute::SwiftError' data-ref="llvm::Attribute::SwiftError" data-ref-filename="llvm..Attribute..SwiftError">SwiftError</a>))</td></tr>
<tr><th id="234">234</th><td>    <b>return</b> <a class="local col2 ref" href="#22SCS" title='SCS' data-ref="22SCS" data-ref-filename="22SCS">SCS</a> ? <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAPCS_SwiftError_SCS_RegMask" title='llvm::CSR_AArch64_AAPCS_SwiftError_SCS_RegMask' data-ref="llvm::CSR_AArch64_AAPCS_SwiftError_SCS_RegMask" data-ref-filename="llvm..CSR_AArch64_AAPCS_SwiftError_SCS_RegMask">CSR_AArch64_AAPCS_SwiftError_SCS_RegMask</a></td></tr>
<tr><th id="235">235</th><td>               : <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAPCS_SwiftError_RegMask" title='llvm::CSR_AArch64_AAPCS_SwiftError_RegMask' data-ref="llvm::CSR_AArch64_AAPCS_SwiftError_RegMask" data-ref-filename="llvm..CSR_AArch64_AAPCS_SwiftError_RegMask">CSR_AArch64_AAPCS_SwiftError_RegMask</a>;</td></tr>
<tr><th id="236">236</th><td>  <b>if</b> (<a class="local col1 ref" href="#21CC" title='CC' data-ref="21CC" data-ref-filename="21CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::PreserveMost" title='llvm::CallingConv::PreserveMost' data-ref="llvm::CallingConv::PreserveMost" data-ref-filename="llvm..CallingConv..PreserveMost">PreserveMost</a>)</td></tr>
<tr><th id="237">237</th><td>    <b>return</b> <a class="local col2 ref" href="#22SCS" title='SCS' data-ref="22SCS" data-ref-filename="22SCS">SCS</a> ? <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_RT_MostRegs_SCS_RegMask" title='llvm::CSR_AArch64_RT_MostRegs_SCS_RegMask' data-ref="llvm::CSR_AArch64_RT_MostRegs_SCS_RegMask" data-ref-filename="llvm..CSR_AArch64_RT_MostRegs_SCS_RegMask">CSR_AArch64_RT_MostRegs_SCS_RegMask</a></td></tr>
<tr><th id="238">238</th><td>               : <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_RT_MostRegs_RegMask" title='llvm::CSR_AArch64_RT_MostRegs_RegMask' data-ref="llvm::CSR_AArch64_RT_MostRegs_RegMask" data-ref-filename="llvm..CSR_AArch64_RT_MostRegs_RegMask">CSR_AArch64_RT_MostRegs_RegMask</a>;</td></tr>
<tr><th id="239">239</th><td>  <b>else</b></td></tr>
<tr><th id="240">240</th><td>    <b>return</b> <a class="local col2 ref" href="#22SCS" title='SCS' data-ref="22SCS" data-ref-filename="22SCS">SCS</a> ? <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAPCS_SCS_RegMask" title='llvm::CSR_AArch64_AAPCS_SCS_RegMask' data-ref="llvm::CSR_AArch64_AAPCS_SCS_RegMask" data-ref-filename="llvm..CSR_AArch64_AAPCS_SCS_RegMask">CSR_AArch64_AAPCS_SCS_RegMask</a> : <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAPCS_RegMask" title='llvm::CSR_AArch64_AAPCS_RegMask' data-ref="llvm::CSR_AArch64_AAPCS_RegMask" data-ref-filename="llvm..CSR_AArch64_AAPCS_RegMask">CSR_AArch64_AAPCS_RegMask</a>;</td></tr>
<tr><th id="241">241</th><td>}</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo27getCustomEHPadPreservedMaskERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getCustomEHPadPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo27getCustomEHPadPreservedMaskERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo27getCustomEHPadPreservedMaskERKNS_15MachineFunctionE">getCustomEHPadPreservedMask</dfn>(</td></tr>
<tr><th id="244">244</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="23MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="23MF" data-ref-filename="23MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="245">245</th><td>  <b>if</b> (<a class="local col3 ref" href="#23MF" title='MF' data-ref="23MF" data-ref-filename="23MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetLinuxEv" title='llvm::AArch64Subtarget::isTargetLinux' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetLinuxEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetLinuxEv">isTargetLinux</a>())</td></tr>
<tr><th id="246">246</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAPCS_RegMask" title='llvm::CSR_AArch64_AAPCS_RegMask' data-ref="llvm::CSR_AArch64_AAPCS_RegMask" data-ref-filename="llvm..CSR_AArch64_AAPCS_RegMask">CSR_AArch64_AAPCS_RegMask</a>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="249">249</th><td>}</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo23getTLSCallPreservedMaskEv" title='llvm::AArch64RegisterInfo::getTLSCallPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo23getTLSCallPreservedMaskEv" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo23getTLSCallPreservedMaskEv">getTLSCallPreservedMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="252">252</th><td>  <b>if</b> (<a class="member field" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo::TT" title='llvm::AArch64RegisterInfo::TT' data-ref="llvm::AArch64RegisterInfo::TT" data-ref-filename="llvm..AArch64RegisterInfo..TT">TT</a>.<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple10isOSDarwinEv" title='llvm::Triple::isOSDarwin' data-ref="_ZNK4llvm6Triple10isOSDarwinEv" data-ref-filename="_ZNK4llvm6Triple10isOSDarwinEv">isOSDarwin</a>())</td></tr>
<tr><th id="253">253</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_TLS_RegMask" title='llvm::CSR_Darwin_AArch64_TLS_RegMask' data-ref="llvm::CSR_Darwin_AArch64_TLS_RegMask" data-ref-filename="llvm..CSR_Darwin_AArch64_TLS_RegMask">CSR_Darwin_AArch64_TLS_RegMask</a>;</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TT.isOSBinFormatELF() &amp;&amp; <q>"Invalid target"</q>);</td></tr>
<tr><th id="256">256</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_TLS_ELF_RegMask" title='llvm::CSR_AArch64_TLS_ELF_RegMask' data-ref="llvm::CSR_AArch64_TLS_ELF_RegMask" data-ref-filename="llvm..CSR_AArch64_TLS_ELF_RegMask">CSR_AArch64_TLS_ELF_RegMask</a>;</td></tr>
<tr><th id="257">257</th><td>}</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><em>void</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo29UpdateCustomCallPreservedMaskERNS_15MachineFunctionEPPKj" title='llvm::AArch64RegisterInfo::UpdateCustomCallPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo29UpdateCustomCallPreservedMaskERNS_15MachineFunctionEPPKj" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo29UpdateCustomCallPreservedMaskERNS_15MachineFunctionEPPKj">UpdateCustomCallPreservedMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="24MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="24MF" data-ref-filename="24MF">MF</dfn>,</td></tr>
<tr><th id="260">260</th><td>                                                 <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> **<dfn class="local col5 decl" id="25Mask" title='Mask' data-type='const uint32_t **' data-ref="25Mask" data-ref-filename="25Mask">Mask</dfn>) <em>const</em> {</td></tr>
<tr><th id="261">261</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="local col6 decl" id="26UpdatedMask" title='UpdatedMask' data-type='uint32_t *' data-ref="26UpdatedMask" data-ref-filename="26UpdatedMask">UpdatedMask</dfn> = <a class="local col4 ref" href="#24MF" title='MF' data-ref="24MF" data-ref-filename="24MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15allocateRegMaskEv" title='llvm::MachineFunction::allocateRegMask' data-ref="_ZN4llvm15MachineFunction15allocateRegMaskEv" data-ref-filename="_ZN4llvm15MachineFunction15allocateRegMaskEv">allocateRegMask</a>();</td></tr>
<tr><th id="262">262</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="27RegMaskSize" title='RegMaskSize' data-type='unsigned int' data-ref="27RegMaskSize" data-ref-filename="27RegMaskSize">RegMaskSize</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14getRegMaskSizeEj" title='llvm::MachineOperand::getRegMaskSize' data-ref="_ZN4llvm14MachineOperand14getRegMaskSizeEj" data-ref-filename="_ZN4llvm14MachineOperand14getRegMaskSizeEj">getRegMaskSize</a>(<a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="263">263</th><td>  <a class="ref fn" href="../../../../../include/string.h.html#memcpy" title='memcpy' data-ref="memcpy" data-ref-filename="memcpy">memcpy</a>(<a class="local col6 ref" href="#26UpdatedMask" title='UpdatedMask' data-ref="26UpdatedMask" data-ref-filename="26UpdatedMask">UpdatedMask</a>, *<a class="local col5 ref" href="#25Mask" title='Mask' data-ref="25Mask" data-ref-filename="25Mask">Mask</a>, <b>sizeof</b>(<a class="local col6 ref" href="#26UpdatedMask" title='UpdatedMask' data-ref="26UpdatedMask" data-ref-filename="26UpdatedMask">UpdatedMask</a>[<var>0</var>]) * <a class="local col7 ref" href="#27RegMaskSize" title='RegMaskSize' data-ref="27RegMaskSize" data-ref-filename="27RegMaskSize">RegMaskSize</a>);</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="local col8 decl" id="28i" title='i' data-type='size_t' data-ref="28i" data-ref-filename="28i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#28i" title='i' data-ref="28i" data-ref-filename="28i">i</a> &lt; <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64commonRegClass" title='llvm::AArch64::GPR64commonRegClass' data-ref="llvm::AArch64::GPR64commonRegClass" data-ref-filename="llvm..AArch64..GPR64commonRegClass">GPR64commonRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>(); ++<a class="local col8 ref" href="#28i" title='i' data-ref="28i" data-ref-filename="28i">i</a>) {</td></tr>
<tr><th id="266">266</th><td>    <b>if</b> (<a class="local col4 ref" href="#24MF" title='MF' data-ref="24MF" data-ref-filename="24MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget23isXRegCustomCalleeSavedEm" title='llvm::AArch64Subtarget::isXRegCustomCalleeSaved' data-ref="_ZNK4llvm16AArch64Subtarget23isXRegCustomCalleeSavedEm" data-ref-filename="_ZNK4llvm16AArch64Subtarget23isXRegCustomCalleeSavedEm">isXRegCustomCalleeSaved</a>(<a class="local col8 ref" href="#28i" title='i' data-ref="28i" data-ref-filename="28i">i</a>)) {</td></tr>
<tr><th id="267">267</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator" data-ref-filename="llvm..MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col9 decl" id="29SubReg" title='SubReg' data-type='llvm::MCSubRegIterator' data-ref="29SubReg" data-ref-filename="29SubReg">SubReg</dfn><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" data-ref-filename="_ZN4llvm16MCSubRegIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb">(</a><span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64commonRegClass" title='llvm::AArch64::GPR64commonRegClass' data-ref="llvm::AArch64::GPR64commonRegClass" data-ref-filename="llvm..AArch64..GPR64commonRegClass">GPR64commonRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col8 ref" href="#28i" title='i' data-ref="28i" data-ref-filename="28i">i</a>),</td></tr>
<tr><th id="268">268</th><td>                                   <b>this</b>, <b>true</b>);</td></tr>
<tr><th id="269">269</th><td>           <a class="local col9 ref" href="#29SubReg" title='SubReg' data-ref="29SubReg" data-ref-filename="29SubReg">SubReg</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#29SubReg" title='SubReg' data-ref="29SubReg" data-ref-filename="29SubReg">SubReg</a>) {</td></tr>
<tr><th id="270">270</th><td>        <i>// See TargetRegisterInfo::getCallPreservedMask for how to interpret the</i></td></tr>
<tr><th id="271">271</th><td><i>        // register mask.</i></td></tr>
<tr><th id="272">272</th><td>        <a class="local col6 ref" href="#26UpdatedMask" title='UpdatedMask' data-ref="26UpdatedMask" data-ref-filename="26UpdatedMask">UpdatedMask</a>[<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#29SubReg" title='SubReg' data-ref="29SubReg" data-ref-filename="29SubReg">SubReg</a> / <var>32</var>] |= <var>1u</var> &lt;&lt; (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#29SubReg" title='SubReg' data-ref="29SubReg" data-ref-filename="29SubReg">SubReg</a> % <var>32</var>);</td></tr>
<tr><th id="273">273</th><td>      }</td></tr>
<tr><th id="274">274</th><td>    }</td></tr>
<tr><th id="275">275</th><td>  }</td></tr>
<tr><th id="276">276</th><td>  *<a class="local col5 ref" href="#25Mask" title='Mask' data-ref="25Mask" data-ref-filename="25Mask">Mask</a> = <a class="local col6 ref" href="#26UpdatedMask" title='UpdatedMask' data-ref="26UpdatedMask" data-ref-filename="26UpdatedMask">UpdatedMask</a>;</td></tr>
<tr><th id="277">277</th><td>}</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo18getNoPreservedMaskEv" title='llvm::AArch64RegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo18getNoPreservedMaskEv" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="280">280</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_NoRegs_RegMask" title='llvm::CSR_AArch64_NoRegs_RegMask' data-ref="llvm::CSR_AArch64_NoRegs_RegMask" data-ref-filename="llvm..CSR_AArch64_NoRegs_RegMask">CSR_AArch64_NoRegs_RegMask</a>;</td></tr>
<tr><th id="281">281</th><td>}</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="284">284</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::getThisReturnPreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo26getThisReturnPreservedMaskERKNS_15MachineFunctionEj">getThisReturnPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="30MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="30MF" data-ref-filename="30MF">MF</dfn>,</td></tr>
<tr><th id="285">285</th><td>                                                <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col1 decl" id="31CC" title='CC' data-type='CallingConv::ID' data-ref="31CC" data-ref-filename="31CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="286">286</th><td>  <i>// This should return a register mask that is the same as that returned by</i></td></tr>
<tr><th id="287">287</th><td><i>  // getCallPreservedMask but that additionally preserves the register used for</i></td></tr>
<tr><th id="288">288</th><td><i>  // the first i64 argument (which must also be the register used to return a</i></td></tr>
<tr><th id="289">289</th><td><i>  // single i64 return value)</i></td></tr>
<tr><th id="290">290</th><td><i>  //</i></td></tr>
<tr><th id="291">291</th><td><i>  // In case that the calling convention does not use the same register for</i></td></tr>
<tr><th id="292">292</th><td><i>  // both, the function should return NULL (does not currently apply)</i></td></tr>
<tr><th id="293">293</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CC != CallingConv::GHC &amp;&amp; <q>"should not be GHC calling convention."</q>);</td></tr>
<tr><th id="294">294</th><td>  <b>if</b> (<a class="local col0 ref" href="#30MF" title='MF' data-ref="30MF" data-ref-filename="30MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" title='llvm::AArch64Subtarget::isTargetDarwin' data-ref="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv">isTargetDarwin</a>())</td></tr>
<tr><th id="295">295</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_Darwin_AArch64_AAPCS_ThisReturn_RegMask" title='llvm::CSR_Darwin_AArch64_AAPCS_ThisReturn_RegMask' data-ref="llvm::CSR_Darwin_AArch64_AAPCS_ThisReturn_RegMask" data-ref-filename="llvm..CSR_Darwin_AArch64_AAPCS_ThisReturn_RegMask">CSR_Darwin_AArch64_AAPCS_ThisReturn_RegMask</a>;</td></tr>
<tr><th id="296">296</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_AAPCS_ThisReturn_RegMask" title='llvm::CSR_AArch64_AAPCS_ThisReturn_RegMask' data-ref="llvm::CSR_AArch64_AAPCS_ThisReturn_RegMask" data-ref-filename="llvm..CSR_AArch64_AAPCS_ThisReturn_RegMask">CSR_AArch64_AAPCS_ThisReturn_RegMask</a>;</td></tr>
<tr><th id="297">297</th><td>}</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo33getWindowsStackProbePreservedMaskEv" title='llvm::AArch64RegisterInfo::getWindowsStackProbePreservedMask' data-ref="_ZNK4llvm19AArch64RegisterInfo33getWindowsStackProbePreservedMaskEv" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo33getWindowsStackProbePreservedMaskEv">getWindowsStackProbePreservedMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="300">300</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::CSR_AArch64_StackProbe_Windows_RegMask" title='llvm::CSR_AArch64_StackProbe_Windows_RegMask' data-ref="llvm::CSR_AArch64_StackProbe_Windows_RegMask" data-ref-filename="llvm..CSR_AArch64_StackProbe_Windows_RegMask">CSR_AArch64_StackProbe_Windows_RegMask</a>;</td></tr>
<tr><th id="301">301</th><td>}</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a></td></tr>
<tr><th id="304">304</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19AArch64RegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="32MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="32MF" data-ref-filename="32MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="305">305</th><td>  <em>const</em> <a class="type" href="AArch64FrameLowering.h.html#llvm::AArch64FrameLowering" title='llvm::AArch64FrameLowering' data-ref="llvm::AArch64FrameLowering" data-ref-filename="llvm..AArch64FrameLowering">AArch64FrameLowering</a> *<dfn class="local col3 decl" id="33TFI" title='TFI' data-type='const llvm::AArch64FrameLowering *' data-ref="33TFI" data-ref-filename="33TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::AArch64GenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF" data-ref-filename="32MF">MF</a>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <i>// FIXME: avoid re-calculating this every time.</i></td></tr>
<tr><th id="308">308</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col4 decl" id="34Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="34Reserved" data-ref-filename="34Reserved">Reserved</dfn><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="309">309</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#34Reserved" title='Reserved' data-ref="34Reserved" data-ref-filename="34Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WSP" title='llvm::AArch64::WSP' data-ref="llvm::AArch64::WSP" data-ref-filename="llvm..AArch64..WSP">WSP</a>);</td></tr>
<tr><th id="310">310</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#34Reserved" title='Reserved' data-ref="34Reserved" data-ref-filename="34Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>);</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <b>if</b> (<a class="local col3 ref" href="#33TFI" title='TFI' data-ref="33TFI" data-ref-filename="33TFI">TFI</a>-&gt;<a class="virtual ref fn" href="AArch64FrameLowering.h.html#_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::AArch64FrameLowering::hasFP' data-ref="_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF" data-ref-filename="32MF">MF</a>) || <a class="member field" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo::TT" title='llvm::AArch64RegisterInfo::TT' data-ref="llvm::AArch64RegisterInfo::TT" data-ref-filename="llvm..AArch64RegisterInfo..TT">TT</a>.<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple10isOSDarwinEv" title='llvm::Triple::isOSDarwin' data-ref="_ZNK4llvm6Triple10isOSDarwinEv" data-ref-filename="_ZNK4llvm6Triple10isOSDarwinEv">isOSDarwin</a>())</td></tr>
<tr><th id="313">313</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#34Reserved" title='Reserved' data-ref="34Reserved" data-ref-filename="34Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W29" title='llvm::AArch64::W29' data-ref="llvm::AArch64::W29" data-ref-filename="llvm..AArch64..W29">W29</a>);</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="local col5 decl" id="35i" title='i' data-type='size_t' data-ref="35i" data-ref-filename="35i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#35i" title='i' data-ref="35i" data-ref-filename="35i">i</a> &lt; <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32commonRegClass" title='llvm::AArch64::GPR32commonRegClass' data-ref="llvm::AArch64::GPR32commonRegClass" data-ref-filename="llvm..AArch64..GPR32commonRegClass">GPR32commonRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>(); ++<a class="local col5 ref" href="#35i" title='i' data-ref="35i" data-ref-filename="35i">i</a>) {</td></tr>
<tr><th id="316">316</th><td>    <b>if</b> (<a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF" data-ref-filename="32MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget19isXRegisterReservedEm" title='llvm::AArch64Subtarget::isXRegisterReserved' data-ref="_ZNK4llvm16AArch64Subtarget19isXRegisterReservedEm" data-ref-filename="_ZNK4llvm16AArch64Subtarget19isXRegisterReservedEm">isXRegisterReserved</a>(<a class="local col5 ref" href="#35i" title='i' data-ref="35i" data-ref-filename="35i">i</a>))</td></tr>
<tr><th id="317">317</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#34Reserved" title='Reserved' data-ref="34Reserved" data-ref-filename="34Reserved">Reserved</a></span>, <span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32commonRegClass" title='llvm::AArch64::GPR32commonRegClass' data-ref="llvm::AArch64::GPR32commonRegClass" data-ref-filename="llvm..AArch64..GPR32commonRegClass">GPR32commonRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col5 ref" href="#35i" title='i' data-ref="35i" data-ref-filename="35i">i</a>));</td></tr>
<tr><th id="318">318</th><td>  }</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm19AArch64RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19AArch64RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF" data-ref-filename="32MF">MF</a>))</td></tr>
<tr><th id="321">321</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#34Reserved" title='Reserved' data-ref="34Reserved" data-ref-filename="34Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W19" title='llvm::AArch64::W19' data-ref="llvm::AArch64::W19" data-ref-filename="llvm..AArch64..W19">W19</a>);</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <i>// SLH uses register W16/X16 as the taint register.</i></td></tr>
<tr><th id="324">324</th><td>  <b>if</b> (<a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF" data-ref-filename="32MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE">hasFnAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#63" title='llvm::Attribute::SpeculativeLoadHardening' data-ref="llvm::Attribute::SpeculativeLoadHardening" data-ref-filename="llvm..Attribute..SpeculativeLoadHardening">SpeculativeLoadHardening</a>))</td></tr>
<tr><th id="325">325</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#34Reserved" title='Reserved' data-ref="34Reserved" data-ref-filename="34Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W16" title='llvm::AArch64::W16' data-ref="llvm::AArch64::W16" data-ref-filename="llvm..AArch64..W16">W16</a>);</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(checkAllSuperRegsMarked(Reserved));</td></tr>
<tr><th id="328">328</th><td>  <b>return</b> <a class="local col4 ref" href="#34Reserved" title='Reserved' data-ref="34Reserved" data-ref-filename="34Reserved">Reserved</a>;</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE" title='llvm::AArch64RegisterInfo::isReservedReg' data-ref="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE">isReservedReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="36MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="36MF" data-ref-filename="36MF">MF</dfn>,</td></tr>
<tr><th id="332">332</th><td>                                        <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="37Reg" title='Reg' data-type='llvm::MCRegister' data-ref="37Reg" data-ref-filename="37Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="333">333</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv" data-ref-filename="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="virtual member fn" href="#_ZNK4llvm19AArch64RegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19AArch64RegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</a>(<a class="local col6 ref" href="#36MF" title='MF' data-ref="36MF" data-ref-filename="36MF">MF</a>)<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj" data-ref-filename="_ZN4llvm9BitVectorixEj">[<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg" data-ref-filename="37Reg">Reg</a>]</a>;</td></tr>
<tr><th id="334">334</th><td>}</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo19isAnyArgRegReservedERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::isAnyArgRegReserved' data-ref="_ZNK4llvm19AArch64RegisterInfo19isAnyArgRegReservedERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo19isAnyArgRegReservedERKNS_15MachineFunctionE">isAnyArgRegReserved</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="38MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="38MF" data-ref-filename="38MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="337">337</th><td>  <b>return</b> <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(*<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64argRegClass" title='llvm::AArch64::GPR64argRegClass' data-ref="llvm::AArch64::GPR64argRegClass" data-ref-filename="llvm..AArch64..GPR64argRegClass">GPR64argRegClass</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC" data-ref-filename="llvm..TargetRegisterClass..MC">MC</a>, [<b>this</b>, &amp;<a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF" data-ref-filename="38MF">MF</a>](<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="39r" title='r' data-type='llvm::MCPhysReg' data-ref="39r" data-ref-filename="39r">r</dfn>) {</td></tr>
<tr><th id="338">338</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE" title='llvm::AArch64RegisterInfo::isReservedReg' data-ref="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE">isReservedReg</a>(<a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF" data-ref-filename="38MF">MF</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#39r" title='r' data-ref="39r" data-ref-filename="39r">r</a>);</td></tr>
<tr><th id="339">339</th><td>  });</td></tr>
<tr><th id="340">340</th><td>}</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><em>void</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo27emitReservedArgRegCallErrorERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::emitReservedArgRegCallError' data-ref="_ZNK4llvm19AArch64RegisterInfo27emitReservedArgRegCallErrorERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo27emitReservedArgRegCallErrorERKNS_15MachineFunctionE">emitReservedArgRegCallError</dfn>(</td></tr>
<tr><th id="343">343</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="40MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="40MF" data-ref-filename="40MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="344">344</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col1 decl" id="41F" title='F' data-type='const llvm::Function &amp;' data-ref="41F" data-ref-filename="41F">F</dfn> = <a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF" data-ref-filename="40MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="345">345</th><td>  <a class="local col1 ref" href="#41F" title='F' data-ref="41F" data-ref-filename="41F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>().<a class="ref fn" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" data-ref-filename="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported" data-ref-filename="llvm..DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a><a class="ref fn" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" data-ref-filename="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">{</a><a class="local col1 ref" href="#41F" title='F' data-ref="41F" data-ref-filename="41F">F</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a>(<q>"AArch64 doesn't support"</q></td></tr>
<tr><th id="346">346</th><td>    <q>" function calls if any of the argument registers is reserved."</q>)});</td></tr>
<tr><th id="347">347</th><td>}</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE" title='llvm::AArch64RegisterInfo::isAsmClobberable' data-ref="_ZNK4llvm19AArch64RegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE">isAsmClobberable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="42MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="42MF" data-ref-filename="42MF">MF</dfn>,</td></tr>
<tr><th id="350">350</th><td>                                          <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col3 decl" id="43PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="43PhysReg" data-ref-filename="43PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="351">351</th><td>  <b>return</b> !<a class="member fn" href="#_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE" title='llvm::AArch64RegisterInfo::isReservedReg' data-ref="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo13isReservedRegERKNS_15MachineFunctionENS_10MCRegisterE">isReservedReg</a>(<a class="local col2 ref" href="#42MF" title='MF' data-ref="42MF" data-ref-filename="42MF">MF</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col3 ref" href="#43PhysReg" title='PhysReg' data-ref="43PhysReg" data-ref-filename="43PhysReg">PhysReg</a>);</td></tr>
<tr><th id="352">352</th><td>}</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo17isConstantPhysRegENS_10MCRegisterE" title='llvm::AArch64RegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19AArch64RegisterInfo17isConstantPhysRegENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo17isConstantPhysRegENS_10MCRegisterE">isConstantPhysReg</dfn>(<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="44PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="44PhysReg" data-ref-filename="44PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="355">355</th><td>  <b>return</b> <a class="local col4 ref" href="#44PhysReg" title='PhysReg' data-ref="44PhysReg" data-ref-filename="44PhysReg">PhysReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a> || <a class="local col4 ref" href="#44PhysReg" title='PhysReg' data-ref="44PhysReg" data-ref-filename="44PhysReg">PhysReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>;</td></tr>
<tr><th id="356">356</th><td>}</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="359">359</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::AArch64RegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm19AArch64RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="45MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="45MF" data-ref-filename="45MF">MF</dfn>,</td></tr>
<tr><th id="360">360</th><td>                                      <em>unsigned</em> <dfn class="local col6 decl" id="46Kind" title='Kind' data-type='unsigned int' data-ref="46Kind" data-ref-filename="46Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="361">361</th><td>  <b>return</b> &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>;</td></tr>
<tr><th id="362">362</th><td>}</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="365">365</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::AArch64RegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm19AArch64RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="47RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="47RC" data-ref-filename="47RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="366">366</th><td>  <b>if</b> (<a class="local col7 ref" href="#47RC" title='RC' data-ref="47RC" data-ref-filename="47RC">RC</a> == &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::CCRRegClass" title='llvm::AArch64::CCRRegClass' data-ref="llvm::AArch64::CCRRegClass" data-ref-filename="llvm..AArch64..CCRRegClass">CCRRegClass</a>)</td></tr>
<tr><th id="367">367</th><td>    <b>return</b> &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>; <i>// Only MSR &amp; MRS copy NZCV.</i></td></tr>
<tr><th id="368">368</th><td>  <b>return</b> <a class="local col7 ref" href="#47RC" title='RC' data-ref="47RC" data-ref-filename="47RC">RC</a>;</td></tr>
<tr><th id="369">369</th><td>}</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><em>unsigned</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo15getBaseRegisterEv" title='llvm::AArch64RegisterInfo::getBaseRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo15getBaseRegisterEv" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo15getBaseRegisterEv">getBaseRegister</dfn>() <em>const</em> { <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X19" title='llvm::AArch64::X19' data-ref="llvm::AArch64::X19" data-ref-filename="llvm..AArch64..X19">X19</a>; }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19AArch64RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="48MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="48MF" data-ref-filename="48MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="374">374</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="49MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="49MFI" data-ref-filename="49MFI">MFI</dfn> = <a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <i>// In the presence of variable sized objects or funclets, if the fixed stack</i></td></tr>
<tr><th id="377">377</th><td><i>  // size is large enough that referencing from the FP won't result in things</i></td></tr>
<tr><th id="378">378</th><td><i>  // being in range relatively often, we can use a base pointer to allow access</i></td></tr>
<tr><th id="379">379</th><td><i>  // from the other direction like the SP normally works.</i></td></tr>
<tr><th id="380">380</th><td><i>  //</i></td></tr>
<tr><th id="381">381</th><td><i>  // Furthermore, if both variable sized objects are present, and the</i></td></tr>
<tr><th id="382">382</th><td><i>  // stack needs to be dynamically re-aligned, the base pointer is the only</i></td></tr>
<tr><th id="383">383</th><td><i>  // reliable way to reference the locals.</i></td></tr>
<tr><th id="384">384</th><td>  <b>if</b> (<a class="local col9 ref" href="#49MFI" title='MFI' data-ref="49MFI" data-ref-filename="49MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() || <a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13hasEHFuncletsEv" title='llvm::MachineFunction::hasEHFunclets' data-ref="_ZNK4llvm15MachineFunction13hasEHFuncletsEv" data-ref-filename="_ZNK4llvm15MachineFunction13hasEHFuncletsEv">hasEHFunclets</a>()) {</td></tr>
<tr><th id="385">385</th><td>    <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::needsStackRealignment' data-ref="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE">needsStackRealignment</a>(<a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a>))</td></tr>
<tr><th id="386">386</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>    <b>if</b> (<a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget6hasSVEEv" title='llvm::AArch64Subtarget::hasSVE' data-ref="_ZNK4llvm16AArch64Subtarget6hasSVEEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget6hasSVEEv">hasSVE</a>()) {</td></tr>
<tr><th id="389">389</th><td>      <em>const</em> <a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a> *<dfn class="local col0 decl" id="50AFI" title='AFI' data-type='const llvm::AArch64FunctionInfo *' data-ref="50AFI" data-ref-filename="50AFI">AFI</dfn> = <a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF" data-ref-filename="48MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="390">390</th><td>      <i>// Frames that have variable sized objects and scalable SVE objects,</i></td></tr>
<tr><th id="391">391</th><td><i>      // should always use a basepointer.</i></td></tr>
<tr><th id="392">392</th><td>      <b>if</b> (!<a class="local col0 ref" href="#50AFI" title='AFI' data-ref="50AFI" data-ref-filename="50AFI">AFI</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo25hasCalculatedStackSizeSVEEv" title='llvm::AArch64FunctionInfo::hasCalculatedStackSizeSVE' data-ref="_ZNK4llvm19AArch64FunctionInfo25hasCalculatedStackSizeSVEEv" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo25hasCalculatedStackSizeSVEEv">hasCalculatedStackSizeSVE</a>() || <a class="local col0 ref" href="#50AFI" title='AFI' data-ref="50AFI" data-ref-filename="50AFI">AFI</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo15getStackSizeSVEEv" title='llvm::AArch64FunctionInfo::getStackSizeSVE' data-ref="_ZNK4llvm19AArch64FunctionInfo15getStackSizeSVEEv" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo15getStackSizeSVEEv">getStackSizeSVE</a>())</td></tr>
<tr><th id="393">393</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="394">394</th><td>    }</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>    <i>// Conservatively estimate whether the negative offset from the frame</i></td></tr>
<tr><th id="397">397</th><td><i>    // pointer will be sufficient to reach. If a function has a smallish</i></td></tr>
<tr><th id="398">398</th><td><i>    // frame, it's less likely to have lots of spills and callee saved</i></td></tr>
<tr><th id="399">399</th><td><i>    // space, so it's all more likely to be within range of the frame pointer.</i></td></tr>
<tr><th id="400">400</th><td><i>    // If it's wrong, we'll materialize the constant and still get to the</i></td></tr>
<tr><th id="401">401</th><td><i>    // object; it's just suboptimal. Negative offsets use the unscaled</i></td></tr>
<tr><th id="402">402</th><td><i>    // load/store instructions, which have a 9-bit signed immediate.</i></td></tr>
<tr><th id="403">403</th><td>    <b>return</b> <a class="local col9 ref" href="#49MFI" title='MFI' data-ref="49MFI" data-ref-filename="49MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv" title='llvm::MachineFrameInfo::getLocalFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv">getLocalFrameSize</a>() &gt;= <var>256</var>;</td></tr>
<tr><th id="404">404</th><td>  }</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="407">407</th><td>}</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a></td></tr>
<tr><th id="410">410</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="51MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="51MF" data-ref-filename="51MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="411">411</th><td>  <em>const</em> <a class="type" href="AArch64FrameLowering.h.html#llvm::AArch64FrameLowering" title='llvm::AArch64FrameLowering' data-ref="llvm::AArch64FrameLowering" data-ref-filename="llvm..AArch64FrameLowering">AArch64FrameLowering</a> *<dfn class="local col2 decl" id="52TFI" title='TFI' data-type='const llvm::AArch64FrameLowering *' data-ref="52TFI" data-ref-filename="52TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::AArch64GenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF" data-ref-filename="51MF">MF</a>);</td></tr>
<tr><th id="412">412</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#52TFI" title='TFI' data-ref="52TFI" data-ref-filename="52TFI">TFI</a>-&gt;<a class="virtual ref fn" href="AArch64FrameLowering.h.html#_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::AArch64FrameLowering::hasFP' data-ref="_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF" data-ref-filename="51MF">MF</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FP" title='llvm::AArch64::FP' data-ref="llvm::AArch64::FP" data-ref-filename="llvm..AArch64..FP">FP</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>;</td></tr>
<tr><th id="413">413</th><td>}</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm19AArch64RegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(</td></tr>
<tr><th id="416">416</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="53MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="53MF" data-ref-filename="53MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="417">417</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="418">418</th><td>}</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::requiresVirtualBaseRegisters' data-ref="_ZNK4llvm19AArch64RegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE">requiresVirtualBaseRegisters</dfn>(</td></tr>
<tr><th id="421">421</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="54MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="54MF" data-ref-filename="54MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="422">422</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="423">423</th><td>}</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><em>bool</em></td></tr>
<tr><th id="426">426</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::useFPForScavengingIndex' data-ref="_ZNK4llvm19AArch64RegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE">useFPForScavengingIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="55MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="55MF" data-ref-filename="55MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="427">427</th><td>  <i>// This function indicates whether the emergency spillslot should be placed</i></td></tr>
<tr><th id="428">428</th><td><i>  // close to the beginning of the stackframe (closer to FP) or the end</i></td></tr>
<tr><th id="429">429</th><td><i>  // (closer to SP).</i></td></tr>
<tr><th id="430">430</th><td><i>  //</i></td></tr>
<tr><th id="431">431</th><td><i>  // The beginning works most reliably if we have a frame pointer.</i></td></tr>
<tr><th id="432">432</th><td><i>  // In the presence of any non-constant space between FP and locals,</i></td></tr>
<tr><th id="433">433</th><td><i>  // (e.g. in case of stack realignment or a scalable SVE area), it is</i></td></tr>
<tr><th id="434">434</th><td><i>  // better to use SP or BP.</i></td></tr>
<tr><th id="435">435</th><td>  <em>const</em> <a class="type" href="AArch64FrameLowering.h.html#llvm::AArch64FrameLowering" title='llvm::AArch64FrameLowering' data-ref="llvm::AArch64FrameLowering" data-ref-filename="llvm..AArch64FrameLowering">AArch64FrameLowering</a> &amp;<dfn class="local col6 decl" id="56TFI" title='TFI' data-type='const llvm::AArch64FrameLowering &amp;' data-ref="56TFI" data-ref-filename="56TFI">TFI</dfn> = *<a class="member fn" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::AArch64GenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col5 ref" href="#55MF" title='MF' data-ref="55MF" data-ref-filename="55MF">MF</a>);</td></tr>
<tr><th id="436">436</th><td>  <em>const</em> <a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a> *<dfn class="local col7 decl" id="57AFI" title='AFI' data-type='const llvm::AArch64FunctionInfo *' data-ref="57AFI" data-ref-filename="57AFI">AFI</dfn> = <a class="local col5 ref" href="#55MF" title='MF' data-ref="55MF" data-ref-filename="55MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="437">437</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!MF.getSubtarget&lt;AArch64Subtarget&gt;().hasSVE() ||</td></tr>
<tr><th id="438">438</th><td>          AFI-&gt;hasCalculatedStackSizeSVE()) &amp;&amp;</td></tr>
<tr><th id="439">439</th><td>         <q>"Expected SVE area to be calculated by this point"</q>);</td></tr>
<tr><th id="440">440</th><td>  <b>return</b> <a class="local col6 ref" href="#56TFI" title='TFI' data-ref="56TFI" data-ref-filename="56TFI">TFI</a>.<a class="virtual ref fn" href="AArch64FrameLowering.h.html#_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::AArch64FrameLowering::hasFP' data-ref="_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col5 ref" href="#55MF" title='MF' data-ref="55MF" data-ref-filename="55MF">MF</a>) &amp;&amp; !<a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::needsStackRealignment' data-ref="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE">needsStackRealignment</a>(<a class="local col5 ref" href="#55MF" title='MF' data-ref="55MF" data-ref-filename="55MF">MF</a>) &amp;&amp; !<a class="local col7 ref" href="#57AFI" title='AFI' data-ref="57AFI" data-ref-filename="57AFI">AFI</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo15getStackSizeSVEEv" title='llvm::AArch64FunctionInfo::getStackSizeSVE' data-ref="_ZNK4llvm19AArch64FunctionInfo15getStackSizeSVEEv" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo15getStackSizeSVEEv">getStackSizeSVE</a>();</td></tr>
<tr><th id="441">441</th><td>}</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm19AArch64RegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(</td></tr>
<tr><th id="444">444</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="58MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="58MF" data-ref-filename="58MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="445">445</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="446">446</th><td>}</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><em>bool</em></td></tr>
<tr><th id="449">449</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::cannotEliminateFrame' data-ref="_ZNK4llvm19AArch64RegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo20cannotEliminateFrameERKNS_15MachineFunctionE">cannotEliminateFrame</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="59MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="59MF" data-ref-filename="59MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="450">450</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col0 decl" id="60MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="60MFI" data-ref-filename="60MFI">MFI</dfn> = <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="451">451</th><td>  <b>if</b> (<a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref field" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options" data-ref-filename="llvm..TargetMachine..Options">Options</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetOptions.h.html#_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE" title='llvm::TargetOptions::DisableFramePointerElim' data-ref="_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE">DisableFramePointerElim</a>(<a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>) &amp;&amp; <a class="local col0 ref" href="#60MFI" title='MFI' data-ref="60MFI" data-ref-filename="60MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12adjustsStackEv" title='llvm::MachineFrameInfo::adjustsStack' data-ref="_ZNK4llvm16MachineFrameInfo12adjustsStackEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12adjustsStackEv">adjustsStack</a>())</td></tr>
<tr><th id="452">452</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="453">453</th><td>  <b>return</b> <a class="local col0 ref" href="#60MFI" title='MFI' data-ref="60MFI" data-ref-filename="60MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() || <a class="local col0 ref" href="#60MFI" title='MFI' data-ref="60MFI" data-ref-filename="60MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19isFrameAddressTakenEv" title='llvm::MachineFrameInfo::isFrameAddressTaken' data-ref="_ZNK4llvm16MachineFrameInfo19isFrameAddressTakenEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo19isFrameAddressTakenEv">isFrameAddressTaken</a>();</td></tr>
<tr><th id="454">454</th><td>}</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><i class="doc">/// needsFrameBaseReg - Returns true if the instruction's frame index</i></td></tr>
<tr><th id="457">457</th><td><i class="doc">/// reference would be better served by a base register other than FP</i></td></tr>
<tr><th id="458">458</th><td><i class="doc">/// or SP. Used by LocalStackFrameAllocation to determine which frame index</i></td></tr>
<tr><th id="459">459</th><td><i class="doc">/// references it should create new base registers for.</i></td></tr>
<tr><th id="460">460</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" title='llvm::AArch64RegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm19AArch64RegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl">needsFrameBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="61MI" title='MI' data-type='llvm::MachineInstr *' data-ref="61MI" data-ref-filename="61MI">MI</dfn>,</td></tr>
<tr><th id="461">461</th><td>                                            <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="62Offset" title='Offset' data-type='int64_t' data-ref="62Offset" data-ref-filename="62Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="462">462</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="63i" title='i' data-type='unsigned int' data-ref="63i" data-ref-filename="63i">i</dfn> = <var>0</var>; !<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#63i" title='i' data-ref="63i" data-ref-filename="63i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>(); ++<a class="local col3 ref" href="#63i" title='i' data-ref="63i" data-ref-filename="63i">i</a>)</td></tr>
<tr><th id="463">463</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(i &lt; MI-&gt;getNumOperands() &amp;&amp;</td></tr>
<tr><th id="464">464</th><td>           <q>"Instr doesn't have FrameIndex operand!"</q>);</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <i>// It's the load/store FI references that cause issues, as it can be difficult</i></td></tr>
<tr><th id="467">467</th><td><i>  // to materialize the offset if it won't fit in the literal field. Estimate</i></td></tr>
<tr><th id="468">468</th><td><i>  // based on the size of the local frame and some conservative assumptions</i></td></tr>
<tr><th id="469">469</th><td><i>  // about the rest of the stack frame (note, this is pre-regalloc, so</i></td></tr>
<tr><th id="470">470</th><td><i>  // we don't know everything for certain yet) whether this offset is likely</i></td></tr>
<tr><th id="471">471</th><td><i>  // to be out of range of the immediate. Return true if so.</i></td></tr>
<tr><th id="472">472</th><td><i></i></td></tr>
<tr><th id="473">473</th><td><i>  // We only generate virtual base registers for loads and stores, so</i></td></tr>
<tr><th id="474">474</th><td><i>  // return false for everything else.</i></td></tr>
<tr><th id="475">475</th><td>  <b>if</b> (!<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="476">476</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <i>// Without a virtual base register, if the function has variable sized</i></td></tr>
<tr><th id="479">479</th><td><i>  // objects, all fixed-size local references will be via the frame pointer,</i></td></tr>
<tr><th id="480">480</th><td><i>  // Approximate the offset and see if it's legal for the instruction.</i></td></tr>
<tr><th id="481">481</th><td><i>  // Note that the incoming offset is based on the SP value at function entry,</i></td></tr>
<tr><th id="482">482</th><td><i>  // so it'll be negative.</i></td></tr>
<tr><th id="483">483</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="64MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="64MF" data-ref-filename="64MF">MF</dfn> = *<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="484">484</th><td>  <em>const</em> <a class="type" href="AArch64FrameLowering.h.html#llvm::AArch64FrameLowering" title='llvm::AArch64FrameLowering' data-ref="llvm::AArch64FrameLowering" data-ref-filename="llvm..AArch64FrameLowering">AArch64FrameLowering</a> *<dfn class="local col5 decl" id="65TFI" title='TFI' data-type='const llvm::AArch64FrameLowering *' data-ref="65TFI" data-ref-filename="65TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::AArch64GenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col4 ref" href="#64MF" title='MF' data-ref="64MF" data-ref-filename="64MF">MF</a>);</td></tr>
<tr><th id="485">485</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="66MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="66MFI" data-ref-filename="66MFI">MFI</dfn> = <a class="local col4 ref" href="#64MF" title='MF' data-ref="64MF" data-ref-filename="64MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <i>// Estimate an offset from the frame pointer.</i></td></tr>
<tr><th id="488">488</th><td><i>  // Conservatively assume all GPR callee-saved registers get pushed.</i></td></tr>
<tr><th id="489">489</th><td><i>  // FP, LR, X19-X28, D8-D15. 64-bits each.</i></td></tr>
<tr><th id="490">490</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="67FPOffset" title='FPOffset' data-type='int64_t' data-ref="67FPOffset" data-ref-filename="67FPOffset">FPOffset</dfn> = <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a> - <var>16</var> * <var>20</var>;</td></tr>
<tr><th id="491">491</th><td>  <i>// Estimate an offset from the stack pointer.</i></td></tr>
<tr><th id="492">492</th><td><i>  // The incoming offset is relating to the SP at the start of the function,</i></td></tr>
<tr><th id="493">493</th><td><i>  // but when we access the local it'll be relative to the SP after local</i></td></tr>
<tr><th id="494">494</th><td><i>  // allocation, so adjust our SP-relative offset by that allocation size.</i></td></tr>
<tr><th id="495">495</th><td>  <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a> += <a class="local col6 ref" href="#66MFI" title='MFI' data-ref="66MFI" data-ref-filename="66MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv" title='llvm::MachineFrameInfo::getLocalFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv">getLocalFrameSize</a>();</td></tr>
<tr><th id="496">496</th><td>  <i>// Assume that we'll have at least some spill slots allocated.</i></td></tr>
<tr><th id="497">497</th><td><i>  // FIXME: This is a total SWAG number. We should run some statistics</i></td></tr>
<tr><th id="498">498</th><td><i>  //        and pick a real one.</i></td></tr>
<tr><th id="499">499</th><td>  <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a> += <var>128</var>; <i>// 128 bytes of spill slots</i></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <i>// If there is a frame pointer, try using it.</i></td></tr>
<tr><th id="502">502</th><td><i>  // The FP is only available if there is no dynamic realignment. We</i></td></tr>
<tr><th id="503">503</th><td><i>  // don't know for sure yet whether we'll need that, so we guess based</i></td></tr>
<tr><th id="504">504</th><td><i>  // on whether there are any local variables that would trigger it.</i></td></tr>
<tr><th id="505">505</th><td>  <b>if</b> (<a class="local col5 ref" href="#65TFI" title='TFI' data-ref="65TFI" data-ref-filename="65TFI">TFI</a>-&gt;<a class="virtual ref fn" href="AArch64FrameLowering.h.html#_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::AArch64FrameLowering::hasFP' data-ref="_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col4 ref" href="#64MF" title='MF' data-ref="64MF" data-ref-filename="64MF">MF</a>) &amp;&amp; <a class="virtual member fn" href="#_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" title='llvm::AArch64RegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl">isFrameOffsetLegal</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FP" title='llvm::AArch64::FP' data-ref="llvm::AArch64::FP" data-ref-filename="llvm..AArch64..FP">FP</a>, <a class="local col7 ref" href="#67FPOffset" title='FPOffset' data-ref="67FPOffset" data-ref-filename="67FPOffset">FPOffset</a>))</td></tr>
<tr><th id="506">506</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <i>// If we can reference via the stack pointer or base pointer, try that.</i></td></tr>
<tr><th id="509">509</th><td><i>  // FIXME: This (and the code that resolves the references) can be improved</i></td></tr>
<tr><th id="510">510</th><td><i>  //        to only disallow SP relative references in the live range of</i></td></tr>
<tr><th id="511">511</th><td><i>  //        the VLA(s). In practice, it's unclear how much difference that</i></td></tr>
<tr><th id="512">512</th><td><i>  //        would make, but it may be worth doing.</i></td></tr>
<tr><th id="513">513</th><td>  <b>if</b> (<a class="virtual member fn" href="#_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" title='llvm::AArch64RegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl">isFrameOffsetLegal</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>, <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset" data-ref-filename="62Offset">Offset</a>))</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>  <i>// If even offset 0 is illegal, we don't want a virtual base register.</i></td></tr>
<tr><th id="517">517</th><td>  <b>if</b> (!<a class="virtual member fn" href="#_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" title='llvm::AArch64RegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl">isFrameOffsetLegal</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>, <var>0</var>))</td></tr>
<tr><th id="518">518</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>  <i>// The offset likely isn't legal; we want to allocate a virtual base register.</i></td></tr>
<tr><th id="521">521</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="522">522</th><td>}</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" title='llvm::AArch64RegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl">isFrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="68MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="68MI" data-ref-filename="68MI">MI</dfn>,</td></tr>
<tr><th id="525">525</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="69BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="69BaseReg" data-ref-filename="69BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="526">526</th><td>                                             <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="70Offset" title='Offset' data-type='int64_t' data-ref="70Offset" data-ref-filename="70Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="527">527</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI &amp;&amp; <q>"Unable to get the legal offset for nil instruction."</q>);</td></tr>
<tr><th id="528">528</th><td>  <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> <dfn class="local col1 decl" id="71SaveOffset" title='SaveOffset' data-type='llvm::StackOffset' data-ref="71SaveOffset" data-ref-filename="71SaveOffset">SaveOffset</dfn> = <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm11StackOffset8getFixedEl" title='llvm::StackOffset::getFixed' data-ref="_ZN4llvm11StackOffset8getFixedEl" data-ref-filename="_ZN4llvm11StackOffset8getFixedEl">getFixed</a>(<a class="local col0 ref" href="#70Offset" title='Offset' data-ref="70Offset" data-ref-filename="70Offset">Offset</a>);</td></tr>
<tr><th id="529">529</th><td>  <b>return</b> <a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl" title='llvm::isAArch64FrameOffsetLegal' data-ref="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl" data-ref-filename="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl">isAArch64FrameOffsetLegal</a>(*<a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI" data-ref-filename="68MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#71SaveOffset" title='SaveOffset' data-ref="71SaveOffset" data-ref-filename="71SaveOffset">SaveOffset</a></span>) &amp; <a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64FrameOffsetIsLegal" title='llvm::AArch64FrameOffsetIsLegal' data-ref="llvm::AArch64FrameOffsetIsLegal" data-ref-filename="llvm..AArch64FrameOffsetIsLegal">AArch64FrameOffsetIsLegal</a>;</td></tr>
<tr><th id="530">530</th><td>}</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><i class="doc">/// Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx</i></td></tr>
<tr><th id="533">533</th><td><i class="doc">/// at the beginning of the basic block.</i></td></tr>
<tr><th id="534">534</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a></td></tr>
<tr><th id="535">535</th><td><a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil" title='llvm::AArch64RegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil">materializeFrameBaseRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="72MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="72MBB" data-ref-filename="72MBB">MBB</dfn>,</td></tr>
<tr><th id="536">536</th><td>                                                  <em>int</em> <dfn class="local col3 decl" id="73FrameIdx" title='FrameIdx' data-type='int' data-ref="73FrameIdx" data-ref-filename="73FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="537">537</th><td>                                                  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="74Offset" title='Offset' data-type='int64_t' data-ref="74Offset" data-ref-filename="74Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="538">538</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="75Ins" title='Ins' data-type='MachineBasicBlock::iterator' data-ref="75Ins" data-ref-filename="75Ins">Ins</dfn> = <a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB" data-ref-filename="72MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="539">539</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col6 decl" id="76DL" title='DL' data-type='llvm::DebugLoc' data-ref="76DL" data-ref-filename="76DL">DL</dfn>; <i>// Defaults to "unknown"</i></td></tr>
<tr><th id="540">540</th><td>  <b>if</b> (<a class="local col5 ref" href="#75Ins" title='Ins' data-ref="75Ins" data-ref-filename="75Ins">Ins</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB" data-ref-filename="72MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="541">541</th><td>    <a class="local col6 ref" href="#76DL" title='DL' data-ref="76DL" data-ref-filename="76DL">DL</a> <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col5 ref" href="#75Ins" title='Ins' data-ref="75Ins" data-ref-filename="75Ins">Ins</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="542">542</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="77MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="77MF" data-ref-filename="77MF">MF</dfn> = *<a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB" data-ref-filename="72MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="543">543</th><td>  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col8 decl" id="78TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="78TII" data-ref-filename="78TII">TII</dfn> =</td></tr>
<tr><th id="544">544</th><td>      <a class="local col7 ref" href="#77MF" title='MF' data-ref="77MF" data-ref-filename="77MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" title='llvm::AArch64Subtarget::getInstrInfo' data-ref="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="545">545</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="79MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="79MCID" data-ref-filename="79MCID">MCID</dfn> = <a class="local col8 ref" href="#78TII" title='TII' data-ref="78TII" data-ref-filename="78TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>);</td></tr>
<tr><th id="546">546</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="80MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="80MRI" data-ref-filename="80MRI">MRI</dfn> = <a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB" data-ref-filename="72MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="547">547</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="81BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="81BaseReg" data-ref-filename="81BaseReg">BaseReg</dfn> = <a class="local col0 ref" href="#80MRI" title='MRI' data-ref="80MRI" data-ref-filename="80MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>);</td></tr>
<tr><th id="548">548</th><td>  <a class="local col0 ref" href="#80MRI" title='MRI' data-ref="80MRI" data-ref-filename="80MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#81BaseReg" title='BaseReg' data-ref="81BaseReg" data-ref-filename="81BaseReg">BaseReg</a>, <a class="local col8 ref" href="#78TII" title='TII' data-ref="78TII" data-ref-filename="78TII">TII</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col9 ref" href="#79MCID" title='MCID' data-ref="79MCID" data-ref-filename="79MCID">MCID</a>, <var>0</var>, <b>this</b>, <a class="local col7 ref" href="#77MF" title='MF' data-ref="77MF" data-ref-filename="77MF">MF</a>));</td></tr>
<tr><th id="549">549</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="82Shifter" title='Shifter' data-type='unsigned int' data-ref="82Shifter" data-ref-filename="82Shifter">Shifter</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>, <var>0</var>);</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB" data-ref-filename="72MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#75Ins" title='Ins' data-ref="75Ins" data-ref-filename="75Ins">Ins</a>, <a class="local col6 ref" href="#76DL" title='DL' data-ref="76DL" data-ref-filename="76DL">DL</a>, <a class="local col9 ref" href="#79MCID" title='MCID' data-ref="79MCID" data-ref-filename="79MCID">MCID</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#81BaseReg" title='BaseReg' data-ref="81BaseReg" data-ref-filename="81BaseReg">BaseReg</a>)</td></tr>
<tr><th id="552">552</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col3 ref" href="#73FrameIdx" title='FrameIdx' data-ref="73FrameIdx" data-ref-filename="73FrameIdx">FrameIdx</a>)</td></tr>
<tr><th id="553">553</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#74Offset" title='Offset' data-ref="74Offset" data-ref-filename="74Offset">Offset</a>)</td></tr>
<tr><th id="554">554</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#82Shifter" title='Shifter' data-ref="82Shifter" data-ref-filename="82Shifter">Shifter</a>);</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>  <b>return</b> <a class="local col1 ref" href="#81BaseReg" title='BaseReg' data-ref="81BaseReg" data-ref-filename="81BaseReg">BaseReg</a>;</td></tr>
<tr><th id="557">557</th><td>}</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><em>void</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl" title='llvm::AArch64RegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm19AArch64RegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl">resolveFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="83MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="83MI" data-ref-filename="83MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="84BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="84BaseReg" data-ref-filename="84BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="560">560</th><td>                                            <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="85Offset" title='Offset' data-type='int64_t' data-ref="85Offset" data-ref-filename="85Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="561">561</th><td>  <i>// ARM doesn't need the general 64-bit offsets</i></td></tr>
<tr><th id="562">562</th><td>  <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> <dfn class="local col6 decl" id="86Off" title='Off' data-type='llvm::StackOffset' data-ref="86Off" data-ref-filename="86Off">Off</dfn> = <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm11StackOffset8getFixedEl" title='llvm::StackOffset::getFixed' data-ref="_ZN4llvm11StackOffset8getFixedEl" data-ref-filename="_ZN4llvm11StackOffset8getFixedEl">getFixed</a>(<a class="local col5 ref" href="#85Offset" title='Offset' data-ref="85Offset" data-ref-filename="85Offset">Offset</a>);</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="87i" title='i' data-type='unsigned int' data-ref="87i" data-ref-filename="87i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="565">565</th><td>  <b>while</b> (!<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#87i" title='i' data-ref="87i" data-ref-filename="87i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="566">566</th><td>    ++<a class="local col7 ref" href="#87i" title='i' data-ref="87i" data-ref-filename="87i">i</a>;</td></tr>
<tr><th id="567">567</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(i &lt; MI.getNumOperands() &amp;&amp; <q>"Instr doesn't have FrameIndex operand!"</q>);</td></tr>
<tr><th id="568">568</th><td>  }</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="88MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="88MF" data-ref-filename="88MF">MF</dfn> = <a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="571">571</th><td>  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col9 decl" id="89TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="89TII" data-ref-filename="89TII">TII</dfn> =</td></tr>
<tr><th id="572">572</th><td>      <a class="local col8 ref" href="#88MF" title='MF' data-ref="88MF" data-ref-filename="88MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" title='llvm::AArch64Subtarget::getInstrInfo' data-ref="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="573">573</th><td>  <em>bool</em> <dfn class="local col0 decl" id="90Done" title='Done' data-type='bool' data-ref="90Done" data-ref-filename="90Done">Done</dfn> = <a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRNS_11StackOffsetEPKNS_16AArch64InstrInfoE" title='llvm::rewriteAArch64FrameIndex' data-ref="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRNS_11StackOffsetEPKNS_16AArch64InstrInfoE" data-ref-filename="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRNS_11StackOffsetEPKNS_16AArch64InstrInfoE">rewriteAArch64FrameIndex</a>(<span class='refarg'><a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a></span>, <a class="local col7 ref" href="#87i" title='i' data-ref="87i" data-ref-filename="87i">i</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#84BaseReg" title='BaseReg' data-ref="84BaseReg" data-ref-filename="84BaseReg">BaseReg</a>, <span class='refarg'><a class="local col6 ref" href="#86Off" title='Off' data-ref="86Off" data-ref-filename="86Off">Off</a></span>, <a class="local col9 ref" href="#89TII" title='TII' data-ref="89TII" data-ref-filename="89TII">TII</a>);</td></tr>
<tr><th id="574">574</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Done &amp;&amp; <q>"Unable to resolve frame index!"</q>);</td></tr>
<tr><th id="575">575</th><td>  (<em>void</em>)<a class="local col0 ref" href="#90Done" title='Done' data-ref="90Done" data-ref-filename="90Done">Done</a>;</td></tr>
<tr><th id="576">576</th><td>}</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td><i  data-doc="_ZL35createScratchRegisterForInstructionRN4llvm12MachineInstrEPKNS_16AArch64InstrInfoE">// Create a scratch register for the frame index elimination in an instruction.</i></td></tr>
<tr><th id="579">579</th><td><i  data-doc="_ZL35createScratchRegisterForInstructionRN4llvm12MachineInstrEPKNS_16AArch64InstrInfoE">// This function has special handling of stack tagging loop pseudos, in which</i></td></tr>
<tr><th id="580">580</th><td><i  data-doc="_ZL35createScratchRegisterForInstructionRN4llvm12MachineInstrEPKNS_16AArch64InstrInfoE">// case it can also change the instruction opcode (but not the operands).</i></td></tr>
<tr><th id="581">581</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a></td></tr>
<tr><th id="582">582</th><td><dfn class="tu decl def fn" id="_ZL35createScratchRegisterForInstructionRN4llvm12MachineInstrEPKNS_16AArch64InstrInfoE" title='createScratchRegisterForInstruction' data-type='llvm::Register createScratchRegisterForInstruction(llvm::MachineInstr &amp; MI, const llvm::AArch64InstrInfo * TII)' data-ref="_ZL35createScratchRegisterForInstructionRN4llvm12MachineInstrEPKNS_16AArch64InstrInfoE" data-ref-filename="_ZL35createScratchRegisterForInstructionRN4llvm12MachineInstrEPKNS_16AArch64InstrInfoE">createScratchRegisterForInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="91MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="91MI" data-ref-filename="91MI">MI</dfn>,</td></tr>
<tr><th id="583">583</th><td>                                    <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col2 decl" id="92TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="92TII" data-ref-filename="92TII">TII</dfn>) {</td></tr>
<tr><th id="584">584</th><td>  <i>// ST*Gloop have a reserved scratch register in operand 1. Use it, and also</i></td></tr>
<tr><th id="585">585</th><td><i>  // replace the instruction with the writeback variant because it will now</i></td></tr>
<tr><th id="586">586</th><td><i>  // satisfy the operand constraints for it.</i></td></tr>
<tr><th id="587">587</th><td>  <b>if</b> (<a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI" data-ref-filename="91MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGloop" title='llvm::AArch64::STGloop' data-ref="llvm::AArch64::STGloop" data-ref-filename="llvm..AArch64..STGloop">STGloop</a>) {</td></tr>
<tr><th id="588">588</th><td>    <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI" data-ref-filename="91MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col2 ref" href="#92TII" title='TII' data-ref="92TII" data-ref-filename="92TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGloop_wback" title='llvm::AArch64::STGloop_wback' data-ref="llvm::AArch64::STGloop_wback" data-ref-filename="llvm..AArch64..STGloop_wback">STGloop_wback</a>));</td></tr>
<tr><th id="589">589</th><td>    <b>return</b> <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI" data-ref-filename="91MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="590">590</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI" data-ref-filename="91MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZGloop" title='llvm::AArch64::STZGloop' data-ref="llvm::AArch64::STZGloop" data-ref-filename="llvm..AArch64..STZGloop">STZGloop</a>) {</td></tr>
<tr><th id="591">591</th><td>    <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI" data-ref-filename="91MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col2 ref" href="#92TII" title='TII' data-ref="92TII" data-ref-filename="92TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZGloop_wback" title='llvm::AArch64::STZGloop_wback' data-ref="llvm::AArch64::STZGloop_wback" data-ref-filename="llvm..AArch64..STZGloop_wback">STZGloop_wback</a>));</td></tr>
<tr><th id="592">592</th><td>    <b>return</b> <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI" data-ref-filename="91MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="593">593</th><td>  } <b>else</b> {</td></tr>
<tr><th id="594">594</th><td>    <b>return</b> <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI" data-ref-filename="91MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(</td></tr>
<tr><th id="595">595</th><td>        &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="596">596</th><td>  }</td></tr>
<tr><th id="597">597</th><td>}</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td><em>void</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo16getOffsetOpcodesERKNS_11StackOffsetERNS_15SmallVectorImplImEE" title='llvm::AArch64RegisterInfo::getOffsetOpcodes' data-ref="_ZNK4llvm19AArch64RegisterInfo16getOffsetOpcodesERKNS_11StackOffsetERNS_15SmallVectorImplImEE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo16getOffsetOpcodesERKNS_11StackOffsetERNS_15SmallVectorImplImEE">getOffsetOpcodes</dfn>(</td></tr>
<tr><th id="600">600</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> &amp;<dfn class="local col3 decl" id="93Offset" title='Offset' data-type='const llvm::StackOffset &amp;' data-ref="93Offset" data-ref-filename="93Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt; &amp;<dfn class="local col4 decl" id="94Ops" title='Ops' data-type='SmallVectorImpl&lt;uint64_t&gt; &amp;' data-ref="94Ops" data-ref-filename="94Ops">Ops</dfn>) <em>const</em> {</td></tr>
<tr><th id="601">601</th><td>  <i>// The smallest scalable element supported by scaled SVE addressing</i></td></tr>
<tr><th id="602">602</th><td><i>  // modes are predicates, which are 2 scalable bytes in size. So the scalable</i></td></tr>
<tr><th id="603">603</th><td><i>  // byte offset must always be a multiple of 2.</i></td></tr>
<tr><th id="604">604</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset.getScalable() % <var>2</var> == <var>0</var> &amp;&amp; <q>"Invalid frame offset"</q>);</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <i>// Add fixed-sized offset using existing DIExpression interface.</i></td></tr>
<tr><th id="607">607</th><td>  <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression" data-ref-filename="llvm..DIExpression">DIExpression</a>::<a class="ref fn" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZN4llvm12DIExpression12appendOffsetERNS_15SmallVectorImplImEEl" title='llvm::DIExpression::appendOffset' data-ref="_ZN4llvm12DIExpression12appendOffsetERNS_15SmallVectorImplImEEl" data-ref-filename="_ZN4llvm12DIExpression12appendOffsetERNS_15SmallVectorImplImEEl">appendOffset</a>(<span class='refarg'><a class="local col4 ref" href="#94Ops" title='Ops' data-ref="94Ops" data-ref-filename="94Ops">Ops</a></span>, <a class="local col3 ref" href="#93Offset" title='Offset' data-ref="93Offset" data-ref-filename="93Offset">Offset</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset8getFixedEv" title='llvm::StackOffset::getFixed' data-ref="_ZNK4llvm11StackOffset8getFixedEv" data-ref-filename="_ZNK4llvm11StackOffset8getFixedEv">getFixed</a>());</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95VG" title='VG' data-type='unsigned int' data-ref="95VG" data-ref-filename="95VG">VG</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb">getDwarfRegNum</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::VG" title='llvm::AArch64::VG' data-ref="llvm::AArch64::VG" data-ref-filename="llvm..AArch64..VG">VG</a>, <b>true</b>);</td></tr>
<tr><th id="610">610</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="96VGSized" title='VGSized' data-type='int64_t' data-ref="96VGSized" data-ref-filename="96VGSized">VGSized</dfn> = <a class="local col3 ref" href="#93Offset" title='Offset' data-ref="93Offset" data-ref-filename="93Offset">Offset</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset11getScalableEv" title='llvm::StackOffset::getScalable' data-ref="_ZNK4llvm11StackOffset11getScalableEv" data-ref-filename="_ZNK4llvm11StackOffset11getScalableEv">getScalable</a>() / <var>2</var>;</td></tr>
<tr><th id="611">611</th><td>  <b>if</b> (<a class="local col6 ref" href="#96VGSized" title='VGSized' data-ref="96VGSized" data-ref-filename="96VGSized">VGSized</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="612">612</th><td>    <a class="local col4 ref" href="#94Ops" title='Ops' data-ref="94Ops" data-ref-filename="94Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#509" title='llvm::dwarf::DW_OP_constu' data-ref="llvm::dwarf::DW_OP_constu" data-ref-filename="llvm..dwarf..DW_OP_constu">DW_OP_constu</a>);</td></tr>
<tr><th id="613">613</th><td>    <a class="local col4 ref" href="#94Ops" title='Ops' data-ref="94Ops" data-ref-filename="94Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#96VGSized" title='VGSized' data-ref="96VGSized" data-ref-filename="96VGSized">VGSized</a>);</td></tr>
<tr><th id="614">614</th><td>    <a class="local col4 ref" href="#94Ops" title='Ops' data-ref="94Ops" data-ref-filename="94Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendESt16initializer_listIT_E" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendESt16initializer_listIT_E" data-ref-filename="_ZN4llvm15SmallVectorImpl6appendESt16initializer_listIT_E">append</a>({<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#639" title='llvm::dwarf::DW_OP_bregx' data-ref="llvm::dwarf::DW_OP_bregx" data-ref-filename="llvm..dwarf..DW_OP_bregx">DW_OP_bregx</a>, <a class="local col5 ref" href="#95VG" title='VG' data-ref="95VG" data-ref-filename="95VG">VG</a>, <var>0ULL</var>});</td></tr>
<tr><th id="615">615</th><td>    <a class="local col4 ref" href="#94Ops" title='Ops' data-ref="94Ops" data-ref-filename="94Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#523" title='llvm::dwarf::DW_OP_mul' data-ref="llvm::dwarf::DW_OP_mul" data-ref-filename="llvm..dwarf..DW_OP_mul">DW_OP_mul</a>);</td></tr>
<tr><th id="616">616</th><td>    <a class="local col4 ref" href="#94Ops" title='Ops' data-ref="94Ops" data-ref-filename="94Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#527" title='llvm::dwarf::DW_OP_plus' data-ref="llvm::dwarf::DW_OP_plus" data-ref-filename="llvm..dwarf..DW_OP_plus">DW_OP_plus</a>);</td></tr>
<tr><th id="617">617</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#96VGSized" title='VGSized' data-ref="96VGSized" data-ref-filename="96VGSized">VGSized</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="618">618</th><td>    <a class="local col4 ref" href="#94Ops" title='Ops' data-ref="94Ops" data-ref-filename="94Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#509" title='llvm::dwarf::DW_OP_constu' data-ref="llvm::dwarf::DW_OP_constu" data-ref-filename="llvm..dwarf..DW_OP_constu">DW_OP_constu</a>);</td></tr>
<tr><th id="619">619</th><td>    <a class="local col4 ref" href="#94Ops" title='Ops' data-ref="94Ops" data-ref-filename="94Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(-<a class="local col6 ref" href="#96VGSized" title='VGSized' data-ref="96VGSized" data-ref-filename="96VGSized">VGSized</a>);</td></tr>
<tr><th id="620">620</th><td>    <a class="local col4 ref" href="#94Ops" title='Ops' data-ref="94Ops" data-ref-filename="94Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendESt16initializer_listIT_E" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendESt16initializer_listIT_E" data-ref-filename="_ZN4llvm15SmallVectorImpl6appendESt16initializer_listIT_E">append</a>({<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#639" title='llvm::dwarf::DW_OP_bregx' data-ref="llvm::dwarf::DW_OP_bregx" data-ref-filename="llvm..dwarf..DW_OP_bregx">DW_OP_bregx</a>, <a class="local col5 ref" href="#95VG" title='VG' data-ref="95VG" data-ref-filename="95VG">VG</a>, <var>0ULL</var>});</td></tr>
<tr><th id="621">621</th><td>    <a class="local col4 ref" href="#94Ops" title='Ops' data-ref="94Ops" data-ref-filename="94Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#523" title='llvm::dwarf::DW_OP_mul' data-ref="llvm::dwarf::DW_OP_mul" data-ref-filename="llvm..dwarf..DW_OP_mul">DW_OP_mul</a>);</td></tr>
<tr><th id="622">622</th><td>    <a class="local col4 ref" href="#94Ops" title='Ops' data-ref="94Ops" data-ref-filename="94Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#521" title='llvm::dwarf::DW_OP_minus' data-ref="llvm::dwarf::DW_OP_minus" data-ref-filename="llvm..dwarf..DW_OP_minus">DW_OP_minus</a>);</td></tr>
<tr><th id="623">623</th><td>  }</td></tr>
<tr><th id="624">624</th><td>}</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><em>void</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::AArch64RegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm19AArch64RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="97II" title='II' data-type='MachineBasicBlock::iterator' data-ref="97II" data-ref-filename="97II">II</dfn>,</td></tr>
<tr><th id="627">627</th><td>                                              <em>int</em> <dfn class="local col8 decl" id="98SPAdj" title='SPAdj' data-type='int' data-ref="98SPAdj" data-ref-filename="98SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="99FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="99FIOperandNum" data-ref-filename="99FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="628">628</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col0 decl" id="100RS" title='RS' data-type='llvm::RegScavenger *' data-ref="100RS" data-ref-filename="100RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="629">629</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SPAdj == <var>0</var> &amp;&amp; <q>"Unexpected"</q>);</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="101MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="101MI" data-ref-filename="101MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#97II" title='II' data-ref="97II" data-ref-filename="97II">II</a>;</td></tr>
<tr><th id="632">632</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="102MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="102MBB" data-ref-filename="102MBB">MBB</dfn> = *<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="633">633</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="103MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="103MF" data-ref-filename="103MF">MF</dfn> = *<a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB" data-ref-filename="102MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="634">634</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="104MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="104MFI" data-ref-filename="104MFI">MFI</dfn> = <a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="635">635</th><td>  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col5 decl" id="105TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="105TII" data-ref-filename="105TII">TII</dfn> =</td></tr>
<tr><th id="636">636</th><td>      <a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" title='llvm::AArch64Subtarget::getInstrInfo' data-ref="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="637">637</th><td>  <em>const</em> <a class="type" href="AArch64FrameLowering.h.html#llvm::AArch64FrameLowering" title='llvm::AArch64FrameLowering' data-ref="llvm::AArch64FrameLowering" data-ref-filename="llvm..AArch64FrameLowering">AArch64FrameLowering</a> *<dfn class="local col6 decl" id="106TFI" title='TFI' data-type='const llvm::AArch64FrameLowering *' data-ref="106TFI" data-ref-filename="106TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::AArch64GenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>);</td></tr>
<tr><th id="638">638</th><td>  <em>int</em> <dfn class="local col7 decl" id="107FrameIndex" title='FrameIndex' data-type='int' data-ref="107FrameIndex" data-ref-filename="107FrameIndex">FrameIndex</dfn> = <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#99FIOperandNum" title='FIOperandNum' data-ref="99FIOperandNum" data-ref-filename="99FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="639">639</th><td>  <em>bool</em> <dfn class="local col8 decl" id="108Tagged" title='Tagged' data-type='bool' data-ref="108Tagged" data-ref-filename="108Tagged">Tagged</dfn> =</td></tr>
<tr><th id="640">640</th><td>      <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#99FIOperandNum" title='FIOperandNum' data-ref="99FIOperandNum" data-ref-filename="99FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() &amp; <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_TAGGED" title='llvm::AArch64II::MO_TAGGED' data-ref="llvm::AArch64II::MO_TAGGED" data-ref-filename="llvm..AArch64II..MO_TAGGED">MO_TAGGED</a>;</td></tr>
<tr><th id="641">641</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="109FrameReg" title='FrameReg' data-type='llvm::Register' data-ref="109FrameReg" data-ref-filename="109FrameReg">FrameReg</dfn>;</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <i>// Special handling of dbg_value, stackmap patchpoint statepoint instructions.</i></td></tr>
<tr><th id="644">644</th><td>  <b>if</b> (<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#119" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP" data-ref-filename="llvm..TargetOpcode..STACKMAP">STACKMAP</a> ||</td></tr>
<tr><th id="645">645</th><td>      <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#129" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT" data-ref-filename="llvm..TargetOpcode..PATCHPOINT">PATCHPOINT</a> ||</td></tr>
<tr><th id="646">646</th><td>      <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#147" title='llvm::TargetOpcode::STATEPOINT' data-ref="llvm::TargetOpcode::STATEPOINT" data-ref-filename="llvm..TargetOpcode..STATEPOINT">STATEPOINT</a>) {</td></tr>
<tr><th id="647">647</th><td>    <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> <dfn class="local col0 decl" id="110Offset" title='Offset' data-type='llvm::StackOffset' data-ref="110Offset" data-ref-filename="110Offset">Offset</dfn> =</td></tr>
<tr><th id="648">648</th><td>        <a class="local col6 ref" href="#106TFI" title='TFI' data-ref="106TFI" data-ref-filename="106TFI">TFI</a>-&gt;<a class="ref fn" href="AArch64FrameLowering.h.html#_ZNK4llvm20AArch64FrameLowering26resolveFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterEbb" title='llvm::AArch64FrameLowering::resolveFrameIndexReference' data-ref="_ZNK4llvm20AArch64FrameLowering26resolveFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterEbb" data-ref-filename="_ZNK4llvm20AArch64FrameLowering26resolveFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterEbb">resolveFrameIndexReference</a>(<a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>, <a class="local col7 ref" href="#107FrameIndex" title='FrameIndex' data-ref="107FrameIndex" data-ref-filename="107FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col9 ref" href="#109FrameReg" title='FrameReg' data-ref="109FrameReg" data-ref-filename="109FrameReg">FrameReg</a></span>,</td></tr>
<tr><th id="649">649</th><td>                                        <i>/*PreferFP=*/</i><b>true</b>,</td></tr>
<tr><th id="650">650</th><td>                                        <i>/*ForSimm=*/</i><b>false</b>);</td></tr>
<tr><th id="651">651</th><td>    <a class="local col0 ref" href="#110Offset" title='Offset' data-ref="110Offset" data-ref-filename="110Offset">Offset</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvmpLERT_RKS0_" title='llvm::operator+=' data-ref="_ZN4llvmpLERT_RKS0_" data-ref-filename="_ZN4llvmpLERT_RKS0_">+=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm11StackOffset8getFixedEl" title='llvm::StackOffset::getFixed' data-ref="_ZN4llvm11StackOffset8getFixedEl" data-ref-filename="_ZN4llvm11StackOffset8getFixedEl">getFixed</a>(<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#99FIOperandNum" title='FIOperandNum' data-ref="99FIOperandNum" data-ref-filename="99FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="652">652</th><td>    <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#99FIOperandNum" title='FIOperandNum' data-ref="99FIOperandNum" data-ref-filename="99FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#109FrameReg" title='FrameReg' data-ref="109FrameReg" data-ref-filename="109FrameReg">FrameReg</a>, <b>false</b> <i>/*isDef*/</i>);</td></tr>
<tr><th id="653">653</th><td>    <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#99FIOperandNum" title='FIOperandNum' data-ref="99FIOperandNum" data-ref-filename="99FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col0 ref" href="#110Offset" title='Offset' data-ref="110Offset" data-ref-filename="110Offset">Offset</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset8getFixedEv" title='llvm::StackOffset::getFixed' data-ref="_ZNK4llvm11StackOffset8getFixedEv" data-ref-filename="_ZNK4llvm11StackOffset8getFixedEv">getFixed</a>());</td></tr>
<tr><th id="654">654</th><td>    <b>return</b>;</td></tr>
<tr><th id="655">655</th><td>  }</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>  <b>if</b> (<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#152" title='llvm::TargetOpcode::LOCAL_ESCAPE' data-ref="llvm::TargetOpcode::LOCAL_ESCAPE" data-ref-filename="llvm..TargetOpcode..LOCAL_ESCAPE">LOCAL_ESCAPE</a>) {</td></tr>
<tr><th id="658">658</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="111FI" title='FI' data-type='llvm::MachineOperand &amp;' data-ref="111FI" data-ref-filename="111FI">FI</dfn> = <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#99FIOperandNum" title='FIOperandNum' data-ref="99FIOperandNum" data-ref-filename="99FIOperandNum">FIOperandNum</a>);</td></tr>
<tr><th id="659">659</th><td>    <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> <dfn class="local col2 decl" id="112Offset" title='Offset' data-type='llvm::StackOffset' data-ref="112Offset" data-ref-filename="112Offset">Offset</dfn> = <a class="local col6 ref" href="#106TFI" title='TFI' data-ref="106TFI" data-ref-filename="106TFI">TFI</a>-&gt;<a class="virtual ref fn" href="AArch64FrameLowering.h.html#_ZNK4llvm20AArch64FrameLowering30getNonLocalFrameIndexReferenceERKNS_15MachineFunctionEi" title='llvm::AArch64FrameLowering::getNonLocalFrameIndexReference' data-ref="_ZNK4llvm20AArch64FrameLowering30getNonLocalFrameIndexReferenceERKNS_15MachineFunctionEi" data-ref-filename="_ZNK4llvm20AArch64FrameLowering30getNonLocalFrameIndexReferenceERKNS_15MachineFunctionEi">getNonLocalFrameIndexReference</a>(<a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>, <a class="local col7 ref" href="#107FrameIndex" title='FrameIndex' data-ref="107FrameIndex" data-ref-filename="107FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="660">660</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Offset.getScalable() &amp;&amp;</td></tr>
<tr><th id="661">661</th><td>           <q>"Frame offsets with a scalable component are not supported"</q>);</td></tr>
<tr><th id="662">662</th><td>    <a class="local col1 ref" href="#111FI" title='FI' data-ref="111FI" data-ref-filename="111FI">FI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col2 ref" href="#112Offset" title='Offset' data-ref="112Offset" data-ref-filename="112Offset">Offset</a>.<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset8getFixedEv" title='llvm::StackOffset::getFixed' data-ref="_ZNK4llvm11StackOffset8getFixedEv" data-ref-filename="_ZNK4llvm11StackOffset8getFixedEv">getFixed</a>());</td></tr>
<tr><th id="663">663</th><td>    <b>return</b>;</td></tr>
<tr><th id="664">664</th><td>  }</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>  <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm11StackOffsetC1Ev" title='llvm::StackOffset::StackOffset' data-ref="_ZN4llvm11StackOffsetC1Ev" data-ref-filename="_ZN4llvm11StackOffsetC1Ev"></a><dfn class="local col3 decl" id="113Offset" title='Offset' data-type='llvm::StackOffset' data-ref="113Offset" data-ref-filename="113Offset">Offset</dfn>;</td></tr>
<tr><th id="667">667</th><td>  <b>if</b> (<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TAGPstack" title='llvm::AArch64::TAGPstack' data-ref="llvm::AArch64::TAGPstack" data-ref-filename="llvm..AArch64..TAGPstack">TAGPstack</a>) {</td></tr>
<tr><th id="668">668</th><td>    <i>// TAGPstack must use the virtual frame register in its 3rd operand.</i></td></tr>
<tr><th id="669">669</th><td>    <em>const</em> <a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a> *<dfn class="local col4 decl" id="114AFI" title='AFI' data-type='const llvm::AArch64FunctionInfo *' data-ref="114AFI" data-ref-filename="114AFI">AFI</dfn> = <a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo" data-ref-filename="llvm..AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="670">670</th><td>    <a class="local col9 ref" href="#109FrameReg" title='FrameReg' data-ref="109FrameReg" data-ref-filename="109FrameReg">FrameReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="671">671</th><td>    <a class="local col3 ref" href="#113Offset" title='Offset' data-ref="113Offset" data-ref-filename="113Offset">Offset</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#130" title='llvm::StackOffset::operator=' data-ref="_ZN4llvm11StackOffsetaSEOS0_" data-ref-filename="_ZN4llvm11StackOffsetaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm11StackOffset8getFixedEl" title='llvm::StackOffset::getFixed' data-ref="_ZN4llvm11StackOffset8getFixedEl" data-ref-filename="_ZN4llvm11StackOffset8getFixedEl">getFixed</a>(<a class="local col4 ref" href="#104MFI" title='MFI' data-ref="104MFI" data-ref-filename="104MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col7 ref" href="#107FrameIndex" title='FrameIndex' data-ref="107FrameIndex" data-ref-filename="107FrameIndex">FrameIndex</a>) +</td></tr>
<tr><th id="672">672</th><td>                                      <a class="local col4 ref" href="#114AFI" title='AFI' data-ref="114AFI" data-ref-filename="114AFI">AFI</a>-&gt;<a class="ref fn" href="AArch64MachineFunctionInfo.h.html#_ZNK4llvm19AArch64FunctionInfo26getTaggedBasePointerOffsetEv" title='llvm::AArch64FunctionInfo::getTaggedBasePointerOffset' data-ref="_ZNK4llvm19AArch64FunctionInfo26getTaggedBasePointerOffsetEv" data-ref-filename="_ZNK4llvm19AArch64FunctionInfo26getTaggedBasePointerOffsetEv">getTaggedBasePointerOffset</a>());</td></tr>
<tr><th id="673">673</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#108Tagged" title='Tagged' data-ref="108Tagged" data-ref-filename="108Tagged">Tagged</a>) {</td></tr>
<tr><th id="674">674</th><td>    <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a> <dfn class="local col5 decl" id="115SPOffset" title='SPOffset' data-type='llvm::StackOffset' data-ref="115SPOffset" data-ref-filename="115SPOffset">SPOffset</dfn> = <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm11StackOffset8getFixedEl" title='llvm::StackOffset::getFixed' data-ref="_ZN4llvm11StackOffset8getFixedEl" data-ref-filename="_ZN4llvm11StackOffset8getFixedEl">getFixed</a>(</td></tr>
<tr><th id="675">675</th><td>        <a class="local col4 ref" href="#104MFI" title='MFI' data-ref="104MFI" data-ref-filename="104MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col7 ref" href="#107FrameIndex" title='FrameIndex' data-ref="107FrameIndex" data-ref-filename="107FrameIndex">FrameIndex</a>) + (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>)<a class="local col4 ref" href="#104MFI" title='MFI' data-ref="104MFI" data-ref-filename="104MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>());</td></tr>
<tr><th id="676">676</th><td>    <b>if</b> (<a class="local col4 ref" href="#104MFI" title='MFI' data-ref="104MFI" data-ref-filename="104MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>() ||</td></tr>
<tr><th id="677">677</th><td>        <a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl" title='llvm::isAArch64FrameOffsetLegal' data-ref="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl" data-ref-filename="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERNS_11StackOffsetEPbPjPl">isAArch64FrameOffsetLegal</a>(<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>, <span class='refarg'><a class="local col5 ref" href="#115SPOffset" title='SPOffset' data-ref="115SPOffset" data-ref-filename="115SPOffset">SPOffset</a></span>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b>) !=</td></tr>
<tr><th id="678">678</th><td>            (<a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64FrameOffsetCanUpdate" title='llvm::AArch64FrameOffsetCanUpdate' data-ref="llvm::AArch64FrameOffsetCanUpdate" data-ref-filename="llvm..AArch64FrameOffsetCanUpdate">AArch64FrameOffsetCanUpdate</a> | <a class="enum" href="AArch64InstrInfo.h.html#llvm::AArch64FrameOffsetIsLegal" title='llvm::AArch64FrameOffsetIsLegal' data-ref="llvm::AArch64FrameOffsetIsLegal" data-ref-filename="llvm..AArch64FrameOffsetIsLegal">AArch64FrameOffsetIsLegal</a>)) {</td></tr>
<tr><th id="679">679</th><td>      <i>// Can't update to SP + offset in place. Precalculate the tagged pointer</i></td></tr>
<tr><th id="680">680</th><td><i>      // in a scratch register.</i></td></tr>
<tr><th id="681">681</th><td>      <a class="local col3 ref" href="#113Offset" title='Offset' data-ref="113Offset" data-ref-filename="113Offset">Offset</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#130" title='llvm::StackOffset::operator=' data-ref="_ZN4llvm11StackOffsetaSEOS0_" data-ref-filename="_ZN4llvm11StackOffsetaSEOS0_">=</a> <a class="local col6 ref" href="#106TFI" title='TFI' data-ref="106TFI" data-ref-filename="106TFI">TFI</a>-&gt;<a class="ref fn" href="AArch64FrameLowering.h.html#_ZNK4llvm20AArch64FrameLowering26resolveFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterEbb" title='llvm::AArch64FrameLowering::resolveFrameIndexReference' data-ref="_ZNK4llvm20AArch64FrameLowering26resolveFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterEbb" data-ref-filename="_ZNK4llvm20AArch64FrameLowering26resolveFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterEbb">resolveFrameIndexReference</a>(</td></tr>
<tr><th id="682">682</th><td>          <a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>, <a class="local col7 ref" href="#107FrameIndex" title='FrameIndex' data-ref="107FrameIndex" data-ref-filename="107FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col9 ref" href="#109FrameReg" title='FrameReg' data-ref="109FrameReg" data-ref-filename="109FrameReg">FrameReg</a></span>, <i>/*PreferFP=*/</i><b>false</b>, <i>/*ForSimm=*/</i><b>true</b>);</td></tr>
<tr><th id="683">683</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="116ScratchReg" title='ScratchReg' data-type='llvm::Register' data-ref="116ScratchReg" data-ref-filename="116ScratchReg">ScratchReg</dfn> =</td></tr>
<tr><th id="684">684</th><td>          <a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="685">685</th><td>      <a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832" title='llvm::emitFrameOffset' data-ref="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832" data-ref-filename="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832">emitFrameOffset</a>(<span class='refarg'><a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB" data-ref-filename="102MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97II" title='II' data-ref="97II" data-ref-filename="97II">II</a>, <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#116ScratchReg" title='ScratchReg' data-ref="116ScratchReg" data-ref-filename="116ScratchReg">ScratchReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#109FrameReg" title='FrameReg' data-ref="109FrameReg" data-ref-filename="109FrameReg">FrameReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#130" title='llvm::StackOffset::StackOffset' data-ref="_ZN4llvm11StackOffsetC1ERKS0_" data-ref-filename="_ZN4llvm11StackOffsetC1ERKS0_"></a><a class="local col3 ref" href="#113Offset" title='Offset' data-ref="113Offset" data-ref-filename="113Offset">Offset</a>,</td></tr>
<tr><th id="686">686</th><td>                      <a class="local col5 ref" href="#105TII" title='TII' data-ref="105TII" data-ref-filename="105TII">TII</a>);</td></tr>
<tr><th id="687">687</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB" data-ref-filename="102MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a></span>, <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col5 ref" href="#105TII" title='TII' data-ref="105TII" data-ref-filename="105TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDG" title='llvm::AArch64::LDG' data-ref="llvm::AArch64::LDG" data-ref-filename="llvm..AArch64..LDG">LDG</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#116ScratchReg" title='ScratchReg' data-ref="116ScratchReg" data-ref-filename="116ScratchReg">ScratchReg</a>)</td></tr>
<tr><th id="688">688</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#116ScratchReg" title='ScratchReg' data-ref="116ScratchReg" data-ref-filename="116ScratchReg">ScratchReg</a>)</td></tr>
<tr><th id="689">689</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#116ScratchReg" title='ScratchReg' data-ref="116ScratchReg" data-ref-filename="116ScratchReg">ScratchReg</a>)</td></tr>
<tr><th id="690">690</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="691">691</th><td>      <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#99FIOperandNum" title='FIOperandNum' data-ref="99FIOperandNum" data-ref-filename="99FIOperandNum">FIOperandNum</a>)</td></tr>
<tr><th id="692">692</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#116ScratchReg" title='ScratchReg' data-ref="116ScratchReg" data-ref-filename="116ScratchReg">ScratchReg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="693">693</th><td>      <b>return</b>;</td></tr>
<tr><th id="694">694</th><td>    }</td></tr>
<tr><th id="695">695</th><td>    <a class="local col9 ref" href="#109FrameReg" title='FrameReg' data-ref="109FrameReg" data-ref-filename="109FrameReg">FrameReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>;</td></tr>
<tr><th id="696">696</th><td>    <a class="local col3 ref" href="#113Offset" title='Offset' data-ref="113Offset" data-ref-filename="113Offset">Offset</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#130" title='llvm::StackOffset::operator=' data-ref="_ZN4llvm11StackOffsetaSEOS0_" data-ref-filename="_ZN4llvm11StackOffsetaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/TypeSize.h.html#llvm::StackOffset" title='llvm::StackOffset' data-ref="llvm::StackOffset" data-ref-filename="llvm..StackOffset">StackOffset</a>::<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvm11StackOffset8getFixedEl" title='llvm::StackOffset::getFixed' data-ref="_ZN4llvm11StackOffset8getFixedEl" data-ref-filename="_ZN4llvm11StackOffset8getFixedEl">getFixed</a>(<a class="local col4 ref" href="#104MFI" title='MFI' data-ref="104MFI" data-ref-filename="104MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col7 ref" href="#107FrameIndex" title='FrameIndex' data-ref="107FrameIndex" data-ref-filename="107FrameIndex">FrameIndex</a>) +</td></tr>
<tr><th id="697">697</th><td>                                   (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>)<a class="local col4 ref" href="#104MFI" title='MFI' data-ref="104MFI" data-ref-filename="104MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>());</td></tr>
<tr><th id="698">698</th><td>  } <b>else</b> {</td></tr>
<tr><th id="699">699</th><td>    <a class="local col3 ref" href="#113Offset" title='Offset' data-ref="113Offset" data-ref-filename="113Offset">Offset</a> <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#130" title='llvm::StackOffset::operator=' data-ref="_ZN4llvm11StackOffsetaSEOS0_" data-ref-filename="_ZN4llvm11StackOffsetaSEOS0_">=</a> <a class="local col6 ref" href="#106TFI" title='TFI' data-ref="106TFI" data-ref-filename="106TFI">TFI</a>-&gt;<a class="ref fn" href="AArch64FrameLowering.h.html#_ZNK4llvm20AArch64FrameLowering26resolveFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterEbb" title='llvm::AArch64FrameLowering::resolveFrameIndexReference' data-ref="_ZNK4llvm20AArch64FrameLowering26resolveFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterEbb" data-ref-filename="_ZNK4llvm20AArch64FrameLowering26resolveFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterEbb">resolveFrameIndexReference</a>(</td></tr>
<tr><th id="700">700</th><td>        <a class="local col3 ref" href="#103MF" title='MF' data-ref="103MF" data-ref-filename="103MF">MF</a>, <a class="local col7 ref" href="#107FrameIndex" title='FrameIndex' data-ref="107FrameIndex" data-ref-filename="107FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col9 ref" href="#109FrameReg" title='FrameReg' data-ref="109FrameReg" data-ref-filename="109FrameReg">FrameReg</a></span>, <i>/*PreferFP=*/</i><b>false</b>, <i>/*ForSimm=*/</i><b>true</b>);</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <i>// Modify MI as necessary to handle as much of 'Offset' as possible</i></td></tr>
<tr><th id="704">704</th><td>  <b>if</b> (<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRNS_11StackOffsetEPKNS_16AArch64InstrInfoE" title='llvm::rewriteAArch64FrameIndex' data-ref="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRNS_11StackOffsetEPKNS_16AArch64InstrInfoE" data-ref-filename="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRNS_11StackOffsetEPKNS_16AArch64InstrInfoE">rewriteAArch64FrameIndex</a>(<span class='refarg'><a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a></span>, <a class="local col9 ref" href="#99FIOperandNum" title='FIOperandNum' data-ref="99FIOperandNum" data-ref-filename="99FIOperandNum">FIOperandNum</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#109FrameReg" title='FrameReg' data-ref="109FrameReg" data-ref-filename="109FrameReg">FrameReg</a>, <span class='refarg'><a class="local col3 ref" href="#113Offset" title='Offset' data-ref="113Offset" data-ref-filename="113Offset">Offset</a></span>, <a class="local col5 ref" href="#105TII" title='TII' data-ref="105TII" data-ref-filename="105TII">TII</a>))</td></tr>
<tr><th id="705">705</th><td>    <b>return</b>;</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!RS || !RS-&gt;isScavengingFrameIndex(FrameIndex)) &amp;&amp;</td></tr>
<tr><th id="708">708</th><td>         <q>"Emergency spill slot is out of reach"</q>);</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <i>// If we get here, the immediate doesn't fit into the instruction.  We folded</i></td></tr>
<tr><th id="711">711</th><td><i>  // as much as possible above.  Handle the rest, providing a register that is</i></td></tr>
<tr><th id="712">712</th><td><i>  // SP+LargeImm.</i></td></tr>
<tr><th id="713">713</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="117ScratchReg" title='ScratchReg' data-type='llvm::Register' data-ref="117ScratchReg" data-ref-filename="117ScratchReg">ScratchReg</dfn> = <a class="tu ref fn" href="#_ZL35createScratchRegisterForInstructionRN4llvm12MachineInstrEPKNS_16AArch64InstrInfoE" title='createScratchRegisterForInstruction' data-use='c' data-ref="_ZL35createScratchRegisterForInstructionRN4llvm12MachineInstrEPKNS_16AArch64InstrInfoE" data-ref-filename="_ZL35createScratchRegisterForInstructionRN4llvm12MachineInstrEPKNS_16AArch64InstrInfoE">createScratchRegisterForInstruction</a>(<span class='refarg'><a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a></span>, <a class="local col5 ref" href="#105TII" title='TII' data-ref="105TII" data-ref-filename="105TII">TII</a>);</td></tr>
<tr><th id="714">714</th><td>  <a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832" title='llvm::emitFrameOffset' data-ref="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832" data-ref-filename="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjNS_11StackOffsetEPKNS_15Tar7322832">emitFrameOffset</a>(<span class='refarg'><a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB" data-ref-filename="102MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97II" title='II' data-ref="97II" data-ref-filename="97II">II</a>, <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#117ScratchReg" title='ScratchReg' data-ref="117ScratchReg" data-ref-filename="117ScratchReg">ScratchReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#109FrameReg" title='FrameReg' data-ref="109FrameReg" data-ref-filename="109FrameReg">FrameReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#130" title='llvm::StackOffset::StackOffset' data-ref="_ZN4llvm11StackOffsetC1ERKS0_" data-ref-filename="_ZN4llvm11StackOffsetC1ERKS0_"></a><a class="local col3 ref" href="#113Offset" title='Offset' data-ref="113Offset" data-ref-filename="113Offset">Offset</a>, <a class="local col5 ref" href="#105TII" title='TII' data-ref="105TII" data-ref-filename="105TII">TII</a>);</td></tr>
<tr><th id="715">715</th><td>  <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#99FIOperandNum" title='FIOperandNum' data-ref="99FIOperandNum" data-ref-filename="99FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#117ScratchReg" title='ScratchReg' data-ref="117ScratchReg" data-ref-filename="117ScratchReg">ScratchReg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="716">716</th><td>}</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td><em>unsigned</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm19AArch64RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="118RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="118RC" data-ref-filename="118RC">RC</dfn>,</td></tr>
<tr><th id="719">719</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="119MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="119MF" data-ref-filename="119MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="720">720</th><td>  <em>const</em> <a class="type" href="AArch64FrameLowering.h.html#llvm::AArch64FrameLowering" title='llvm::AArch64FrameLowering' data-ref="llvm::AArch64FrameLowering" data-ref-filename="llvm..AArch64FrameLowering">AArch64FrameLowering</a> *<dfn class="local col0 decl" id="120TFI" title='TFI' data-type='const llvm::AArch64FrameLowering *' data-ref="120TFI" data-ref-filename="120TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::AArch64GenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm22AArch64GenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col9 ref" href="#119MF" title='MF' data-ref="119MF" data-ref-filename="119MF">MF</a>);</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <b>switch</b> (<a class="local col8 ref" href="#118RC" title='RC' data-ref="118RC" data-ref-filename="118RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="723">723</th><td>  <b>default</b>:</td></tr>
<tr><th id="724">724</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="725">725</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClassID" title='llvm::AArch64::GPR32RegClassID' data-ref="llvm::AArch64::GPR32RegClassID" data-ref-filename="llvm..AArch64..GPR32RegClassID">GPR32RegClassID</a>:</td></tr>
<tr><th id="726">726</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32spRegClassID" title='llvm::AArch64::GPR32spRegClassID' data-ref="llvm::AArch64::GPR32spRegClassID" data-ref-filename="llvm..AArch64..GPR32spRegClassID">GPR32spRegClassID</a>:</td></tr>
<tr><th id="727">727</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32allRegClassID" title='llvm::AArch64::GPR32allRegClassID' data-ref="llvm::AArch64::GPR32allRegClassID" data-ref-filename="llvm..AArch64..GPR32allRegClassID">GPR32allRegClassID</a>:</td></tr>
<tr><th id="728">728</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClassID" title='llvm::AArch64::GPR64spRegClassID' data-ref="llvm::AArch64::GPR64spRegClassID" data-ref-filename="llvm..AArch64..GPR64spRegClassID">GPR64spRegClassID</a>:</td></tr>
<tr><th id="729">729</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64allRegClassID" title='llvm::AArch64::GPR64allRegClassID' data-ref="llvm::AArch64::GPR64allRegClassID" data-ref-filename="llvm..AArch64..GPR64allRegClassID">GPR64allRegClassID</a>:</td></tr>
<tr><th id="730">730</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClassID" title='llvm::AArch64::GPR64RegClassID' data-ref="llvm::AArch64::GPR64RegClassID" data-ref-filename="llvm..AArch64..GPR64RegClassID">GPR64RegClassID</a>:</td></tr>
<tr><th id="731">731</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32commonRegClassID" title='llvm::AArch64::GPR32commonRegClassID' data-ref="llvm::AArch64::GPR32commonRegClassID" data-ref-filename="llvm..AArch64..GPR32commonRegClassID">GPR32commonRegClassID</a>:</td></tr>
<tr><th id="732">732</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64commonRegClassID" title='llvm::AArch64::GPR64commonRegClassID' data-ref="llvm::AArch64::GPR64commonRegClassID" data-ref-filename="llvm..AArch64..GPR64commonRegClassID">GPR64commonRegClassID</a>:</td></tr>
<tr><th id="733">733</th><td>    <b>return</b> <var>32</var> - <var>1</var>                                   <i>// XZR/SP</i></td></tr>
<tr><th id="734">734</th><td>              - (<a class="local col0 ref" href="#120TFI" title='TFI' data-ref="120TFI" data-ref-filename="120TFI">TFI</a>-&gt;<a class="virtual ref fn" href="AArch64FrameLowering.h.html#_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::AArch64FrameLowering::hasFP' data-ref="_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm20AArch64FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col9 ref" href="#119MF" title='MF' data-ref="119MF" data-ref-filename="119MF">MF</a>) || <a class="member field" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo::TT" title='llvm::AArch64RegisterInfo::TT' data-ref="llvm::AArch64RegisterInfo::TT" data-ref-filename="llvm..AArch64RegisterInfo..TT">TT</a>.<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple10isOSDarwinEv" title='llvm::Triple::isOSDarwin' data-ref="_ZNK4llvm6Triple10isOSDarwinEv" data-ref-filename="_ZNK4llvm6Triple10isOSDarwinEv">isOSDarwin</a>()) <i>// FP</i></td></tr>
<tr><th id="735">735</th><td>              - <a class="local col9 ref" href="#119MF" title='MF' data-ref="119MF" data-ref-filename="119MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&gt;().<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget23getNumXRegisterReservedEv" title='llvm::AArch64Subtarget::getNumXRegisterReserved' data-ref="_ZNK4llvm16AArch64Subtarget23getNumXRegisterReservedEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget23getNumXRegisterReservedEv">getNumXRegisterReserved</a>()</td></tr>
<tr><th id="736">736</th><td>              - <a class="member fn" href="#_ZNK4llvm19AArch64RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19AArch64RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col9 ref" href="#119MF" title='MF' data-ref="119MF" data-ref-filename="119MF">MF</a>);  <i>// X19</i></td></tr>
<tr><th id="737">737</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR8RegClassID" title='llvm::AArch64::FPR8RegClassID' data-ref="llvm::AArch64::FPR8RegClassID" data-ref-filename="llvm..AArch64..FPR8RegClassID">FPR8RegClassID</a>:</td></tr>
<tr><th id="738">738</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16RegClassID" title='llvm::AArch64::FPR16RegClassID' data-ref="llvm::AArch64::FPR16RegClassID" data-ref-filename="llvm..AArch64..FPR16RegClassID">FPR16RegClassID</a>:</td></tr>
<tr><th id="739">739</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClassID" title='llvm::AArch64::FPR32RegClassID' data-ref="llvm::AArch64::FPR32RegClassID" data-ref-filename="llvm..AArch64..FPR32RegClassID">FPR32RegClassID</a>:</td></tr>
<tr><th id="740">740</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClassID" title='llvm::AArch64::FPR64RegClassID' data-ref="llvm::AArch64::FPR64RegClassID" data-ref-filename="llvm..AArch64..FPR64RegClassID">FPR64RegClassID</a>:</td></tr>
<tr><th id="741">741</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClassID" title='llvm::AArch64::FPR128RegClassID' data-ref="llvm::AArch64::FPR128RegClassID" data-ref-filename="llvm..AArch64..FPR128RegClassID">FPR128RegClassID</a>:</td></tr>
<tr><th id="742">742</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDRegClassID" title='llvm::AArch64::DDRegClassID' data-ref="llvm::AArch64::DDRegClassID" data-ref-filename="llvm..AArch64..DDRegClassID">DDRegClassID</a>:</td></tr>
<tr><th id="745">745</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDDRegClassID" title='llvm::AArch64::DDDRegClassID' data-ref="llvm::AArch64::DDDRegClassID" data-ref-filename="llvm..AArch64..DDDRegClassID">DDDRegClassID</a>:</td></tr>
<tr><th id="746">746</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::DDDDRegClassID" title='llvm::AArch64::DDDDRegClassID' data-ref="llvm::AArch64::DDDDRegClassID" data-ref-filename="llvm..AArch64..DDDDRegClassID">DDDDRegClassID</a>:</td></tr>
<tr><th id="747">747</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQRegClassID" title='llvm::AArch64::QQRegClassID' data-ref="llvm::AArch64::QQRegClassID" data-ref-filename="llvm..AArch64..QQRegClassID">QQRegClassID</a>:</td></tr>
<tr><th id="748">748</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQQRegClassID" title='llvm::AArch64::QQQRegClassID' data-ref="llvm::AArch64::QQQRegClassID" data-ref-filename="llvm..AArch64..QQQRegClassID">QQQRegClassID</a>:</td></tr>
<tr><th id="749">749</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::QQQQRegClassID" title='llvm::AArch64::QQQQRegClassID' data-ref="llvm::AArch64::QQQQRegClassID" data-ref-filename="llvm..AArch64..QQQQRegClassID">QQQQRegClassID</a>:</td></tr>
<tr><th id="750">750</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128_loRegClassID" title='llvm::AArch64::FPR128_loRegClassID' data-ref="llvm::AArch64::FPR128_loRegClassID" data-ref-filename="llvm..AArch64..FPR128_loRegClassID">FPR128_loRegClassID</a>:</td></tr>
<tr><th id="753">753</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64_loRegClassID" title='llvm::AArch64::FPR64_loRegClassID' data-ref="llvm::AArch64::FPR64_loRegClassID" data-ref-filename="llvm..AArch64..FPR64_loRegClassID">FPR64_loRegClassID</a>:</td></tr>
<tr><th id="754">754</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16_loRegClassID" title='llvm::AArch64::FPR16_loRegClassID' data-ref="llvm::AArch64::FPR16_loRegClassID" data-ref-filename="llvm..AArch64..FPR16_loRegClassID">FPR16_loRegClassID</a>:</td></tr>
<tr><th id="755">755</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="756">756</th><td>  }</td></tr>
<tr><th id="757">757</th><td>}</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><em>unsigned</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AArch64RegisterInfo23getLocalAddressRegisterERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getLocalAddressRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo23getLocalAddressRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo23getLocalAddressRegisterERKNS_15MachineFunctionE">getLocalAddressRegister</dfn>(</td></tr>
<tr><th id="760">760</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="121MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="121MF" data-ref-filename="121MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="761">761</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="122MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="122MFI" data-ref-filename="122MFI">MFI</dfn> = <a class="local col1 ref" href="#121MF" title='MF' data-ref="121MF" data-ref-filename="121MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="762">762</th><td>  <b>if</b> (!<a class="local col1 ref" href="#121MF" title='MF' data-ref="121MF" data-ref-filename="121MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13hasEHFuncletsEv" title='llvm::MachineFunction::hasEHFunclets' data-ref="_ZNK4llvm15MachineFunction13hasEHFuncletsEv" data-ref-filename="_ZNK4llvm15MachineFunction13hasEHFuncletsEv">hasEHFunclets</a>() &amp;&amp; !<a class="local col2 ref" href="#122MFI" title='MFI' data-ref="122MFI" data-ref-filename="122MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>())</td></tr>
<tr><th id="763">763</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>;</td></tr>
<tr><th id="764">764</th><td>  <b>else</b> <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::needsStackRealignment' data-ref="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE">needsStackRealignment</a>(<a class="local col1 ref" href="#121MF" title='MF' data-ref="121MF" data-ref-filename="121MF">MF</a>))</td></tr>
<tr><th id="765">765</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AArch64RegisterInfo15getBaseRegisterEv" title='llvm::AArch64RegisterInfo::getBaseRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo15getBaseRegisterEv" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo15getBaseRegisterEv">getBaseRegister</a>();</td></tr>
<tr><th id="766">766</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="virtual member fn" href="#_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col1 ref" href="#121MF" title='MF' data-ref="121MF" data-ref-filename="121MF">MF</a>);</td></tr>
<tr><th id="767">767</th><td>}</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><i class="doc">/// SrcRC and DstRC will be morphed into NewRC if this returns true</i></td></tr>
<tr><th id="770">770</th><td><em>bool</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AArch64RegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::AArch64RegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm19AArch64RegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(</td></tr>
<tr><th id="771">771</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="123MI" title='MI' data-type='llvm::MachineInstr *' data-ref="123MI" data-ref-filename="123MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="124SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="124SrcRC" data-ref-filename="124SrcRC">SrcRC</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="125SubReg" title='SubReg' data-type='unsigned int' data-ref="125SubReg" data-ref-filename="125SubReg">SubReg</dfn>,</td></tr>
<tr><th id="772">772</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="126DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="126DstRC" data-ref-filename="126DstRC">DstRC</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="127DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="127DstSubReg" data-ref-filename="127DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="773">773</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="128NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="128NewRC" data-ref-filename="128NewRC">NewRC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col9 decl" id="129LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="129LIS" data-ref-filename="129LIS">LIS</dfn>) <em>const</em> {</td></tr>
<tr><th id="774">774</th><td>  <b>if</b> (<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp;</td></tr>
<tr><th id="775">775</th><td>      ((<a class="local col6 ref" href="#126DstRC" title='DstRC' data-ref="126DstRC" data-ref-filename="126DstRC">DstRC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClassID" title='llvm::AArch64::GPR64RegClassID' data-ref="llvm::AArch64::GPR64RegClassID" data-ref-filename="llvm..AArch64..GPR64RegClassID">GPR64RegClassID</a>) ||</td></tr>
<tr><th id="776">776</th><td>       (<a class="local col6 ref" href="#126DstRC" title='DstRC' data-ref="126DstRC" data-ref-filename="126DstRC">DstRC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64commonRegClassID" title='llvm::AArch64::GPR64commonRegClassID' data-ref="llvm::AArch64::GPR64commonRegClassID" data-ref-filename="llvm..AArch64..GPR64commonRegClassID">GPR64commonRegClassID</a>)) &amp;&amp;</td></tr>
<tr><th id="777">777</th><td>      <a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; <a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="778">778</th><td>    <i>// Do not coalesce in the case of a 32-bit subregister copy</i></td></tr>
<tr><th id="779">779</th><td><i>    // which implements a 32 to 64 bit zero extension</i></td></tr>
<tr><th id="780">780</th><td><i>    // which relies on the upper 32 bits being zeroed.</i></td></tr>
<tr><th id="781">781</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="782">782</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="783">783</th><td>}</td></tr>
<tr><th id="784">784</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>