--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: ether2.vhd
-- /___/   /\     Timestamp: Tue Mar 17 09:46:34 2015
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl C:/Users/isar/Documents/code5/TX9UMB-4/ise-project/ipcore_dir/tmp/_cg/ether2.ngc C:/Users/isar/Documents/code5/TX9UMB-4/ise-project/ipcore_dir/tmp/_cg/ether2.vhd 
-- Device	: 6slx150tfgg676-3
-- Input file	: C:/Users/isar/Documents/code5/TX9UMB-4/ise-project/ipcore_dir/tmp/_cg/ether2.ngc
-- Output file	: C:/Users/isar/Documents/code5/TX9UMB-4/ise-project/ipcore_dir/tmp/_cg/ether2.vhd
-- # of Entities	: 1
-- Design Name	: ether2
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ether2 is
  port (
    glbl_rstn : in STD_LOGIC := 'X'; 
    rx_axi_rstn : in STD_LOGIC := 'X'; 
    tx_axi_rstn : in STD_LOGIC := 'X'; 
    rx_axi_clk : in STD_LOGIC := 'X'; 
    tx_axi_clk : in STD_LOGIC := 'X'; 
    tx_axis_mac_tvalid : in STD_LOGIC := 'X'; 
    tx_axis_mac_tlast : in STD_LOGIC := 'X'; 
    stats_ref_clk : in STD_LOGIC := 'X'; 
    pause_req : in STD_LOGIC := 'X'; 
    gmii_col : in STD_LOGIC := 'X'; 
    gmii_crs : in STD_LOGIC := 'X'; 
    gmii_rx_dv : in STD_LOGIC := 'X'; 
    gmii_rx_er : in STD_LOGIC := 'X'; 
    mdio_in : in STD_LOGIC := 'X'; 
    bus2ip_clk : in STD_LOGIC := 'X'; 
    bus2ip_reset : in STD_LOGIC := 'X'; 
    bus2ip_cs : in STD_LOGIC := 'X'; 
    bus2ip_rdce : in STD_LOGIC := 'X'; 
    bus2ip_wrce : in STD_LOGIC := 'X'; 
    rx_reset_out : out STD_LOGIC; 
    rx_axis_mac_tvalid : out STD_LOGIC; 
    rx_axis_mac_tlast : out STD_LOGIC; 
    rx_axis_mac_tuser : out STD_LOGIC; 
    rx_statistics_valid : out STD_LOGIC; 
    tx_reset_out : out STD_LOGIC; 
    tx_axis_mac_tready : out STD_LOGIC; 
    tx_retransmit : out STD_LOGIC; 
    tx_collision : out STD_LOGIC; 
    tx_statistics_valid : out STD_LOGIC; 
    speed_is_100 : out STD_LOGIC; 
    speed_is_10_100 : out STD_LOGIC; 
    gmii_tx_en : out STD_LOGIC; 
    gmii_tx_er : out STD_LOGIC; 
    mdc_out : out STD_LOGIC; 
    mdio_out : out STD_LOGIC; 
    mdio_tri : out STD_LOGIC; 
    ip2bus_wrack : out STD_LOGIC; 
    ip2bus_rdack : out STD_LOGIC; 
    ip2bus_error : out STD_LOGIC; 
    mac_irq : out STD_LOGIC; 
    tx_axis_mac_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    tx_axis_mac_tuser : in STD_LOGIC_VECTOR ( 0 downto 0 ); 
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    increment_vector : in STD_LOGIC_VECTOR ( 4 to 43 ); 
    pause_val : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    gmii_rxd : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    bus2ip_addr : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    bus2ip_data : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    rx_axis_mac_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    rx_statistics_vector : out STD_LOGIC_VECTOR ( 27 downto 0 ); 
    rx_axis_filter_tuser : out STD_LOGIC_VECTOR ( 4 downto 0 ); 
    tx_statistics_vector : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    gmii_txd : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ip2bus_data : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end ether2;

architecture STRUCTURE of ether2 is
  signal NlwRenamedSig_OI_rx_statistics_vector_26_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_vector_22_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_vector_2_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_reset_out : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_valid : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_reset_out : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_axis_mac_tready : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_statistics_valid : STD_LOGIC; 
  signal NlwRenamedSig_OI_gmii_tx_en : STD_LOGIC; 
  signal NlwRenamedSig_OI_gmii_tx_er : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_5999 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N498 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N497 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N496 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N495 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N494 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N493 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_0_rstpot_5992 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_1_rstpot_5991 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_2_rstpot_5990 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_3_rstpot_5989 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_4_rstpot_5988 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_5_rstpot_5987 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv11_5986 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2_5985 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_dpot_5984 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11_dpot_5983 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10_dpot_5982 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9_dpot_5981 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8_dpot_5980 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7_dpot_5979 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6_dpot_5978 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5_dpot_5977 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4_dpot_5976 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3_dpot_5975 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2_dpot_5974 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1_dpot_5973 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_dpot_5972 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0_rstpot_5970 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1_rstpot_5969 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3_rstpot_5968 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4_rstpot_5967 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5_rstpot_5966 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6_rstpot_5965 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7_rstpot_5964 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8_rstpot_5963 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9_rstpot_5962 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10_rstpot_5961 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11_rstpot_5960 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12_rstpot_5959 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13_rstpot_5958 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14_rstpot_5957 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15_rstpot_5956 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16_rstpot_5955 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17_rstpot_5954 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18_rstpot_5953 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19_rstpot_5952 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_20_rstpot_5951 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_21_rstpot_5950 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_22_rstpot_5949 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_23_rstpot_5948 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_25_rstpot_5947 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_26_rstpot_5946 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_27_rstpot_5945 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_28_rstpot_5944 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_0_rstpot_5943 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_1_rstpot_5942 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_2_rstpot_5941 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_0_rstpot_5940 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_1_rstpot_5939 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1_5938 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1_5937 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1_5936 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1_5935 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1_5934 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot_5933 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_1_5932 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5929 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_rstpot_5928 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_rstpot_5927 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_rstpot_5926 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_rstpot_5925 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_rstpot_5924 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_rstpot_5923 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_rstpot_5922 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot_5921 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_rstpot_5920 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_rstpot1_5919 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_rstpot_5918 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_rstpot_5917 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_rstpot_5916 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_rstpot_5915 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot_5914 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot_5913 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_rstpot_5912 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_rstpot_5911 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_rstpot_5910 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_rstpot_5909 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot_5908 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_rstpot_5907 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_rstpot_5906 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_rstpot_5905 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot1_5904 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_rstpot_5903 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_rstpot_5902 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_rstpot_5901 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_2_rstpot_5900 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot_5899 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_rstpot_5898 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot_5897 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_rstpot_5896 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot1_5895 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_rstpot_5894 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot_5893 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot_5892 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_rstpot_5891 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot_5890 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot_5889 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_rstpot_5888 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_rstpot_5887 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_rstpot_5886 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_rstpot_5885 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_rstpot_5884 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_rstpot_5883 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_rstpot_5882 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_rstpot_5881 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_rstpot_5880 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_rstpot_5879 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_rstpot_5878 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_rstpot_5877 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_rstpot_5876 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_rstpot_5875 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_rstpot_5874 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_rstpot_5873 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_rstpot_5872 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_rstpot_5871 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_rstpot_5870 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_rstpot_5869 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_rstpot_5868 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VALID_rstpot_5867 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_rstpot_5866 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_rstpot_5865 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_rstpot_5864 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_rstpot_5863 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_rstpot_5862 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_rstpot_5861 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_rstpot_5860 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_rstpot_5859 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_rstpot_5858 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_rstpot_5857 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_1_rstpot_5856 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_0_rstpot_5855 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_rstpot_5854 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_rstpot_5853 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_rstpot_5852 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_rstpot_5851 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_rstpot_5850 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_rstpot_5849 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_rstpot_5848 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_rstpot_5847 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_rstpot_5846 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_rstpot_5845 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_rstpot_5844 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_rstpot_5843 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_rstpot_5842 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_rstpot_5841 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0_rstpot_5840 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1_rstpot_5839 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2_rstpot_5838 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3_rstpot_5837 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4_rstpot_5836 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5_rstpot_5835 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6_rstpot_5834 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7_rstpot_5833 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8_rstpot_5832 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9_rstpot_5831 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10_rstpot_5830 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11_rstpot_5829 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12_rstpot_5828 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13_rstpot_5827 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14_rstpot_5826 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_0_rstpot_5825 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_1_rstpot_5824 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_2_rstpot_5823 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_3_rstpot_5822 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_4_rstpot_5821 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_5_rstpot_5820 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_6_rstpot_5819 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_7_rstpot_5818 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_8_rstpot_5817 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_9_rstpot_5816 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_10_rstpot_5815 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_11_rstpot_5814 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_12_rstpot_5813 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_13_rstpot_5812 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1_5810 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0_rstpot_5809 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1_rstpot_5808 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2_rstpot_5807 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3_rstpot_5806 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4_rstpot_5805 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5_rstpot_5804 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6_rstpot_5803 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7_rstpot_5802 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_rstpot_5801 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1_rstpot_5800 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2_rstpot_5799 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3_rstpot_5798 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4_rstpot_5797 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5_rstpot_5796 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6_rstpot_5795 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_rstpot_5794 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_0_rstpot_5793 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_1_rstpot_5792 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_2_rstpot_5791 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_3_rstpot_5790 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_rstpot_5789 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot_5788 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_rstpot_5787 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_rstpot_5786 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_rstpot_5785 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6_rstpot_5784 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7_rstpot_5783 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8_rstpot_5782 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9_rstpot_5781 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10_rstpot_5780 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11_rstpot_5779 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12_rstpot_5778 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_rstpot_5777 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0_rstpot_5776 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1_rstpot_5775 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_rstpot_5774 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2_rstpot_5773 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4_rstpot_5772 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6_rstpot_5771 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7_rstpot_5770 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_0_rstpot_5769 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_1_rstpot_5768 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_2_rstpot_5767 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_3_rstpot_5766 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_4_rstpot_5765 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_5_rstpot_5764 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_6_rstpot_5763 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_7_rstpot_5762 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_8_rstpot_5761 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_9_rstpot_5760 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_10_rstpot_5759 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_11_rstpot_5758 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_12_rstpot_5757 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_13_rstpot_5756 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_14_rstpot_5755 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_15_rstpot_5754 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_rstpot_5753 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1_rstpot_5752 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2_rstpot_5751 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3_rstpot_5750 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4_rstpot_5749 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5_rstpot_5748 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6_rstpot_5747 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7_rstpot_5746 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5744 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N491 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N489 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N487 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N485 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N483 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N481 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N479 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N477 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N475 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N473 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N471 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N469 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N467 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N465 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N463 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N461 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N459 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N457 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N455 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N453 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N451 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N449 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N447 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N445 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N443 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N441 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N439 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N437 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N433 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N431 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N429 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N427 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N426 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N424 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N423 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N422 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N421 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N419 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N417 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N413 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N411 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N409 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N407 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N405 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N403 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N401 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N399 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N395 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N391 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N387 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N385 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N383 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N381 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N379 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N367 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N351 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N349 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N347 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N345 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_2_rstpot_5683 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_2_rstpot_5682 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N343 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_0_rstpot_5680 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_1_rstpot_5679 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_0_rstpot_5678 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_1_rstpot_5677 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut1_5676 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_l1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut_5674 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N340 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N338 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N336 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N334 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_3_rstpot_5669 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_2_rstpot_5668 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_1_rstpot_5667 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_0_rstpot_5666 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3_rstpot_5665 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot_5664 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N332 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N331 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N329 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N328 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N326 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N325 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N323 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N321 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N317 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N315 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N314 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N313 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N311 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N310 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N306 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N304 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N302 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N298 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N296 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT261_lut : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N292 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N290 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N288 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N286 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N284 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N282 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N281 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N279 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N277 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_rstpot1_5634 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1_5633 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1_5632 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_5631 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_5630 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_5629 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_5628 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_5627 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_5626 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_5625 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_5624 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_5623 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_5622 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_rstpot1_5621 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1_5620 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot1_5619 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot1_5618 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1_5617 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_rstpot1_5616 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_rstpot1_5615 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_rstpot1_5614 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_rstpot1_5613 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_5612 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_rstpot1_5611 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_rstpot1_5610 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_rstpot1_5609 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1_5608 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_5607 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot_5606 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_rstpot_5605 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_5604 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast_rstpot : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_rstpot_5601 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_rstpot_5600 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_rstpot_5599 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot_5598 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_rstpot_5597 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_rstpot_5596 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot_5595 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_rstpot_5594 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_rstpot_5593 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_rstpot_5592 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_irq_rstpot_5591 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_rstpot_5590 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_rstpot_5589 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_rstpot_5588 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot_5587 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot_5586 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_rstpot_5585 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_rstpot_5584 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_rstpot_5583 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_rstpot_5582 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_rstpot_5581 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_rstpot_5580 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_rstpot_5579 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_rstpot_5578 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_rstpot_5577 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_rstpot_5576 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_rstpot_5575 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_rstpot_5574 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_rstpot_5573 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_rstpot_5572 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_rstpot_5571 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_rstpot_5570 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_rstpot_5569 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_rstpot_5568 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_rstpot_5567 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_rstpot_5566 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_UPDATE_PAUSE_AD_INT_rstpot_5565 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_rstpot_5564 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_rstpot_5563 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_rstpot_5562 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_rstpot_5561 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_4_rstpot_5560 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot_5559 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_rstpot_5558 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_rstpot_5557 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_3_rstpot_5556 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_0_rstpot_5555 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_2_rstpot_5554 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_1_rstpot_5553 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_rstpot_5552 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_rstpot_5551 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_rstpot_5550 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data_0_rstpot_5549 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_5548 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_toggle_rstpot_5547 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_rstpot_5546 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot_5545 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_rstpot_5542 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot_5541 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot_5540 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_5539 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot_5538 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot_5537 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_rstpot : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_rstpot_5535 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_5531 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_10_rt_5530 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_5529 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_rt_5528 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_1_rt_5527 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_2_rt_5526 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_3_rt_5525 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_4_rt_5524 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_5_rt_5523 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_6_rt_5522 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_7_rt_5521 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_8_rt_5520 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_9_rt_5519 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_10_rt_5518 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_11_rt_5517 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_12_rt_5516 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_13_rt_5515 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_14_rt_5514 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_15_rt_5513 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_16_rt_5512 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_17_rt_5511 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_18_rt_5510 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_19_rt_5509 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_20_rt_5508 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_21_rt_5507 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_22_rt_5506 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_23_rt_5505 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_24_rt_5504 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_25_rt_5503 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_26_rt_5502 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_27_rt_5501 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_28_rt_5500 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_29_rt_5499 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_30_rt_5498 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_31_rt_5497 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_1_rt_5496 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_2_rt_5495 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_3_rt_5494 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_4_rt_5493 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_5_rt_5492 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_6_rt_5491 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_7_rt_5490 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_8_rt_5489 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_9_rt_5488 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_10_rt_5487 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_11_rt_5486 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_12_rt_5485 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_13_rt_5484 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_14_rt_5483 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_15_rt_5482 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_16_rt_5481 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_17_rt_5480 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_18_rt_5479 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_19_rt_5478 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_20_rt_5477 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_21_rt_5476 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_22_rt_5475 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_23_rt_5474 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_24_rt_5473 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_25_rt_5472 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_26_rt_5471 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_27_rt_5470 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_28_rt_5469 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_29_rt_5468 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_30_rt_5467 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_1_rt_5466 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_2_rt_5465 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_3_rt_5464 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_4_rt_5463 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_5_rt_5462 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_6_rt_5461 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_7_rt_5460 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_8_rt_5459 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_9_rt_5458 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_5457 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_5456 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_5455 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_5454 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_5453 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_5452 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_5451 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_5450 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_5449 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_5448 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_5447 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_5446 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_5445 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_5444 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_5443 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_5442 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_5441 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_5440 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_5439 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_5438 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_5437 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_5436 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_5435 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_5434 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_5433 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_5432 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_5431 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_5430 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_5429 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_5428 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_5427 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_5426 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_5425 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_5424 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_5423 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_5422 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_5421 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_5420 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_5419 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_5418 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_5417 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_5416 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_5415 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_5414 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_5413 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_5412 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_5411 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_5410 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_5409 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_5408 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_5407 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_5406 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_5405 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_5404 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_5403 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_5402 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_5401 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_5400 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_5399 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_5398 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_5397 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_5396 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_5395 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_5394 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_5393 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_5392 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_5391 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_5390 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_5389 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_5388 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_5387 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_5386 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_5385 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_5384 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_5383 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_5382 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_5381 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_5380 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_5379 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_5378 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_5377 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_5376 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_5375 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt_5374 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt_5373 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt_5372 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt_5371 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt_5370 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt_5369 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt_5368 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt_5367 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst_5366 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_glue_set_5365 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_glue_set_5364 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_REC_glue_set_5363 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_glue_set_5362 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_glue_set_5361 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set_5360 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set_5359 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set_5358 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set_5357 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4_glue_set_5356 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5_glue_set_5355 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6_glue_set_5354 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7_glue_set_5353 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_glue_set_5352 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_glue_set_5351 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_glue_set_5350 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_glue_set_5349 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_glue_set_5348 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set_5347 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_glue_set_5346 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_glue_set_5345 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_glue_set_5344 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_glue_set_5343 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_glue_set_5342 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_glue_set_5341 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_glue_set_5340 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_glue_set_5339 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_glue_set_5338 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_glue_set_5337 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_glue_set_5336 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set_5335 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set_5334 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set_5333 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_1_glue_set_5332 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_0_glue_set_5331 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_glue_set_5330 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_glue_set_5329 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_glue_set_5328 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_5327 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_5326 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_5325 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1_glue_rst_5324 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_glue_rst_5323 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0_glue_rst_5322 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_5321 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_5320 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_5319 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_glue_set_5318 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_glue_set_5317 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_glue_set_5316 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_glue_set_5315 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_glue_set_5314 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_glue_set_5313 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_glue_set_5312 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_glue_set_5311 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_glue_set_5310 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_glue_set_5309 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_glue_set_5308 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_glue_set_5307 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_glue_set_5306 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_glue_set_5305 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_glue_set_5304 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_glue_set_5303 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_glue_set_5302 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_glue_set_5301 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_glue_set_5300 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_glue_set_5299 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_glue_set_5298 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_glue_set_5297 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_glue_set_5296 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_glue_set_5295 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_glue_set_5294 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_glue_set_5293 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_glue_set_5292 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_glue_set_5291 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_glue_set_5290 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_glue_set_5289 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_glue_set_5288 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_glue_set_5287 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_glue_set_5286 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_glue_set_5285 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_increment_control_glue_set_5284 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_increment_control_glue_set_5283 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_increment_control_glue_set_5282 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_increment_control_glue_set_5281 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_increment_control_glue_set_5280 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_increment_control_glue_set_5279 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_increment_control_glue_set_5278 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_control_glue_set_5277 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_increment_control_glue_set_5276 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_increment_control_glue_set_5275 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_glue_set_5274 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_glue_set_5273 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_5270 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_5269 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_5268 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_5267 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set_5266 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_5265 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set_5264 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_glue_set_5263 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_5262 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_glue_set_5261 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_5260 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_5259 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_5258 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_5257 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_0_glue_set_5256 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set_5255 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set_5254 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_glue_set_5253 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set_5252 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set_5251 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_glue_set_5250 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set_5249 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_glue_set_5248 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_set_5247 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_5246 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set_5245 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_set_5244 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_ce_5243 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_glue_set_5242 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_glue_set_5241 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_glue_rst_5239 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_glue_set_5238 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_glue_rst_5237 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_set_5236 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_ce_5235 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_glue_set_5234 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set_5233 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set_5232 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst_5231 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst_5230 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set_5229 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N272 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N270 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1011_5226 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1010_5225 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING109_5224 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING108_5223 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING107_5222 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING106_5221 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING105_5220 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING104_5219 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING103_5218 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING102_5217 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING101_5216 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N268 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N264 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N262 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT324_5211 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT323_5210 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT322_5209 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT321_5208 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT314_5207 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT313_5206 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT312_5205 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT311_5204 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT302_5203 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT301_5202 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT30 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT293_5200 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT292_5199 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT291 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT283_5197 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT282_5196 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT281 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT273_5194 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT272_5193 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT271 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT263_5191 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT262_5190 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT261 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT251_5188 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT25 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N260 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT234_5185 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT233_5184 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT232_5183 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT231_5182 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N258 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT212_5180 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT211_5179 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT201_5178 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT20 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT193_5176 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT192_5175 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT191_5174 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT19 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT181_5172 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT18 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT17 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT124_5169 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT123_5168 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT122_5167 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT121_5166 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT101_5165 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N252 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT83_5162 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT82_5161 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT81_5160 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT71_5158 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT62_5156 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT61_5155 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT52_5153 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT51_5152 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT42_5150 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT41_5149 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT32 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT31 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT23 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT22_5143 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT21 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT13_5140 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT11_5138 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_5136 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N250 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT210 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT41_5131 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT51_5129 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT33_5127 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT71_5125 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT81_5123 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT61_5121 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT112_5119 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT111_5118 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT91_5117 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT101_5115 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT121_5113 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT131_5111 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT13 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT161_5109 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT16 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT141_5107 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT151_5105 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT15 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT181_5103 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT18 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT201_5101 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT20 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT171_5099 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT17 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT191_5097 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT19 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT221_5095 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT22_5094 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT211_5093 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT21_5092 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT231_5091 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT23_5090 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT241_5089 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT24 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT261_5087 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT26 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT271_5085 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT27 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT251_5083 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT25 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT301_5081 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT30 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT281_5079 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT28 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT291_5077 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT29 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT321_5075 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT32_5074 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N228 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N226 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_2018_o81_5069 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_2018_o8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81_5067 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT11_5057 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT21_5055 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT31_5053 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT41_5051 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT51_5049 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT61_5047 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT71_5045 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N224 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N222 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N220 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N218 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N214 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1_5038 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o11_5036 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N212 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N210 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N208 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193_5031 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192_5030 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191_5029 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT19 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163_5027 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162_5026 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161_5025 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT16 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53_5023 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52_5022 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51_5021 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32_5019 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31_5018 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT122_5016 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121_5015 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT142_5013 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141_5012 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT72_5010 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71_5009 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103_5007 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102_5006 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101_5005 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2_5003 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1_5002 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N204 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N202 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N200 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1_4998 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N194 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N192 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT42_4986 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT41_4985 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT62_4983 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT61_4982 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o61_4979 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N190 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N186 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N184 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N182 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o5_4973 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o4_4972 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o3_4971 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o2_4970 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o1_4969 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N180 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N178 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N176 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N174 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N172 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT102_4963 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT101_4962 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_381_o2_4960 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_381_o1_4959 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021334_4958 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021333_4957 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021332_4956 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021331_4955 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02134_4954 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02132_4953 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02131_4952 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N170 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N166 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N164 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N162 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N160 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_63_o_MUX_1171_o12_4946 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_63_o_MUX_1171_o11_4945 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_63_o_MUX_1171_o1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N156 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N154 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N150 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N148 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N146 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N142 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N138 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N136 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N134 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N130 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N128 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N126 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N124 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N122 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N120 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N118 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N116 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N114 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N112 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N110 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N108 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N106 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N104 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51_4920 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N100 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N98 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N96 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281_4915 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT28 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N94 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N92 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o_12_1_4911 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N90 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N88 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N86 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281_4906 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT28 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N82 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N80 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N78 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51_4901 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N76 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N74 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N72 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N70 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N68 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N66 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N64 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N62 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N60 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N58 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N56 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N54 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N52 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N50 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n15222_4885 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n15221_4884 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N48 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N46 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N44 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N42 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N40 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12_4878 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11_4877 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14683_4876 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14682_4875 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14681_4874 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_280_o1_4873 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG2_4872 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG1_4871 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N38 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N32 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N30 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N26 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14641_4866 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1809_inv1_4865 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N24 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N22 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N20 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv2_4861 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv1_4860 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1_4859 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N16 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14622_4855 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14621_4854 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG1_4821 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_4818 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_651_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_647_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_OUT_RISING : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB_4792 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5_4785 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_D1_INT_4768 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_4767 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_681_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_682_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_REG_4748 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0510_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0532_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0731_32_1_4690 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_ADDR_10_equal_102_o_10_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_INT_MA_INIT_WR_DATA_11_MUX_1513_o11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4651 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_4650 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_4647 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_4646 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_4645 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_4644 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_4643 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_4642 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_4641 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_4640 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_4639 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_4638 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_4637 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_4636 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_4635 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_4634 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_4633 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_4632 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_4623 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_INT_4622 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_28_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_26_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_24_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_CE_0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_3_12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_4571 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_4570 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_4568 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_GND_58_o_MUX_897_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_4550 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_4549 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_443_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_4537 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_4528 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_match_3_rx_good_frame_OR_22_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o_inv1_0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_4517 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_reg_4516 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_reg_4515 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_reg_4514 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_clk_en : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_stats_ip2bus_wrack_af_OR_668_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_28_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_26_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_24_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_1_4459 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_2_4458 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_3_4457 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_4_4456 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_5_4455 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_6_4454 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_7_4453 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_0_4452 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_0_compare_mac_data_0_OR_586_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_1_compare_mac_data_1_OR_587_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_2_compare_mac_data_2_OR_588_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_3_compare_mac_data_3_OR_589_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_4_compare_mac_data_4_OR_590_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_5_compare_mac_data_5_OR_591_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_6_compare_mac_data_6_OR_592_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_7_compare_mac_data_7_OR_593_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_1_4427 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_2_4426 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_3_4425 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_4_4424 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_5_4423 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_6_4422 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_7_4421 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_0_4420 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_1_4395 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_2_4394 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_3_4393 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_4_4392 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_5_4391 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_6_4390 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_7_4389 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_0_4388 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_1_4363 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_2_4362 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_3_4361 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_4_4360 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_5_4359 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_6_4358 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_7_4357 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_0_4356 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_1_4331 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_2_4330 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_3_4329 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_4_4328 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_5_4327 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_6_4326 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_7_4325 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_0_4324 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_4307 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_4290 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_4273 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_4256 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_4239 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_2018_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_28_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_26_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_24_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_4176 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_4172 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_4171 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg_4170 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_4169 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2_4168 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_4166 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_4165 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_4158 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_4157 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_4153 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_4152 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0_4151 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1_4150 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2_4149 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3_4148 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_4147 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_4146 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_4145 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_4144 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_4143 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_4142 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_reg_4133 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_4096 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_4095 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_4094 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_4093 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_4092 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_4091 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_4090 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_4089 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_4088 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_4087 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_4086 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0_configurable_match_cap_0_MUX_2043_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1_configurable_match_cap_1_MUX_2048_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2_configurable_match_cap_2_MUX_2053_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3_configurable_match_cap_3_MUX_2058_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_rx_data_7_MUX_1971_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_rx_data_valid_reg2_AND_982_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_broadcastaddressmatch_int_MUX_1979_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_pauseaddressmatch_int_MUX_2024_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_specialpauseaddressmatch_int_MUX_2036_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0517 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_1002_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_address_match_MUX_2062_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2_GND_103_o_MUX_2014_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0682 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0639_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0577_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0598_inv_4044 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0574_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0586_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05461 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_5_GND_103_o_equal_14_o_5_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_3986 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_3985 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_3952 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_comb_bus2ip_ce_AND_931_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_939_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_28_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_26_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_24_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_pat_msk_slt_comb : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_n0188_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_wrce_int_3893 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_rdce_int_3892 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_intr_sync_reg_0_3891 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_3890 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_3889 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_3888 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_3887 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3886 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_708_o_3885 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_GND_69_o_bus2ip_wrce_int_MUX_1554_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_716_o_3883 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_GND_69_o_bus2ip_rdce_int_MUX_1553_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_3873 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_3872 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_3854 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o12_3792 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_3790 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_3789 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_3788 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_97_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3722 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_3720 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3711 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG_3702 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_3701 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3699 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_COMB : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_44_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156_3691 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150_3690 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_Mux_26_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In_3677 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3676 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3675 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3670 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_3661 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_3660 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_COMB : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_COMB : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_REQ_LOCAL : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_CONTROL_COMPLETE : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_3579 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3578 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3577 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_3574 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_3573 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_vector_sync_reg_3567 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_vector_sync_reg_3564 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_vector_sync_reg_3561 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_vector_sync_reg_3558 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_vector_sync_reg_3555 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_vector_sync_reg_3552 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_vector_sync_reg_3549 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_vector_sync_reg_3546 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_vector_sync_reg_3543 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_vector_sync_reg_3540 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_vector_sync_reg_3537 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_vector_sync_reg_3534 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_vector_sync_reg_3531 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_vector_sync_reg_3528 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_vector_sync_reg_3525 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_vector_sync_reg_3522 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_vector_sync_reg_3519 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_vector_sync_reg_3516 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_vector_sync_reg_3513 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_vector_sync_reg_3510 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_vector_sync_reg_3507 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_vector_sync_reg_3504 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_vector_sync_reg_3501 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_vector_sync_reg_3498 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_vector_sync_reg_3495 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_vector_sync_reg_3492 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_vector_sync_reg_3489 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_vector_sync_reg_3486 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_vector_sync_reg_3483 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_vector_sync_reg_3480 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_vector_sync_reg_3477 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_vector_sync_reg_3474 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_vector_sync_reg_3471 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_vector_sync_reg_3468 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_increment_vector_sync_reg_3465 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_increment_vector_sync_reg_3462 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_increment_vector_sync_reg_3459 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_increment_vector_sync_reg_3456 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_increment_vector_sync_reg_3453 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_increment_vector_sync_reg_3450 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_increment_vector_sync_reg_3447 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_vector_sync_reg_3444 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_increment_vector_sync_reg_3441 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_increment_vector_sync_reg_3438 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2_3436 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R1_3435 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_3434 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2_3432 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R1_3431 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_3430 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R2_3428 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R1_3427 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3_3426 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2_3424 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R1_3423 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_3422 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R2_3420 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R1_3419 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3_3418 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R2_3416 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R1_3415 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3_3414 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R2_3412 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R1_3411 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3_3410 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R2_3408 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R1_3407 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3_3406 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_3404 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_7_accumulator_6_XOR_372_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_6_accumulator_5_XOR_373_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_5_accumulator_4_XOR_374_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_4_accumulator_3_XOR_375_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_3_accumulator_2_XOR_376_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_2_accumulator_1_XOR_377_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_1_accumulator_0_XOR_378_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_11_3357 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_3348 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_7_accumulator_6_XOR_372_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_6_accumulator_5_XOR_373_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_5_accumulator_4_XOR_374_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_4_accumulator_3_XOR_375_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_3_accumulator_2_XOR_376_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_2_accumulator_1_XOR_377_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_1_accumulator_0_XOR_378_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_11_3301 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_3292 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_7_accumulator_6_XOR_372_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_6_accumulator_5_XOR_373_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_5_accumulator_4_XOR_374_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_4_accumulator_3_XOR_375_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_3_accumulator_2_XOR_376_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_2_accumulator_1_XOR_377_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_1_accumulator_0_XOR_378_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_11_3245 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_3236 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_7_accumulator_6_XOR_372_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_6_accumulator_5_XOR_373_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_5_accumulator_4_XOR_374_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_4_accumulator_3_XOR_375_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_3_accumulator_2_XOR_376_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_2_accumulator_1_XOR_377_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_1_accumulator_0_XOR_378_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_11_3189 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_3012 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_3011 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_3010 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_3009 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_3008 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_3007 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_3006 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_3005 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_3004 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_3003 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_3002 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_3001 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_3000 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2999 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2998 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2997 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_2996 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_2995 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_2994 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_2993 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_2992 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_2991 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_2990 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_2989 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_2988 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_2987 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_2986 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_2985 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_2984 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_2983 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_2982 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_2981 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_2980 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_2979 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_increment_control_2978 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_increment_control_2977 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_increment_control_2976 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_increment_control_2975 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_increment_control_2974 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_increment_control_2973 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_increment_control_2972 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_control_2971 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_increment_control_2970 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_increment_control_2969 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_2954 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_2953 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_2952 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_2951 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_1_2950 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_2_2949 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_3_2948 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_4_2947 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_5_2946 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_6_2945 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_7_2944 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_8_2943 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg2_2939 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg3_2938 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2937 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_2919 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg_2633 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg2_2632 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_28_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_26_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_24_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2598 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_2597 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_2596 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_2595 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_inc_rx_bin_OR_538_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_inc_other_3_OR_532_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_4_inc_other_8_OR_536_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_inc_reg3_OR_547_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_return_error_OR_551_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_return_error_OR_550_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_toggle_INV_752_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_GND_71_o_MUX_1827_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_28_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_26_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_24_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_0_increment_control_3_OR_499_o_2505 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_18_increment_control_20_OR_513_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_21_increment_control_23_OR_515_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_24_increment_control_26_OR_517_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_27_increment_control_29_OR_519_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_30_increment_control_32_OR_521_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_33_increment_control_35_OR_523_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_36_increment_control_38_OR_525_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_39_increment_control_41_OR_527_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_41_increment_control_43_OR_529_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_0_inc_reg_2_OR_540_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_24_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_26_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_28_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_X_56_o_Mux_52_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_43_GND_71_o_MUX_1831_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_42_GND_71_o_MUX_1832_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_41_GND_71_o_MUX_1833_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_40_GND_71_o_MUX_1834_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_39_GND_71_o_MUX_1835_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_38_GND_71_o_MUX_1836_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_37_GND_71_o_MUX_1837_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_36_GND_71_o_MUX_1838_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_35_GND_71_o_MUX_1839_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_34_GND_71_o_MUX_1840_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_33_GND_71_o_MUX_1841_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_32_GND_71_o_MUX_1842_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_31_GND_71_o_MUX_1843_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_30_GND_71_o_MUX_1844_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_29_GND_71_o_MUX_1845_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_28_GND_71_o_MUX_1846_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_27_GND_71_o_MUX_1847_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_26_GND_71_o_MUX_1848_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_25_GND_71_o_MUX_1849_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_24_GND_71_o_MUX_1850_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_23_GND_71_o_MUX_1851_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_22_GND_71_o_MUX_1852_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_21_GND_71_o_MUX_1853_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_20_GND_71_o_MUX_1854_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_19_GND_71_o_MUX_1855_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_18_GND_71_o_MUX_1856_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_17_GND_71_o_MUX_1857_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_16_GND_71_o_MUX_1858_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_15_GND_71_o_MUX_1859_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_14_GND_71_o_MUX_1860_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_13_GND_71_o_MUX_1861_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_12_GND_71_o_MUX_1862_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_11_GND_71_o_MUX_1863_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_10_GND_71_o_MUX_1864_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_9_GND_71_o_MUX_1865_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_8_GND_71_o_MUX_1866_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_7_GND_71_o_MUX_1867_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_6_GND_71_o_MUX_1868_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_5_GND_71_o_MUX_1869_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_4_GND_71_o_MUX_1870_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_3_GND_71_o_MUX_1871_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_2_GND_71_o_MUX_1872_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_1_GND_71_o_MUX_1873_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_0_GND_71_o_MUX_1874_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_28_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_26_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_24_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_tog_sync_request_reg_OR_548_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0479_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_113_2332 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_101_2331 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_5_f7_2330 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_7_2329 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_13_2328 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_122_2327 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_121_2326 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_112_2325 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_6_2324 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_12_2323 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_111_2322 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_11_2321 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_10_2320 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_9_f7_2286 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_113_2285 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_101_2284 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_5_f7_2283 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_7_2282 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_13_2281 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_122_2280 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_121_2279 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_112_2278 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_6_2277 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_12_2276 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_111_2275 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_11_2274 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_10_2273 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_12_mmx_out : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_lut_0_Q_2265 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_0_Q_2264 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_1_Q_2263 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_2_Q_2262 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_3_Q_2261 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_4_Q_2260 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_5_Q_2259 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_6_Q_2258 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_7_Q_2257 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_8_Q_2256 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_9_Q_2255 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_10_Q_2254 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_11_Q_2253 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_12_Q_2252 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_13_Q_2251 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_14_Q_2250 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_15_Q_2249 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_16_Q_2248 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_17_Q_2247 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_18_Q_2246 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_19_Q_2245 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_20_Q_2244 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_21_Q_2243 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_22_Q_2242 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_23_Q_2241 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_24_Q_2240 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_25_Q_2239 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_26_Q_2238 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_27_Q_2237 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_28_Q_2236 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_29_Q_2235 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_30_Q_2234 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_32_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT91 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_17_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_37_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT1211 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_2206 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_2205 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_2204 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_2203 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_2202 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_2201 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_2200 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_2199 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_2198 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_2197 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_2196 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_2195 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_2194 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_2193 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_2192 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_2191 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_2190 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_2189 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_2188 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_2187 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_30_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_enable_reg_AND_32_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_73_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_74_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_75_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_24_o_equal_77_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tlast_tx_mac_tvalid_OR_32_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_3_tx_state_3_OR_48_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_two_byte_tx_OR_49_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0280_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_2175 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_2173 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_2172 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_2170 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2169 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2168 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2166 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG_2165 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_2164 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2163 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2162 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2161 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2160 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2159 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_64_o_FRAME_COUNTER_7_equal_1_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_375_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_381_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_407_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_395_o_2144 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_569_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0260_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv_2140 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02133 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT81 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT411 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_2125 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_2124 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_2123 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_2122 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_2121 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_2120 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_2119 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_2118 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_2117 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_2116 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_2113 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_60_o_AND_561_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_1183_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_GND_63_o_MUX_1129_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_GND_63_o_MUX_1130_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_GND_63_o_MUX_1131_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_GND_63_o_MUX_1132_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_GND_63_o_MUX_1133_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_GND_63_o_MUX_1134_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_GND_63_o_MUX_1135_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_GND_63_o_MUX_1136_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_GND_63_o_MUX_1137_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_GND_63_o_MUX_1138_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_GND_63_o_MUX_1139_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_FIELD_COUNTER_1_AND_527_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0309_2076 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_60_o_RXD_7_equal_15_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_526_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o_2073 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_356_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_371_o_2071 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_63_o_MUX_1219_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_63_o_RXD_7_equal_9_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_552_o_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER13 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_lut_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_0_Q_1995 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_1_Q_1994 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_2_Q_1993 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_3_Q_1992 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_4_Q_1991 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_5_Q_1990 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_6_Q_1989 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_7_Q_1988 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_8_Q_1987 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_9_Q_1986 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_1984 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_495_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_501_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_504_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_1064_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_344_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_484_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CALCULATED_FSC : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1950 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_1949 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1947 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1946 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1944 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1943 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1942 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1912 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1911 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1910 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1908 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1907 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_1906 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1897 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_1896 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_1895 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1894 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1893 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1892 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_REG_1891 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC50_EN_1890 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_REG_1889 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_1888 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_REG_1887 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC1000_EN_1886 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3_1869 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1867 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_1866 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1865 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_1864 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_1839 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_1838 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_1837 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_1836 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2_1835 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2_1834 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2_1833 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2_1832 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2_1831 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_1830 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_1829 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_1828 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1827 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1826 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_1825 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_1824 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_1823 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_1822 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_1821 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_0_RESYNC_REG_1820 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_1_RESYNC_REG_1819 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_1817 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD_1816 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD_1815 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1814 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_1813 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1812 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG_1810 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG_1809 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG_1808 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_1807 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_1806 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_1805 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_1803 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_1786 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1785 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_56_o_RX_ERR_REG6_AND_473_o_1783 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_59_o_RX_DV_REG6_AND_475_o_1782 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_GND_59_o_MUX_915_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_463_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_GND_59_o_MUX_916_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2_GND_59_o_MUX_929_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2_GND_59_o_MUX_930_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2_GND_59_o_MUX_931_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2_GND_59_o_MUX_932_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2_GND_59_o_MUX_933_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_462_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_GND_59_o_MUX_934_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_GND_59_o_MUX_935_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_GND_59_o_MUX_936_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_GND_59_o_MUX_963_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_GND_59_o_MUX_964_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_465_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_GND_59_o_MUX_965_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_GND_59_o_MUX_914_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_59_o_GND_59_o_MUX_1287_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_59_o_FRAME_SUCCESS_MUX_1288_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_GND_59_o_MUX_913_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_GND_59_o_MUX_928_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_GND_59_o_MUX_962_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q_1752 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q_1751 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q_1750 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q_1748 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q_1747 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q_1742 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q_1740 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q_1738 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q_1736 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q_1730 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q_1728 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q_1726 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TC_ASSIGN_I0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TC_ASSIGN_I0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_12_1461 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_11_1460 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_10_1459 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_9_1458 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_8_1457 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_7_1456 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_6_1455 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_5_1454 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_4_1453 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_3_1452 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_2_1451 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_1448 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14_1447 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In_1376 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In_1374 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1373 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1372 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_1371 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q_1339 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q_1337 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q_1335 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q_1329 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q_1327 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q_1325 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q_1323 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q_1318 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q_1317 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q_1315 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q_1314 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q_1313 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1291 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1290 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1288 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_1287 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1286 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_1285 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_1284 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_1283 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1282 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_1281 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1280 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1277 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1276 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1275 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_1249 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_1248 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_1247 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_1246 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_1245 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_1244 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_1243 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_1242 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_1241 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_1224 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_1223 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_1193 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1192 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_1191 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_1190 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_1189 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_1167 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_1166 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_1165 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_1164 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_1163 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_1160 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_1157 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_1155 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_1154 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1153 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_1152 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_1151 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_1150 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_1149 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_1148 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_1146 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_1145 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_1144 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_1143 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_1127 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_1126 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_1125 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_1124 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_1123 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_1122 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_1121 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_1054 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_GND_52_o_MUX_515_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_1000 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1434_961 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1448_960 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1429 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1468 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1462 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1452_956 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1454_955 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_77_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_77_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_77_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_336_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_320_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_328_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_312_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_344_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_297_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_41_o_MUX_724_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_228_o_928 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_106_o_927 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_280_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_169_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1718_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1742_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1750_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1770_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1778_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1823_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1856_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1887_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_2_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable21 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1696_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_411_o_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT13 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_297_o_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_0_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_1_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_2_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_3_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_4_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_5_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_7_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_8_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_9_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_234_o_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT13 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT15 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT16 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT17 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT18 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_27_OUT_7_0_cy_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_0_Q_731 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_0_Q_730 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_1_Q_729 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_1_Q_728 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_2_Q_727 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_2_Q_726 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_3_Q_725 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_3_Q_724 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_4_Q_723 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14441 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_197_o1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n15062 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_197_o11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_690 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_689 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_677 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_676 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_675 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_674 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_673 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_672 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_671 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_670 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_669 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_668 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_667 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_666 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_665 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV10_REG_664 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_663 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_662 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_661 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_660 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_659 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_658 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV100_REG_657 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_656 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_0_RESYNC_REG_655 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_1_RESYNC_REG_654 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE_653 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_652 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE_651 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_650 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE_649 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN_648 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_647 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_646 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_645 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_GND_34_o_MUX_363_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_640 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_REG_639 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC50_EN_638 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_95_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_GND_34_o_MUX_283_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_GND_34_o_MUX_284_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_GND_34_o_MUX_297_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_GND_34_o_MUX_298_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_GND_34_o_MUX_299_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_GND_34_o_MUX_300_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_GND_34_o_MUX_301_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_119_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_GND_34_o_MUX_302_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_GND_34_o_MUX_303_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_GND_34_o_MUX_304_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_GND_34_o_MUX_333_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_GND_34_o_MUX_334_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_GND_34_o_MUX_335_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_GND_34_o_MUX_282_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_GND_34_o_MUX_281_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_GND_34_o_MUX_296_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_GND_34_o_MUX_332_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_724_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_727_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MGMT_HOST_RESET_INPUT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_WRACK_608 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_ENABLE_607 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PS_LT_DISABLE_604 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_LT_DISABLE_603 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_VLAN_601 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_EN_600 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_599 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CRC_MODE_598 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_JUMBO_EN_597 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_IFG_DEL_EN_595 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_VLAN_593 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_EN_592 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_591 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CRC_MODE_WR_590 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_JUMBO_EN_589 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_443 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_442 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RST : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_350 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_348 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_347 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_346 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_345 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicastaddressmatch_344 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_343 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_0_310 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_1_309 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_2_308 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_3_307 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_4_306 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_wrack_303 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_VLAN_ENABLE_OUT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_295 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_294 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_293 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_error_281 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_wrack_279 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_246 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_245 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_235 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_234 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_233 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_231 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_229 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_182 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_181 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_0_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_1_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_2_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_3_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_4_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_5_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_6_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_7_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_0_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_1_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_2_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_3_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_4_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_5_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_6_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_7_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_delay_rx_data_valid_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_0_delay_configurable_match_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_1_delay_configurable_match_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_2_delay_configurable_match_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_3_delay_configurable_match_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_7_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_6_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_5_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_4_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_3_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_2_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_1_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_0_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_0_shift_ram_count_i_Q_UNCONNECTED : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_axis_filter_tuser : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal NlwRenamedSig_OI_tx_statistics_vector : STD_LOGIC_VECTOR ( 31 downto 30 ); 
  signal NlwRenamedSig_OI_ip2bus_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511 : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data : STD_LOGIC_VECTOR2 ( 3 downto 0 , 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data : STD_LOGIC_VECTOR2 ( 3 downto 0 , 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int : STD_LOGIC_VECTOR ( 8 downto 2 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb : STD_LOGIC_VECTOR ( 5 downto 4 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref : STD_LOGIC_VECTOR ( 71 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset : STD_LOGIC_VECTOR ( 43 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_19_OUT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE : STD_LOGIC_VECTOR ( 13 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0 : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT : STD_LOGIC_VECTOR ( 7 downto 5 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  rx_statistics_vector(26) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  rx_statistics_vector(22) <= NlwRenamedSig_OI_rx_statistics_vector_22_Q;
  rx_statistics_vector(2) <= NlwRenamedSig_OI_rx_statistics_vector_2_Q;
  rx_axis_filter_tuser(4) <= NlwRenamedSig_OI_rx_axis_filter_tuser(4);
  tx_statistics_vector(31) <= NlwRenamedSig_OI_tx_statistics_vector(31);
  tx_statistics_vector(30) <= NlwRenamedSig_OI_tx_statistics_vector(30);
  tx_statistics_vector(29) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  tx_statistics_vector(24) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  ip2bus_data(31) <= NlwRenamedSig_OI_ip2bus_data(31);
  ip2bus_data(30) <= NlwRenamedSig_OI_ip2bus_data(30);
  ip2bus_data(29) <= NlwRenamedSig_OI_ip2bus_data(29);
  ip2bus_data(28) <= NlwRenamedSig_OI_ip2bus_data(28);
  ip2bus_data(27) <= NlwRenamedSig_OI_ip2bus_data(27);
  ip2bus_data(26) <= NlwRenamedSig_OI_ip2bus_data(26);
  ip2bus_data(25) <= NlwRenamedSig_OI_ip2bus_data(25);
  ip2bus_data(24) <= NlwRenamedSig_OI_ip2bus_data(24);
  ip2bus_data(23) <= NlwRenamedSig_OI_ip2bus_data(23);
  ip2bus_data(22) <= NlwRenamedSig_OI_ip2bus_data(22);
  ip2bus_data(21) <= NlwRenamedSig_OI_ip2bus_data(21);
  ip2bus_data(20) <= NlwRenamedSig_OI_ip2bus_data(20);
  ip2bus_data(19) <= NlwRenamedSig_OI_ip2bus_data(19);
  ip2bus_data(18) <= NlwRenamedSig_OI_ip2bus_data(18);
  ip2bus_data(17) <= NlwRenamedSig_OI_ip2bus_data(17);
  ip2bus_data(16) <= NlwRenamedSig_OI_ip2bus_data(16);
  ip2bus_data(15) <= NlwRenamedSig_OI_ip2bus_data(15);
  ip2bus_data(14) <= NlwRenamedSig_OI_ip2bus_data(14);
  ip2bus_data(13) <= NlwRenamedSig_OI_ip2bus_data(13);
  ip2bus_data(12) <= NlwRenamedSig_OI_ip2bus_data(12);
  ip2bus_data(11) <= NlwRenamedSig_OI_ip2bus_data(11);
  ip2bus_data(10) <= NlwRenamedSig_OI_ip2bus_data(10);
  ip2bus_data(9) <= NlwRenamedSig_OI_ip2bus_data(9);
  ip2bus_data(8) <= NlwRenamedSig_OI_ip2bus_data(8);
  ip2bus_data(7) <= NlwRenamedSig_OI_ip2bus_data(7);
  ip2bus_data(6) <= NlwRenamedSig_OI_ip2bus_data(6);
  ip2bus_data(5) <= NlwRenamedSig_OI_ip2bus_data(5);
  ip2bus_data(4) <= NlwRenamedSig_OI_ip2bus_data(4);
  ip2bus_data(3) <= NlwRenamedSig_OI_ip2bus_data(3);
  ip2bus_data(2) <= NlwRenamedSig_OI_ip2bus_data(2);
  ip2bus_data(1) <= NlwRenamedSig_OI_ip2bus_data(1);
  ip2bus_data(0) <= NlwRenamedSig_OI_ip2bus_data(0);
  rx_reset_out <= NlwRenamedSig_OI_rx_reset_out;
  rx_statistics_valid <= NlwRenamedSig_OI_rx_statistics_valid;
  tx_reset_out <= NlwRenamedSig_OI_tx_reset_out;
  tx_axis_mac_tready <= NlwRenamedSig_OI_tx_axis_mac_tready;
  tx_statistics_valid <= NlwRenamedSig_OI_tx_statistics_valid;
  speed_is_100 <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  speed_is_10_100 <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  gmii_tx_en <= NlwRenamedSig_OI_gmii_tx_en;
  gmii_tx_er <= NlwRenamedSig_OI_gmii_tx_er;
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_5999,
      Q => NlwRenamedSig_OI_rx_statistics_vector_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_2122,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_5999,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033416 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0334112 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033421 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033431 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033441 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033451 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033461 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033471 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033481 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033491 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0334101 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n03341111 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0334121 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0334131 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0334141 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0334151 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_INV_0 : INV
    port map (
      I => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT261_lut_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT261_lut
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv1_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_4142,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_0_11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_toggle_INV_752_o1_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_toggle_INV_752_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv1_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG5_OUT_GND_59_o_MUX_913_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_1836,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_GND_59_o_MUX_913_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG0_OUT2_GND_59_o_MUX_928_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1826,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_GND_59_o_MUX_928_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_CE_REG5_OUT_GND_59_o_MUX_962_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_1821,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_GND_59_o_MUX_962_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv1_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG5_OUT_GND_34_o_MUX_281_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_675,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_GND_34_o_MUX_281_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG0_OUT2_GND_34_o_MUX_296_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_665,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_GND_34_o_MUX_296_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CE_REG5_OUT_GND_34_o_MUX_332_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_658,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_GND_34_o_MUX_332_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RST1_INV_0 : INV
    port map (
      I => glbl_rstn,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RST
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_lut_0_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_lut_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut_0_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut_0_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1454_G : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_1145,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_1149,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1286,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N498
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1454_F : LUT6
    generic map(
      INIT => X"8080808000008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1286,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_1149,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N497
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1454 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N497,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N498,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_1155,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1454_955
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT313_G : LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N496
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT313_F : LUT6
    generic map(
      INIT => X"A8BCA88CA8B0A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N495
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT313 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N495,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N496,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT83_G : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(47),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(39),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N494
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT83_F : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(15),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(23),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N493
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT83 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N493,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N494,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_0_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE6EE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1696_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_0_rstpot_5992
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_0_rstpot : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_0_rstpot_5943
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_2_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA9FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_2_rstpot_5941
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_0_rstpot : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_0_rstpot_5940
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_1_rstpot : LUT5
    generic map(
      INIT => X"FFF9FFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_1_rstpot_5942
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_1_rstpot : LUT5
    generic map(
      INIT => X"FFF9FFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_1_rstpot_5939
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5_rstpot_5966
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6_rstpot_5965
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7_rstpot_5964
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8_rstpot_5963
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9_rstpot_5962
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10_rstpot_5961
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11_rstpot_5960
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12_rstpot_5959
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13_rstpot_5958
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14_rstpot_5957
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15_rstpot_5956
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16_rstpot_5955
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17_rstpot_5954
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18_rstpot_5953
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_5_rstpot : LUT5
    generic map(
      INIT => X"FFFEFCFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1696_inv,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT5,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_5_rstpot_5987
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_4_rstpot : LUT5
    generic map(
      INIT => X"FFFDFFF8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1696_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT4,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_4_rstpot_5988
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_2_rstpot : LUT5
    generic map(
      INIT => X"FFFDFFF8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1696_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT2,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_2_rstpot_5990
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_3_rstpot : LUT5
    generic map(
      INIT => X"FFFDFFF8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1696_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT3,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_3_rstpot_5989
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_dpot : LUT6
    generic map(
      INIT => X"AABBAA88ABBBA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER12,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_dpot_5984
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11_dpot : LUT6
    generic map(
      INIT => X"AABBAA88ABBBA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER11,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11_dpot_5983
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10_dpot : LUT6
    generic map(
      INIT => X"AABBAA88ABBBA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER10,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10_dpot_5982
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9_dpot : LUT6
    generic map(
      INIT => X"AABBAA88ABBBA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER9,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9_dpot_5981
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8_dpot : LUT6
    generic map(
      INIT => X"AABBAA88ABBBA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER8,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8_dpot_5980
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7_dpot : LUT6
    generic map(
      INIT => X"AABBAA88ABBBA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER7,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7_dpot_5979
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6_dpot : LUT6
    generic map(
      INIT => X"AABBAA88ABBBA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER6,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6_dpot_5978
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5_dpot : LUT6
    generic map(
      INIT => X"AABBAA88ABBBA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER5,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5_dpot_5977
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4_dpot : LUT6
    generic map(
      INIT => X"AABBAA88ABBBA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER4,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4_dpot_5976
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3_dpot : LUT6
    generic map(
      INIT => X"AABBAA88ABBBA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER3,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3_dpot_5975
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2_dpot : LUT6
    generic map(
      INIT => X"AABBAA88ABBBA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2_dpot_5974
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1_dpot : LUT6
    generic map(
      INIT => X"AABBAA88ABBBA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1_dpot_5973
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_dpot : LUT6
    generic map(
      INIT => X"AABBAA88ABBBA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_dpot_5972
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1_rstpot_5969
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_1143,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0_rstpot_5970
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_1144,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3_rstpot_5968
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_1224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4_rstpot_5967
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_1223,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19_rstpot_5952
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_20_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_1054,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_20_rstpot_5951
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_21_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_1123,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_21_rstpot_5950
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_22_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_1126,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_22_rstpot_5949
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_23_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_1127,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_23_rstpot_5948
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_25_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_25_rstpot_5947
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_26_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_26_rstpot_5946
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_27_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_27_rstpot_5945
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_28_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_28_rstpot_5944
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_1_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFFFFA2F7AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1696_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5744,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_1_rstpot_5991
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_0_rstpot_5992,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_1_rstpot_5991,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_2_rstpot_5990,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_3_rstpot_5989,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_4_rstpot_5988,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_5_rstpot_5987,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv11_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv11_5986
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_rstpot_5920,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2_5985
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0_rstpot_5970,
      Q => tx_statistics_vector(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1_rstpot_5969,
      Q => tx_statistics_vector(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3_rstpot_5968,
      Q => tx_statistics_vector(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4_rstpot_5967,
      Q => tx_statistics_vector(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5_rstpot_5966,
      Q => tx_statistics_vector(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6_rstpot_5965,
      Q => tx_statistics_vector(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7_rstpot_5964,
      Q => tx_statistics_vector(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8_rstpot_5963,
      Q => tx_statistics_vector(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9_rstpot_5962,
      Q => tx_statistics_vector(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10_rstpot_5961,
      Q => tx_statistics_vector(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11_rstpot_5960,
      Q => tx_statistics_vector(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12_rstpot_5959,
      Q => tx_statistics_vector(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13_rstpot_5958,
      Q => tx_statistics_vector(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14_rstpot_5957,
      Q => tx_statistics_vector(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15_rstpot_5956,
      Q => tx_statistics_vector(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16_rstpot_5955,
      Q => tx_statistics_vector(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17_rstpot_5954,
      Q => tx_statistics_vector(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18_rstpot_5953,
      Q => tx_statistics_vector(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19_rstpot_5952,
      Q => tx_statistics_vector(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_20 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_20_rstpot_5951,
      Q => tx_statistics_vector(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_21 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_21_rstpot_5950,
      Q => tx_statistics_vector(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_22 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_22_rstpot_5949,
      Q => tx_statistics_vector(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_23 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_23_rstpot_5948,
      Q => tx_statistics_vector(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_25 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_25_rstpot_5947,
      Q => tx_statistics_vector(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_26 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_26_rstpot_5946,
      Q => tx_statistics_vector(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_27 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_27_rstpot_5945,
      Q => tx_statistics_vector(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_28 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_28_rstpot_5944,
      Q => tx_statistics_vector(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_0_rstpot_5943,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_1_rstpot_5942,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_2_rstpot_5941,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_0_rstpot_5940,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_1_rstpot_5939,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_1166,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1452_956,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot_5933
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot_5921,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1_5938
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot1_5895,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1_5937
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_rstpot_5920,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1_5936
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_5607,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1_5935
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_rstpot_5909,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1_5934
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_rstpot : LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_106_o_927,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_rstpot_5926
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1434_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_rstpot_5925
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_rstpot : LUT6
    generic map(
      INIT => X"FFCCFFCCFFFCFFEE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_1125,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_41_o_MUX_724_o,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1856_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1429,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_rstpot_5916
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_rstpot : LUT6
    generic map(
      INIT => X"1111111100000010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1468,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_rstpot_5922
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_1165,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1742_inv,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1454_955,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_rstpot_5918
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot1 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_344_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_1241,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot1_5904
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_1127,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_1146,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_rstpot_5905
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_rstpot : LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG1_4871,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG2_4872,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_rstpot_5881
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_1_rstpot : LUT5
    generic map(
      INIT => X"FFF9FFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_1_rstpot_5856
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_rstpot : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_rstpot_5880
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_rstpot : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1276,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_rstpot_5877
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_0_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_0_rstpot_5855
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_1155,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_rstpot_5894
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_1154,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot_5893
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1153,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot_5889
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_rstpot : LUT5
    generic map(
      INIT => X"11111110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_1284,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_1283,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_rstpot_5883
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_rstpot : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_rstpot_5882
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_rstpot : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_rstpot_5878
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_rstpot : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_1149,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1153,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_rstpot_5876
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot1 : LUT6
    generic map(
      INIT => X"1010101110101000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_652,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot1_5895
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot : LUT6
    generic map(
      INIT => X"1111111100000010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_1149,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot_5892
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot : LUT6
    generic map(
      INIT => X"0010111100100010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_1143,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_1144,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_1164,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot_5890
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_rstpot : LUT6
    generic map(
      INIT => X"0010111100100010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_1126,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_1146,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_1164,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_rstpot_5888
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot_5933,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_1166
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_glue_set_5241,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_rstpot_5924
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_glue_set_5242,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_rstpot_5928
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_glue_set_5234,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_rstpot_5923
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_set_5244,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_rstpot_5920
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set_5249,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_rstpot_5927
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_rstpot1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_rstpot_5585,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_rstpot1_5919
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_set_5247,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_rstpot_5917
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set_5232,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_rstpot_5915
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot_5788,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_1_5932
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_glue_set_5250,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot_5913
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_glue_set_5248,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_rstpot_5910
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0574_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter1,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0574_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set_5245,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_rstpot_5909
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_glue_set_5253,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot_5908
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set_5251,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_rstpot_5906
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0574_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5929
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set_5255,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_rstpot_5903
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set_5252,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_rstpot_5901
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot_5914
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_glue_set_5238,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot_5899
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set_5254,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_rstpot_5898
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_280_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_rstpot_5902
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set_5233,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot_5897
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_set_5236,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_rstpot_5896
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_320_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_1246,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_rstpot_5874
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_rstpot_5870
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_2_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_2_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_2_rstpot_5900
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_344_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_1243,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_rstpot_5873
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_336_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_1244,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_rstpot_5871
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_312_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_1247,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_rstpot_5875
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_328_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_1245,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_rstpot_5872
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_rstpot_5869
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VALID_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VALID_rstpot_5867
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_0_rstpot : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_0_rstpot_5793
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_1_rstpot : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_1_rstpot_5792
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_2_rstpot : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_2_rstpot_5791
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_3_rstpot : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_3_rstpot_5790
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_rstpot : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_rstpot_5774
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2_rstpot : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2_rstpot_5773
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4_rstpot : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4_rstpot_5772
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6_rstpot : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6_rstpot_5771
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_rstpot_5753
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1_rstpot_5752
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2_rstpot_5751
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3_rstpot_5750
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4_rstpot_5749
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5_rstpot_5748
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6_rstpot_5747
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7_rstpot_5746
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_rstpot_5801
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1_rstpot_5800
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2_rstpot_5799
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3_rstpot_5798
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4_rstpot_5797
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5_rstpot_5796
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6_rstpot_5795
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_rstpot_5794
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_1281,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7_rstpot_5770
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE_651,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1291,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_rstpot_5887
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE_649,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1290,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_rstpot_5886
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN_648,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1288,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_rstpot_5885
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_1287,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_rstpot_5884
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE_653,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_rstpot_5864
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_1242,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_rstpot_5857
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_640,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_rstpot_5868
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_gmii_tx_en,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_rstpot_5866
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_gmii_tx_er,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_rstpot_5865
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1153,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_rstpot_5863
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_rstpot_5862
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_rstpot_5861
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1276,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_rstpot_5860
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_rstpot_5859
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_1284,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_rstpot_5858
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot : LUT6
    generic map(
      INIT => X"00000000EEFECCFC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_1164,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14641_4866,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot_5921
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_rstpot : LUT6
    generic map(
      INIT => X"000000002200F2F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1153,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1718_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_rstpot_5907
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_rstpot : LUT6
    generic map(
      INIT => X"0000000000300032"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_3574,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_182,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_1145,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_1146,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_rstpot_5891
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_rstpot : LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_rstpot_5912
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_rstpot : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1290,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_rstpot_5911
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_rstpot : LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1275,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_rstpot_5879
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_rstpot_5928,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_1157
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_rstpot_5927,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_1164
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_rstpot_5926,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_rstpot_5925,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_rstpot_5924,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_rstpot_5923,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_1122
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_rstpot_5922,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot_5921,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_rstpot_5920,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_rstpot1_5919,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_1148
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_rstpot_5918,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_1165
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_rstpot_5917,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_rstpot_5916,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_1125
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_rstpot_5915,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_1152
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot_5914,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1153
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot_5913,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_1167
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_rstpot_5912,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_181
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_rstpot_5911,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_1223
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_rstpot_5910,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_1163
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_rstpot_5909,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot_5908,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_rstpot_5907,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_rstpot_5906,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_rstpot_5905,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_1127
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot1_5904,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_1241
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_rstpot_5903,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_rstpot_5902,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_rstpot_5901,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_2_rstpot_5900,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot_5899,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_1144
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_rstpot_5898,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot_5897,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_1146
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_rstpot_5896,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_1123
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot1_5895,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_rstpot_5894,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_1155
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot_5893,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_1154
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot_5892,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_1149
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_rstpot_5891,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_1145
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot_5890,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_1143
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot_5889,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_rstpot_5888,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_1126
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING : FD
    port map (
      C => tx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_1121
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_rstpot_5887,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1291
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_rstpot_5886,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1290
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_rstpot_5885,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1288
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_rstpot_5884,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_1287
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_rstpot_5883,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1282
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_rstpot_5882,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_1281
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_rstpot_5881,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_rstpot_5880,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_689
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_rstpot_5879,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1277
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_rstpot_5878,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1276
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_rstpot_5877,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_rstpot_5876,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_1248
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_rstpot_5875,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_1247
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_rstpot_5874,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_1246
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_rstpot_5873,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_1243
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_rstpot_5872,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_1245
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_rstpot_5871,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_1244
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_rstpot_5870,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_1224
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_rstpot_5869,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1192
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_rstpot_5868,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_1191
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VALID : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VALID_rstpot_5867,
      Q => NlwRenamedSig_OI_tx_statistics_valid
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_rstpot_5866,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_1190
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_rstpot_5865,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_1189
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_rstpot_5864,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_rstpot_5863,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_690
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_rstpot_5862,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_1284
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_rstpot_5861,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_rstpot_5860,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_1249
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_rstpot_5859,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_1193
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_rstpot_5858,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_1283
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_rstpot_5857,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_1242
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_1_rstpot_5856,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_0_rstpot_5855,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0_rstpot_5840
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1_rstpot_5839
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2_rstpot_5838
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3_rstpot_5837
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4_rstpot_5836
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5_rstpot_5835
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6_rstpot_5834
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7_rstpot_5833
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8_rstpot_5832
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9_rstpot_5831
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10_rstpot_5830
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11_rstpot_5829
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12_rstpot_5828
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13_rstpot_5827
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14_rstpot : LUT5
    generic map(
      INIT => X"000A000C"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14_rstpot_5826
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_0_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_0_rstpot_5825
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_1_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_1_rstpot_5824
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_2_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_2_rstpot_5823
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_3_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_3_rstpot_5822
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_4_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_4_rstpot_5821
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_5_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_5_rstpot_5820
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_6_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_6_rstpot_5819
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_7_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_7_rstpot_5818
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_8_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_8_rstpot_5817
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_9_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_9_rstpot_5816
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_10_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_10_rstpot_5815
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_11_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_11_rstpot_5814
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_12_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_12_rstpot_5813
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_13_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_13_rstpot_5812
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I3 => tx_ifg_delay(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0_rstpot_5809
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I3 => tx_ifg_delay(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1_rstpot_5808
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I3 => tx_ifg_delay(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2_rstpot_5807
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I3 => tx_ifg_delay(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3_rstpot_5806
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I3 => tx_ifg_delay(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4_rstpot_5805
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I3 => tx_ifg_delay(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5_rstpot_5804
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I3 => tx_ifg_delay(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6_rstpot_5803
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I3 => tx_ifg_delay(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7_rstpot_5802
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_0_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_0_rstpot_5769
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_1_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_1_rstpot_5768
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_2_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_2_rstpot_5767
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_3_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_3_rstpot_5766
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_4_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_4_rstpot_5765
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_5_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_5_rstpot_5764
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_6_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_6_rstpot_5763
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_7_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_7_rstpot_5762
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_8_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_8_rstpot_5761
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_9_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_9_rstpot_5760
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_10_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_10_rstpot_5759
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_11_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_11_rstpot_5758
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_12_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_12_rstpot_5757
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_13_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_13_rstpot_5756
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_14_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_14_rstpot_5755
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_15_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_15_rstpot_5754
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_rstpot_5789
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot_5788
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_rstpot_5787
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_rstpot_5786
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_rstpot_5785
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6_rstpot_5784
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7_rstpot_5783
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8_rstpot_5782
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9_rstpot_5781
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10_rstpot_5780
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11_rstpot_5779
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12_rstpot_5778
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_rstpot_5777
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1277,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0_rstpot_5776
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1_rstpot_5775
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_rstpot_5854
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_rstpot_5853
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_rstpot_5852
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_rstpot_5851
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_rstpot_5850
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_rstpot_5849
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_rstpot_5848
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_rstpot_5847
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_rstpot_5846
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_rstpot_5845
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_rstpot_5844
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_rstpot_5843
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_rstpot_5842
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_1128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_rstpot_5841
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_rstpot_5854,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_rstpot_5853,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_rstpot_5852,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_rstpot_5851,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_rstpot_5850,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_rstpot_5849,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_rstpot_5848,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_rstpot_5847,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_rstpot_5846,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_rstpot_5845,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_rstpot_5844,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_rstpot_5843,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_rstpot_5842,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_rstpot_5841,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0_rstpot_5840,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1_rstpot_5839,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2_rstpot_5838,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3_rstpot_5837,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4_rstpot_5836,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5_rstpot_5835,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6_rstpot_5834,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7_rstpot_5833,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8_rstpot_5832,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9_rstpot_5831,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10_rstpot_5830,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11_rstpot_5829,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12_rstpot_5828,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13_rstpot_5827,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14_rstpot_5826,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_0_rstpot_5825,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_1_rstpot_5824,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_2_rstpot_5823,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_3_rstpot_5822,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_4_rstpot_5821,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_5_rstpot_5820,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_6_rstpot_5819,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_7_rstpot_5818,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_8_rstpot_5817,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_9_rstpot_5816,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_10_rstpot_5815,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_11_rstpot_5814,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_12_rstpot_5813,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_13_rstpot_5812,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_4 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_5260,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1_5810
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0_rstpot_5809,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1_rstpot_5808,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2_rstpot_5807,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3_rstpot_5806,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4_rstpot_5805,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5_rstpot_5804,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6_rstpot_5803,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7_rstpot_5802,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_rstpot_5801,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1_rstpot_5800,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2_rstpot_5799,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3_rstpot_5798,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4_rstpot_5797,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5_rstpot_5796,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6_rstpot_5795,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_rstpot_5794,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_0_rstpot_5793,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_1_rstpot_5792,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_2_rstpot_5791,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_3_rstpot_5790,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_rstpot_5789,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot_5788,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_rstpot_5787,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_rstpot_5786,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_rstpot_5785,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6_rstpot_5784,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7_rstpot_5783,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8_rstpot_5782,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9_rstpot_5781,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10_rstpot_5780,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11_rstpot_5779,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12_rstpot_5778,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_rstpot_5777,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0_rstpot_5776,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1_rstpot_5775,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_rstpot_5774,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2_rstpot_5773,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4_rstpot_5772,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6_rstpot_5771,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7_rstpot_5770,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_0_rstpot_5769,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_1_rstpot_5768,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_2_rstpot_5767,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_3_rstpot_5766,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_4_rstpot_5765,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_5_rstpot_5764,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_6_rstpot_5763,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_7_rstpot_5762,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_8_rstpot_5761,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_9_rstpot_5760,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_10_rstpot_5759,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_11_rstpot_5758,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_12_rstpot_5757,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_13_rstpot_5756,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_14 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_14_rstpot_5755,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_15 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_15_rstpot_5754,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_rstpot_5753,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1_rstpot_5752,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2_rstpot_5751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3_rstpot_5750,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4_rstpot_5749,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5_rstpot_5748,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6_rstpot_5747,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7_rstpot_5746,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5744
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5743
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_rstpot1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_1949,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_1807,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N426,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_rstpot
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_glue_set_SW0 : LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N487
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_rstpot : LUT6
    generic map(
      INIT => X"1111111111111110"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_reg_4516,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_rstpot_5601
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_rstpot : LUT6
    generic map(
      INIT => X"1111111111111110"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_reg_4515,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_350,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_WRACK_608,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_wrack_303,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_wrack_279,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_rstpot_5600
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_SW0 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_2199,
      I1 => tx_axis_mac_tlast,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_2187,
      I3 => tx_axis_mac_tvalid,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N441
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFFABBB0111"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_2192,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N395,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_2193,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_2202,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N491,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_2198,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_5270
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_SW1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_2201,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_2206,
      I3 => tx_axis_mac_tuser(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N491
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0532_inv1 : LUT6
    generic map(
      INIT => X"2222220222222222"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_D1_INT_4768,
      I2 => bus2ip_addr(2),
      I3 => bus2ip_addr(3),
      I4 => bus2ip_addr(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N489,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0532_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0532_inv1_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N489
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_glue_set : LUT6
    generic map(
      INIT => X"AA8AAA8AFFFFAA8A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_4650,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N487,
      I2 => bus2ip_addr(2),
      I3 => bus2ip_addr(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_4767,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0532_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_glue_set_5365
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_rstpot : LUT6
    generic map(
      INIT => X"E0EEA0AA2022A0AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_4157,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N485,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_rstpot_5557
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_rstpot_SW1 : LUT6
    generic map(
      INIT => X"CCCCCCCACCCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_4307,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_4157,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_5_GND_103_o_equal_14_o_5_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N485
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1 : LUT6
    generic map(
      INIT => X"0444044454440444"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1912,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_2125,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N483,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_5625
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_SW1 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N160,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N483
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot : LUT6
    generic map(
      INIT => X"02220AAACEEE0AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot_5540
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot_SW1 : LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_2120,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N481
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3722,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_3720,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3676,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N479,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In_3677
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In_SW1 : LUT6
    generic map(
      INIT => X"F0F030F0FAFA32FA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N479
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_1_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_234,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_3579,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_3661,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      O => rx_statistics_vector(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot1 : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot1_5618
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_1242,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_5612
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot1 : LUT6
    generic map(
      INIT => X"0100010011100100"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1286,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_1145,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot1_5619
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT24 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N260,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT22 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N258,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT216 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(2),
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT212_5180
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT202 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(2),
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT201_5178
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT182 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(2),
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT181_5172
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_6_GND_71_o_MUX_1868_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_37_6_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_6_GND_71_o_MUX_1868_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_4_GND_71_o_MUX_1870_o11 : LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_37_6_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_4_GND_71_o_MUX_1870_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_0_rstpot : LUT5
    generic map(
      INIT => X"41414140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_0_rstpot_5680
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_rstpot : LUT6
    generic map(
      INIT => X"A8ABA8A8A8FFA8A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_3952,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0682,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_4096,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_rstpot_5558
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_1_rstpot : LUT5
    generic map(
      INIT => X"44414440"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_1_rstpot_5679
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_2_rstpot : LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_2_rstpot_5683
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot1 : LUT6
    generic map(
      INIT => X"2222222200020000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0),
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_295,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_4528,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_4517,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0577_inv1 : LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_5_GND_103_o_equal_14_o_5_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0577_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_16_Q : LUT4
    generic map(
      INIT => X"8ADF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(16),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_7_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_15_Q : LUT5
    generic map(
      INIT => X"082A5D7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_9_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(15),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_6_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o_xo_0_1 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o_xo_0_1 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o_xo_0_1 : 
LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o_xo_0_1 : 
LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_xor_1_11 : LUT6
    generic map(
      INIT => X"0FF0088008800FF0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_4165,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_rstpot1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_rstpot1_5616
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_rstpot1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_rstpot1_5615
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_rstpot : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_4142,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_reg_4133,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_4086,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_rstpot_5597
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_4165,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot_5595
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set : LUT6
    generic map(
      INIT => X"BFBFBFBFBF000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_3573,
      I4 => pause_req,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3699,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_5325
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_rstpot : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_rstpot_5563
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_rstpot : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(31),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_rstpot_5564
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_rstpot : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_ADDR_10_equal_102_o_10_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_rstpot_5562
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o_xo_0_1 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o_xo_0_1 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o_xo_0_1 : 
LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o_xo_0_1 : 
LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_4146,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot_5559
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => tx_axis_mac_tlast,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_2191,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_2190,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_2202,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot_5545
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT321 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT311 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT301 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT291 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT281 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT271 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT261 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT251 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT241 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(30),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT231 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT221 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT211 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_28_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT201 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT191 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT181 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(25),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT171 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_24_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT161 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(23),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT151 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(22),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT141 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(21),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT131 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(20),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT121 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT111 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(19),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT101 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(18),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT91 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(17),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT81 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(16),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT71 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(15),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT61 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT51 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT41 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT33 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT210 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT110 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_broadcastaddressmatch_int_broadcastaddressmatch_int_MUX_1979_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_4145,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_broadcastaddressmatch_int_MUX_1979_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_pauseaddressmatch_int_pauseaddressmatch_int_MUX_2024_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_4144,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_pauseaddressmatch_int_MUX_2024_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_specialpauseaddressmatch_int_specialpauseaddressmatch_int_MUX_2036_o11 : 
LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_4143,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_specialpauseaddressmatch_int_MUX_2036_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_configurable_match_cap_0_configurable_match_cap_0_MUX_2043_o11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_4290,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0_configurable_match_cap_0_MUX_2043_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_configurable_match_cap_1_configurable_match_cap_1_MUX_2048_o11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_4273,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1_configurable_match_cap_1_MUX_2048_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_configurable_match_cap_2_configurable_match_cap_2_MUX_2053_o11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_4256,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2_configurable_match_cap_2_MUX_2053_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_configurable_match_cap_3_configurable_match_cap_3_MUX_2058_o11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_4239,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3_configurable_match_cap_3_MUX_2058_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut_1_1 : LUT5
    generic map(
      INIT => X"AA828282"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_4165,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut_2_1 : LUT5
    generic map(
      INIT => X"AA828282"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_4165,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_cy_0_1 : LUT5
    generic map(
      INIT => X"AA828282"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_4165,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_xor_0_11 : LUT5
    generic map(
      INIT => X"55414141"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_4165,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_0_11 : LUT4
    generic map(
      INIT => X"4055"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_1_11 : LUT5
    generic map(
      INIT => X"66060606"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_2_11 : LUT6
    generic map(
      INIT => X"7878007800780078"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_44_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFF77F77FFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1192,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3711,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_1149,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_44_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o_xo_0_1 : 
LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o_xo_0_1 : 
LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_356_o1 : LUT5
    generic map(
      INIT => X"888888F8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1950,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_356_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT161 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT151 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT141 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT131 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT121 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT111 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT101 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT91 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT81 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT21 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT17 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT151 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT141 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT131 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT121 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT111 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT101 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT91 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT81 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT71 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT61 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT51 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT41 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT31 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT21 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT16 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT81 : LUT5
    generic map(
      INIT => X"888D8888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1275,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT71 : LUT5
    generic map(
      INIT => X"888D8888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1275,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT61 : LUT5
    generic map(
      INIT => X"888D8888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1275,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT51 : LUT5
    generic map(
      INIT => X"888D8888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1275,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_52_o_DATA_REG_1_7_mux_83_OUT81 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1277,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_52_o_DATA_REG_1_7_mux_83_OUT71 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1277,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_52_o_DATA_REG_1_7_mux_83_OUT61 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1277,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_52_o_DATA_REG_1_7_mux_83_OUT51 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1277,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_52_o_DATA_REG_1_7_mux_83_OUT41 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1277,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_52_o_DATA_REG_1_7_mux_83_OUT31 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1277,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_52_o_DATA_REG_1_7_mux_83_OUT21 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1277,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_52_o_DATA_REG_1_7_mux_83_OUT11 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1277,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT41 : LUT5
    generic map(
      INIT => X"EFEE4544"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1275,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT31 : LUT5
    generic map(
      INIT => X"EFEE4544"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1275,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT21 : LUT5
    generic map(
      INIT => X"EFEE4544"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1275,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT11 : LUT5
    generic map(
      INIT => X"EFEE4544"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1275,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_COL_GND_52_o_MUX_515_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => gmii_col,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_GND_52_o_MUX_515_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_1_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      I2 => NlwRenamedSig_OI_rx_statistics_vector_22_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_348,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_2_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2),
      I2 => NlwRenamedSig_OI_rx_statistics_vector_22_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_348,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_3_11 : LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(3),
      I2 => NlwRenamedSig_OI_rx_statistics_vector_22_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_348,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_1_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I2 => NlwRenamedSig_OI_tx_statistics_vector(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_2_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I2 => NlwRenamedSig_OI_tx_statistics_vector(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_4_11 : LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(4),
      I2 => NlwRenamedSig_OI_tx_statistics_vector(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_3_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(3),
      I2 => NlwRenamedSig_OI_tx_statistics_vector(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_1_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_442,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_2_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_442,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_4_11 : LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_442,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_3_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_442,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_1_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_443,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_2_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_443,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_4_11 : LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_443,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_3_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_443,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_15_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_14_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_12_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_14_Q : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_10_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o1 : LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_ADDR_10_equal_102_o_10_1,
      I2 => bus2ip_addr(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I4 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_681_o1 : LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      I2 => bus2ip_addr(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I4 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_681_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0510_inv1 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0510_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv1 : LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_ADDR_10_equal_102_o_10_1,
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I4 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv1 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv1 : LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_2117,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv2 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05171 : LUT5
    generic map(
      INIT => X"0000FAC8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_3952,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0517
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable321 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1276,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val1 : LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val1 : LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_1189,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_1190,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable211 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_1281,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable21
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_14_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_13_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_11_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_13_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_9_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_297_o_inv1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_297_o_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_13_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_12_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_10_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_12_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_8_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_12_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_11_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_9_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_11_Q : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_7_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_rstpot1 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_rstpot1_5614
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot : LUT6
    generic map(
      INIT => X"4444F44444440444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3578,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3577,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N477,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_5548
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o11_5036,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N477
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv1 : LUT6
    generic map(
      INIT => X"0002000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv1 : LUT5
    generic map(
      INIT => X"A8FFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable241 : LUT5
    generic map(
      INIT => X"FFFFFF01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1277,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_rstpot : LUT6
    generic map(
      INIT => X"0CFF00FF08AA00AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_1148,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N475,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_rstpot_5585
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_rstpot_SW1 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1809_inv1_4865,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N475
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot : LUT6
    generic map(
      INIT => X"000099F0000000F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1911,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1944,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N473,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot_5537
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot_SW0 : LUT5
    generic map(
      INIT => X"90000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_63_o_MUX_1171_o1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_63_o_MUX_1171_o12_4946,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_63_o_MUX_1171_o11_4945,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N473
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1 : LUT6
    generic map(
      INIT => X"2222022022222222"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1943,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N296,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N471,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_5631
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_SW0 : LUT5
    generic map(
      INIT => X"84210000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N336,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N471
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_glue_set : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_0_4420,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_1_4427,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_2_4426,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_4_4424,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_5_4423,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N469,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_glue_set_5351
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_glue_set_SW1 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N351,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_4290,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N469
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_glue_set : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_0_4388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_1_4395,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_2_4394,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_4_4392,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_5_4391,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N467,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_glue_set_5350
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_glue_set_SW1 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N349,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_4273,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N467
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_glue_set : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_0_4356,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_1_4363,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_2_4362,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_4_4360,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_5_4359,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N465,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_glue_set_5349
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_glue_set_SW1 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N347,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_4256,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N465
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_glue_set : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_0_4324,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_1_4331,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_2_4330,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_4_4328,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_5_4327,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N463,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_glue_set_5348
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_glue_set_SW1 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N345,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_4239,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N463
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_rstpot_5592
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data_0_rstpot : LUT6
    generic map(
      INIT => X"4EEE444E4E444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_716_o_3883,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data(0),
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_3887,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3886,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data_0_rstpot_5549
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_3701,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_5326
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot : LUT6
    generic map(
      INIT => X"101010101010DC10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_2120,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_2119,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N461,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot_5538
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot_SW0 : LUT4
    generic map(
      INIT => X"FF57"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_346,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_347,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N461
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1 : LUT6
    generic map(
      INIT => X"0000000000001110"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N459,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1_5617
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N459
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N457,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set_5254
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set_SW0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N457
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF222E2222"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14441,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N455,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set_5251
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set_SW1 : LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_1164,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N455
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set : LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N453,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set_5245
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set_SW1 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N453
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_rstpot1 : LUT6
    generic map(
      INIT => X"5151511140404000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N451,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4651,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_rstpot1_5634
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_rstpot1_SW1 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N451
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set : LUT6
    generic map(
      INIT => X"0010001055550010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_2192,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_2191,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_2200,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_2205,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N449,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_5268
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      I1 => tx_axis_mac_tuser(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_2193,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N449
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set : LUT6
    generic map(
      INIT => X"00202020FFFF2020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_245,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_2202,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_2199,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_2187,
      I4 => tx_axis_mac_tvalid,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N447,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_5267
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_SW0 : LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_2205,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_2192,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_2193,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      I4 => tx_axis_mac_tlast,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N447
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set : LUT6
    generic map(
      INIT => X"F0FF00FFF0F40044"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N24,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N445,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set_5255
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set_SW1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N445
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set : LUT6
    generic map(
      INIT => X"0000EFEE00000F00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N443,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set_5252
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set_SW1 : LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_1154,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N443
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_UPDATE_PAUSE_AD_INT_rstpot : LUT6
    generic map(
      INIT => X"AAAAAAAAA9AAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_in,
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_INT_MA_INIT_WR_DATA_11_MUX_1513_o11,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_REG_4748,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_UPDATE_PAUSE_AD_INT_rstpot_5565
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set : LUT6
    generic map(
      INIT => X"66F644F4FFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_2197,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_2196,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_2198,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_245,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N441,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_5265
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot : LUT6
    generic map(
      INIT => X"FFFFFF3FEAEAEA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1908,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N439,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_5539
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N439
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_glue_rst : LUT6
    generic map(
      INIT => X"FFFFDDFFFFFF5DFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_glue_rst_5239
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot : LUT6
    generic map(
      INIT => X"2A0A20003B0A3100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1947,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N437,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_2116,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_345,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot_5541
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1943,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1950,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N437
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync2,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1_5633
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync2,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1_5632
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2161,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_5630
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1908,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2168,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_5627
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_rstpot1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CALCULATED_FSC,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_EN_600,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_rstpot1_5621
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_rstpot1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV10_REG_664,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_5531,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_rstpot1_5610
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_rstpot1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV100_REG_657,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_660,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_rstpot1_5609
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_reg_4514,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_error_281,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_rstpot_5599
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2_4168,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_4146,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_4147,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot_5598
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_rdce_int_3892,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_rstpot_5594
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_wrce_int_3893,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_rstpot_5593
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_irq_rstpot : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_3887,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3886,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_irq_rstpot_5591
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_2188,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot_5587
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => tx_axis_mac_tvalid,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_2187,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot_5586
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_4818,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4651,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_rstpot_5584
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_0_glue_set : LUT3
    generic map(
      INIT => X"BE"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_1448,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14_1447,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_0_glue_set_5256
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_toggle_rstpot : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_toggle_rstpot_5547
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_tog_sync_request_reg_OR_548_o1 : LUT4
    generic map(
      INIT => X"1554"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg_2633,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg2_2632,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_tog_sync_request_reg_OR_548_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_REC_glue_set : LUT6
    generic map(
      INIT => X"00202020FAFAFAFA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_4623,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4651,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_4650,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_INT_4622,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_REC_glue_set_5363
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1 : LUT5
    generic map(
      INIT => X"11111000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_1949,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_2122,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_5626
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_glue_set : LUT5
    generic map(
      INIT => X"FF2A2A2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_4095,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_glue_set_5346
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_3012,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_vector_sync_reg_3567,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_glue_set_5318
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_3011,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_vector_sync_reg_3564,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_glue_set_5317
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_3008,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_vector_sync_reg_3555
,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_glue_set_5314
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_3007,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_vector_sync_reg_3552
,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_glue_set_5313
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_3006,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_vector_sync_reg_3549
,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_glue_set_5312
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_3005,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_vector_sync_reg_3546
,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_glue_set_5311
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_3004,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_vector_sync_reg_3543
,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_glue_set_5310
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_3003,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_vector_sync_reg_3540
,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_glue_set_5309
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_3002,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_vector_sync_reg_3537,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_glue_set_5308
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_3001,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_vector_sync_reg_3534,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_glue_set_5307
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_3000,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_vector_sync_reg_3531,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_glue_set_5306
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2999,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_vector_sync_reg_3528,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_glue_set_5305
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2998,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_vector_sync_reg_3525,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_glue_set_5304
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2997,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_vector_sync_reg_3522,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_glue_set_5303
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_2996,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_vector_sync_reg_3519,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_glue_set_5302
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_2995,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_vector_sync_reg_3516,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_glue_set_5301
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_2994,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_vector_sync_reg_3513,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_glue_set_5300
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_2993,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_vector_sync_reg_3510,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_glue_set_5299
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_2992,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_vector_sync_reg_3507,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_glue_set_5298
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_2991,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_vector_sync_reg_3504,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_glue_set_5297
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_2990,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(9),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_vector_sync_reg_3501,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_glue_set_5296
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_2989,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_vector_sync_reg_3498,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_glue_set_5295
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_2988,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_vector_sync_reg_3495,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_glue_set_5294
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_2987,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(12),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_vector_sync_reg_3492,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_glue_set_5293
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_2986,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_vector_sync_reg_3489,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_glue_set_5292
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_2985,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_vector_sync_reg_3486,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_glue_set_5291
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_2984,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(15),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_vector_sync_reg_3483,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_glue_set_5290
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_2983,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(16),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_vector_sync_reg_3480,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_glue_set_5289
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_2982,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(17),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_vector_sync_reg_3477,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_glue_set_5288
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_2981,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(18),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_vector_sync_reg_3474,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_glue_set_5287
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_2980,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(19),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_vector_sync_reg_3471,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_glue_set_5286
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_2979,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(20),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_vector_sync_reg_3468,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_glue_set_5285
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_increment_control_2978,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(21),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_increment_vector_sync_reg_3465,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_increment_control_glue_set_5284
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_increment_control_2977,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(22),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_increment_vector_sync_reg_3462,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_increment_control_glue_set_5283
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_increment_control_2976,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(23),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_increment_vector_sync_reg_3459,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_increment_control_glue_set_5282
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_increment_control_2975,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_increment_vector_sync_reg_3456,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_increment_control_glue_set_5281
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_increment_control_2974,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(25),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_increment_vector_sync_reg_3453,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_increment_control_glue_set_5280
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_increment_control_2973,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_increment_vector_sync_reg_3450,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_increment_control_glue_set_5279
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_increment_control_2972,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(27),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_increment_vector_sync_reg_3447,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_increment_control_glue_set_5278
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_control_2971,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(28),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_vector_sync_reg_3444,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_control_glue_set_5277
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_increment_control_2970,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(29),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_increment_vector_sync_reg_3441,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_increment_control_glue_set_5276
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_increment_control_2969,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_increment_vector_sync_reg_3438,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_increment_control_glue_set_5275
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_reg_4133,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_4086,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_4142,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_rstpot_5596
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_rstpot : LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_rstpot_5588
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_rstpot1 : LUT6
    generic map(
      INIT => X"0404000404000000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_1124,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_1054,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_rstpot1_5611
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_4176,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_4145,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set_5335
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg_4170,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_4143,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set_5334
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_4171,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_4144,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set_5333
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set : LUT5
    generic map(
      INIT => X"55550040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_statistics_valid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I4 => NlwRenamedSig_OI_tx_statistics_vector(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_5319
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_1_glue_set : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_1_glue_set_5332
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set : LUT6
    generic map(
      INIT => X"00404040AAEAEAEA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_2201,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N433,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_2192,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_2205,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tlast_tx_mac_tvalid_OR_32_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_5269
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => tx_axis_mac_tuser(0),
      I1 => tx_axis_mac_tvalid,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N433
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_0_glue_set : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_0_glue_set_5331
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_17_Q : LUT5
    generic map(
      INIT => X"F7F7A2F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(17),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set : LUT6
    generic map(
      INIT => X"5555555500010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_1163,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_1164,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N431,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set_5249
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set_SW1 : LUT6
    generic map(
      INIT => X"0000000002002200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_1167,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_1166,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_1190,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N431
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set : LUT6
    generic map(
      INIT => X"AAAAAAAA00000800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N429,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_5257
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_1866,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N429
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_glue_set : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_0_4452,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_1_4459,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_2_4458,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_3_4457,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_4_4456,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N427,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_glue_set_5352
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_glue_set_SW1 : LUT6
    generic map(
      INIT => X"8080808000008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_5_4455,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_6_4454,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_7_4453,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_4307,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N427
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_glue_set : LUT5
    generic map(
      INIT => X"FFA2A2A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_4623,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_INT_4622,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_4650,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4651,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_glue_set_5364
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_3010,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_vector_sync_reg_3561,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_glue_set_5316
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_3009,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_vector_sync_reg_3558,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_glue_set_5315
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set : LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_2203,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_2202,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_2189,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_2197,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_2196,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set_5264
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1 : LUT5
    generic map(
      INIT => X"22200200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1946,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1947,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_5623
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1910,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_1803,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_343,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1_5620
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_glue_set : LUT5
    generic map(
      INIT => X"F2FFF2F2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_intr_sync_reg_0_3891,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_3889,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_3888,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3886,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_glue_set_5328
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set : LUT5
    generic map(
      INIT => X"0808AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1867,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_5260
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_rstpot : LUT4
    generic map(
      INIT => X"A8AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_rstpot_5605
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set : LUT5
    generic map(
      INIT => X"11111000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1892,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1893,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1910,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_343,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_1803,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_5258
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot : LUT6
    generic map(
      INIT => X"FFFFAAAEAAAEAAAE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_181,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_2204,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_2192,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_2194,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_2195,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot_5606
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set : LUT6
    generic map(
      INIT => X"0100010001000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG_1808,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG_1809,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1865,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1943,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1942,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_5259
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_rstpot_G : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_347,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_346,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_345,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicastaddressmatch_344,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_2_308,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N142,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N426
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT122_G : LUT6
    generic map(
      INIT => X"1515151104040400"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N424
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT122_F : LUT6
    generic map(
      INIT => X"1111115100000040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N423
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT122 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N423,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N424,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT1211,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_2_11_G : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1288,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N422
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_2_11_F : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5557"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1288,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N421
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_2_11 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N421,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N422,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N32,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_2_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_5_f7 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_7_2329,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_6_2324,
      S => bus2ip_addr(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_5_f7_2330
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_5_f7 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_7_2282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_6_2277,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_5_f7_2283
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_9_f7 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_113_2285,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_101_2284,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_9_f7_2286
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_14_Q : LUT6
    generic map(
      INIT => X"8808AA2ADD5DFF7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_5_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_1167,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_1163,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1448_960,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_glue_set_5250
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_rstpot : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_5136,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_rstpot_5561
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_glue_rst : LUT6
    generic map(
      INIT => X"FFFFCCCC0AAA0888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N419,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_1124,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_1125,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_1146,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_glue_rst_5237
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14331_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N419
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT2 : LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N417,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N218,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_937_o_3_1_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I1 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N417
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT14 : LUT5
    generic map(
      INIT => X"E2C0F3D1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N413,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT14_SW0 : LUT6
    generic map(
      INIT => X"012389AB4567CDEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N413
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT24 : LUT5
    generic map(
      INIT => X"E2C0F3D1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N411,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT24_SW0 : LUT6
    generic map(
      INIT => X"012389AB4567CDEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N411
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT34 : LUT5
    generic map(
      INIT => X"E2C0F3D1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT3,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N409,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT34_SW0 : LUT6
    generic map(
      INIT => X"012389AB4567CDEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N409
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT44 : LUT5
    generic map(
      INIT => X"E2C0F3D1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT4,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N407,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT44_SW0 : LUT6
    generic map(
      INIT => X"012389AB4567CDEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N407
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT54 : LUT5
    generic map(
      INIT => X"E2C0F3D1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT5,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N405,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT54_SW0 : LUT6
    generic map(
      INIT => X"012389AB4567CDEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N405
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT64 : LUT5
    generic map(
      INIT => X"E2C0F3D1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT6,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N403,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT64_SW0 : LUT6
    generic map(
      INIT => X"012389AB4567CDEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N403
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT74 : LUT5
    generic map(
      INIT => X"E2C0F3D1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT7,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N401,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT74_SW0 : LUT6
    generic map(
      INIT => X"012389AB4567CDEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N401
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT84 : LUT5
    generic map(
      INIT => X"E2C0F3D1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT8,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N399,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT84_SW0 : LUT6
    generic map(
      INIT => X"012389AB4567CDEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N399
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_glue_set : LUT5
    generic map(
      INIT => X"2AFF2A2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2159,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG_2165,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2166,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_glue_set_5263
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot : LUT5
    generic map(
      INIT => X"0000FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3578,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N379,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150_3690,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_5607
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1462,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_set_5247
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_2_rstpot : LUT6
    generic map(
      INIT => X"FFFFEEEFAAA8AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N250,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N343,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_2_rstpot_5682
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_13_Q : LUT5
    generic map(
      INIT => X"082A5D7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_7_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(13),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_4_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_12_Q : LUT5
    generic map(
      INIT => X"082A5D7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_6_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(12),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_3_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_11_Q : LUT5
    generic map(
      INIT => X"082A5D7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_5_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_2_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_10_Q : LUT5
    generic map(
      INIT => X"082A5D7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_4_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_1_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_9_Q : LUT5
    generic map(
      INIT => X"082A5D7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_3_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_8_Q : LUT4
    generic map(
      INIT => X"028A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_2_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_7_Q : LUT4
    generic map(
      INIT => X"028A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_1_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1905_inv11_SW1 : LUT6
    generic map(
      INIT => X"AAAAAAAACCCACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_1148,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1770_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N311
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1905_inv11_SW0 : LUT6
    generic map(
      INIT => X"AAACAAAACCCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_1148,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1770_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N310
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT232 : LUT6
    generic map(
      INIT => X"FFFF200020002000"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT231_5182,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0731_32_1_4690,
      I5 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT232_5183
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT102 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT10,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT101_4962
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14291 : LUT5
    generic map(
      INIT => X"00020000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_1191,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1192,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1429
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14721_SW3 : LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N302
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT11 : LUT6
    generic map(
      INIT => X"FFFFF3F3FFFFF0FA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_228_o_928,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT2 : LUT6
    generic map(
      INIT => X"000900090000000F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N8,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_228_o_928,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT41 : LUT6
    generic map(
      INIT => X"00007F8000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I4 => NlwRenamedSig_OI_rx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_63_o_MUX_1219_o11 : LUT6
    generic map(
      INIT => X"F444044404440444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_63_o_RXD_7_equal_9_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_63_o_MUX_1219_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_526_o1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_2125,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1814,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_63_o_RXD_7_equal_9_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_526_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_11_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_10_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_8_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_10_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_6_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_10_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_9_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_7_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_9_Q : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_5_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_552_o_inv1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_552_o_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_9_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_8_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_6_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_8_Q : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_4_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_8_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_7_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_5_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_7_Q : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_3_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_7_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_6_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_4_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_6_Q : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_2_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_6_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_5_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_3_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_5_Q : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_1_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_5_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_4_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_2_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_4_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_0_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_4_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_3_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_1_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_3_Q : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_3_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_2_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_0_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_2_Q : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_SW0 : LUT4
    generic map(
      INIT => X"AAA2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_1160,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N313
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_280_o1 : LUT6
    generic map(
      INIT => X"7755705055555050"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_1122,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_1165,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_280_o1_4873
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_443_o1 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_443_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable121 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I5 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_ce : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2_5985,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_ce_5243
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_111 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I2 => NlwRenamedSig_OI_tx_statistics_vector(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_11_3301
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_111 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_442,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_11_3245
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_111 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_443,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_11_3189
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv3_SW0 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_1122,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2_5985,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N340
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2 : LUT5
    generic map(
      INIT => X"FFFFA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1192,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_1149,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2_5003
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_2_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_1_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_1_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_5_Q : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_1_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_0_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_0_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_4_Q : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_0_Q : LUT5
    generic map(
      INIT => X"551555D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_3_Q : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_2_Q : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_1_Q : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o2_SW0 : LUT6
    generic map(
      INIT => X"FFFF88A8FFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_2199,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_2187,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_2188,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_245,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N395
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_3_13 : LUT6
    generic map(
      INIT => X"0770707070707070"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_5136,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set : LUT6
    generic map(
      INIT => X"AA2AFF3FAA2AAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3578,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1_5038,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N391,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3676,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_3854,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_5327
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_3_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N391
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast_rstpot1 : LUT5
    generic map(
      INIT => X"44444000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_4528,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_4517,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast_rstpot
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o_xo_0_1 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o_xo_0_1 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o_xo_0_1 : 
LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o_xo_0_1 : 
LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_4632,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_rstpot_5568
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_rstpot : LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N387,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_rstpot_5567
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0391_inv1_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N387
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_glue_set : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_3986,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_glue_set_5329
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_0_11 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_5136,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_2_11 : LUT5
    generic map(
      INIT => X"07707070"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_5136,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_1_11 : LUT4
    generic map(
      INIT => X"0770"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_5136,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT331 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(9),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT321 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(8),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT311 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(7),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT301 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(6),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT291 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(5),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT281 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT271 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(3),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT261 : LUT6
    generic map(
      INIT => X"2AAAEAAA2AAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(31),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I4 => bus2ip_addr(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT251 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(30),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT241 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(2),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT231 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(29),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT221 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(28),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_28_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT211 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(27),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT201 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(26),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT191 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(25),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT181 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(24),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_24_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT171 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(23),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT161 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(22),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT151 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(21),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT141 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(20),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT131 : LUT6
    generic map(
      INIT => X"2AAAEAAA2AAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(1),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I4 => bus2ip_addr(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT121 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(19),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT111 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(18),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT101 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(17),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT91 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(16),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT81 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(15),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT71 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(14),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT61 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(13),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT51 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(12),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT41 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(11),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT34 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(10),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o_xo_0_1 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o_xo_0_1 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o_xo_0_1 : 
LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o_xo_0_1 : 
LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL_11_1 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12_4878,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11_4877,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_0_increment_control_3_OR_499_o : LUT6
    generic map(
      INIT => X"FEEEFCCCFAAAF000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_3012,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_3011,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N385,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_0_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_1_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_0_increment_control_3_OR_499_o_2505
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_0_increment_control_3_OR_499_o_SW1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_3009,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_3010,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N385
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_0_rstpot : LUT6
    generic map(
      INIT => X"10B410B410B410B0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N250,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N343,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_0_rstpot_5678
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_1_rstpot : LUT6
    generic map(
      INIT => X"222122AA222022AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N250,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N343,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_1_rstpot_5677
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set : LUT6
    generic map(
      INIT => X"AA08AA08BB19AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_1146,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N383,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set_5233
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1280,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_1160,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N383
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst : LUT6
    generic map(
      INIT => X"AFAAAFAAAAAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_4623,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N381,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst_5366
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_4818,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N381
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_xor_2_11 : LUT6
    generic map(
      INIT => X"3CCC288828883CCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_4165,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_glue_ce_SW0 : LUT6
    generic map(
      INIT => X"0000E000EEEEEEEE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3577,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3699,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1192,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_1149,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N379
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_3_rstpot : LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_3_307,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_293,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o_inv1_0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_3_rstpot_5669
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_2_rstpot : LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_2_308,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_293,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o_inv1_0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_2_rstpot_5668
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_1_rstpot : LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_1_309,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_293,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o_inv1_0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_1_rstpot_5667
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_0_rstpot : LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_0_310,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_293,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o_inv1_0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_0_rstpot_5666
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2161,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_5629
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set : LUT6
    generic map(
      INIT => X"10101010FF101010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_231,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_3660,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_5321
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set : LUT6
    generic map(
      INIT => X"FF10101010101010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_231,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_3661,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_5320
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_233,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_2117,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0309_2076,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_glue_set_5261
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2161,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_5628
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1_glue_rst : LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3675,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156_3691,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1_glue_rst_5324
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0_glue_rst : LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3675,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156_3691,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0_glue_rst_5322
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_2197,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_two_byte_tx_OR_49_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set_5266
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_glue_set : LUT6
    generic map(
      INIT => X"0800080008080800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2598,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_2596,
      I4 => bus2ip_addr(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_glue_set_5274
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_glue_set : LUT6
    generic map(
      INIT => X"2020200020002000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2598,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_2595,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o,
      I5 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_glue_set_5273
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_6_Q : LUT4
    generic map(
      INIT => X"028A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_glue_set : LUT6
    generic map(
      INIT => X"0002FFFF00020002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05461,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0639_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_4094,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_glue_set_5345
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_glue_set : LUT6
    generic map(
      INIT => X"03000000ABAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_4093,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05461,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0639_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_glue_set_5344
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_glue_set : LUT6
    generic map(
      INIT => X"000C0000AAAEAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_4092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05461,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0639_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_glue_set_5343
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_glue_set : LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05461,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0639_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_4091,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_glue_set_5342
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_glue_set : LUT6
    generic map(
      INIT => X"03000000ABAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_4090,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05461,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0639_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_glue_set_5341
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_glue_set : LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05461,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0639_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_4089,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_glue_set_5340
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_glue_set : LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05461,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0639_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_4088,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_glue_set_5339
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_glue_set : LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05461,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0639_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_4087,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_glue_set_5338
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_645,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1_5608
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_rstpot : LUT6
    generic map(
      INIT => X"8888888888888880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT91,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_3002,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_3004,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_3003,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_rstpot_5590
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_rstpot : LUT5
    generic map(
      INIT => X"88888088"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_2996,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT1211,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_2995,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_rstpot_5589
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_4647,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_rstpot_5583
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_4646,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_rstpot_5582
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_4645,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_rstpot_5581
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_4642,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_rstpot_5580
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_4644,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_rstpot_5579
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_4643,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_rstpot_5578
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_4641,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_rstpot_5577
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_4640,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_rstpot_5576
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_4639,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_rstpot_5575
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_4638,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_rstpot_5574
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_4635,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_rstpot_5573
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_4637,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_rstpot_5572
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_4636,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_rstpot_5571
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_4634,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_rstpot_5570
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_4633,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0334(15),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_rstpot_5569
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_4_rstpot : LUT6
    generic map(
      INIT => X"FEEEAAAA0222AAAA"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_axis_filter_tuser(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_4528,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_4517,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_match_3_rx_good_frame_OR_22_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_4_rstpot_5560
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_rstpot : LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_3887,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_708_o_3885,
      I2 => bus2ip_addr(5),
      I3 => bus2ip_addr(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_rstpot_5552
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_set : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_ce_5235,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n15222_4885,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n15221_4884,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_set_5236
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_glue_set : LUT6
    generic map(
      INIT => X"FFFCFFFE0000AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_1144,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1823_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n15062,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_glue_set_5238
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_glue_set : LUT6
    generic map(
      INIT => X"FCA8FFFFFCA8FCA8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_3952,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0682,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_4086,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_glue_set_5337
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_glue_set : LUT6
    generic map(
      INIT => X"FA22AA22AA22AA22"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_4166,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N367,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_5_GND_103_o_equal_14_o_5_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_glue_set_5336
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_glue_set_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N367
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_glue_set_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_7_4421,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_6_4422,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_3_4425,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N351
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_glue_set_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_7_4389,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_6_4390,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_3_4393,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N349
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_glue_set_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_7_4357,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_6_4358,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_3_4361,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N347
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_glue_set_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_7_4325,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_6_4326,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_3_4329,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N345
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_5604
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_rstpot : LUT6
    generic map(
      INIT => X"88808880888A8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_708_o_3885,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_3889,
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3886,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_rstpot_5551
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_glue_set : LUT6
    generic map(
      INIT => X"50005050DCCCDCDC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1153,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1718_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_glue_set_5253
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_glue_set : LUT6
    generic map(
      INIT => X"8800F8F00000F0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_1164,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_1165,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_1163,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1750_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_glue_set_5248
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_rstpot : LUT6
    generic map(
      INIT => X"A8800880088A0880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_708_o_3885,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_3888,
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3886,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_rstpot_5550
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_PWR_21_o_MUX_14_o,
      Q => NlwRenamedSig_OI_rx_reset_out
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2_3436,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_3434
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_PWR_21_o_MUX_14_o,
      Q => NlwRenamedSig_OI_tx_reset_out
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2_3432,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_3430
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R2_3428,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3_3426
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_PWR_21_o_MUX_14_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2_3424,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_3422
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_3236
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R2_3420,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3_3418
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_3292
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R2_3416,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3_3414
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_3348
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R2_3412,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3_3410
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_3404
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R2_3408,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3_3406
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int6,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CALCULATED_FSC
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I36 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF5 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF4 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF3 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF2 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF1 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I36 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF6 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_2_rstpot_5683,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_2_rstpot_5682,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_SW2 : LUT5
    generic map(
      INIT => X"BAAAFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_4570,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_4568,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_4550,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_4549,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N343
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1887_inv1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_228_o_928,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1887_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv1 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_rstpot : LUT6
    generic map(
      INIT => X"FF9FF99966066000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg_2633,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync2,
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N288,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_5_f7_2330,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_rstpot_5546
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_0 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_0_rstpot_5680,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_1_rstpot_5679,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_0 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_0_rstpot_5678,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_1_rstpot_5677,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_0_Q : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_addr_8_SW1 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => bus2ip_addr(6),
      I1 => bus2ip_addr(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_101_2331,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_113_2332,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N194,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N288
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_18_Q : LUT4
    generic map(
      INIT => X"8ADF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(18),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_9_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_cy1 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_l1,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut1_5676,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut1 : LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1280,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1153,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1291,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut1_5676
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_cy : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut_5674,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_l1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1291,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut_5674
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_glue_set : LUT6
    generic map(
      INIT => X"77775F5F775F5F5F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_297_o,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N340,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv2_4861,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_glue_set_5234
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable101 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFDD"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1288,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N32,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N338,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I5 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1541_SW1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N338
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_669_o5_SW0 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N336
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_glue_set : LUT6
    generic map(
      INIT => X"0F0F0F0F0C0C0C0E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N334,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N30,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_169_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_glue_set_5241
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1480_SW1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_1167,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_1166,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N334
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3_rstpot : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3_rstpot_5665
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot : LUT3
    generic map(
      INIT => X"09"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot_5664
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set : LUT6
    generic map(
      INIT => X"05040404CDCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_1817,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2160,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02133,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02134_4954,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0260_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_5262
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_3 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_3_rstpot_5669,
      Q => rx_axis_filter_tuser(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_2 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_2_rstpot_5668,
      Q => rx_axis_filter_tuser(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_1 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_1_rstpot_5667,
      Q => rx_axis_filter_tuser(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_0 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_0_rstpot_5666,
      Q => rx_axis_filter_tuser(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3_rstpot_5665,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot_5664,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1452 : LUT6
    generic map(
      INIT => X"3333023333020202"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1153,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N16,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N332,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N331,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1452_956
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_169_o1_SW1 : LUT5
    generic map(
      INIT => X"11F100F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2_5985,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N332
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_169_o1_SW0 : LUT6
    generic map(
      INIT => X"1010FF100000FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N331
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0260_inv1 : LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021333_4957,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021334_4958,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021331_4955,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021332_4956,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N328,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N329,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0260_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021335_SW1 : LUT5
    generic map(
      INIT => X"FFFFAABA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_1817,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1812,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1907,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1942,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N329
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021335_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_1817,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N328
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1778_inv1 : LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCD8FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N325,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N326,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1_4859,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1778_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER3_SW1 : LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1_5934,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1_5936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1_5937,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1153,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N326
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER3_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1_5934,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1_5937,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1_5936,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N325
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_5_11 : LUT6
    generic map(
      INIT => X"00000000EAAA6A2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N323,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_3_12,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_3_111_SW1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N323
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_4_11 : LUT6
    generic map(
      INIT => X"00000000EAAA6222"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N321,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_3_12,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_3_111_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N321
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_939_o_3_1 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => bus2ip_addr(7),
      I1 => bus2ip_addr(6),
      I2 => bus2ip_addr(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N317,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_939_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb1_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N317
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst : LUT6
    generic map(
      INIT => X"FFFFEFE0FFFF2F20"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N314,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_197_o1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N313,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_169_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N315,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_5246
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_SW2 : LUT6
    generic map(
      INIT => X"BBAFBBAF0000BBAF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_1160,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3711,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_1172,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N315
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_SW1 : LUT4
    generic map(
      INIT => X"FF27"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3711,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_1160,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N314
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_rstpot1 : LUT6
    generic map(
      INIT => X"00FF000100FE0000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N277,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable12,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N311,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N310,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_rstpot1_5613
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst : LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N304,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst_5231
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set : LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N306,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set_5232
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14101_SW0 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_1287,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1290,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N306
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst : LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N304,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst_5230
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN2_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1290,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_1287,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N304
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_INT_MA_INIT_WR_DATA_11_MUX_1513_o111 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_INT_MA_INIT_WR_DATA_11_MUX_1513_o11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable11 : LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_ADDR_10_equal_102_o_10_1,
      I2 => bus2ip_addr(2),
      I3 => bus2ip_addr(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_682_o1 : LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I4 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_682_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0639_inv1 : LUT4
    generic map(
      INIT => X"7000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0639_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID1 : LUT5
    generic map(
      INIT => X"08080800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_1160,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1280,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_1146,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n150621 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_3574,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_1146,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_182,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n15062
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1480_SW0 : LUT5
    generic map(
      INIT => X"F4FC0000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_1285,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_1189,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_1190,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N30
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val1 : LUT6
    generic map(
      INIT => X"FFFF10F0FFFFF0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_3720,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3722,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3699,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N204,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set : LUT5
    generic map(
      INIT => X"F3F0FBFA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_443_o,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_4537,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set_5360
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set : LUT5
    generic map(
      INIT => X"F3F0FBFA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_443_o,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_4537,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set_5359
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set : LUT5
    generic map(
      INIT => X"F3F0FBFA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_443_o,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_4537,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set_5358
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set : LUT5
    generic map(
      INIT => X"F3F0FBFA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_443_o,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_4537,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set_5357
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4_glue_set : LUT5
    generic map(
      INIT => X"F3F0FBFA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_443_o,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_4537,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4_glue_set_5356
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5_glue_set : LUT5
    generic map(
      INIT => X"333B000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_443_o,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_4537,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5_glue_set_5355
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6_glue_set : LUT5
    generic map(
      INIT => X"333B000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_443_o,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_4537,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6_glue_set_5354
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7_glue_set : LUT5
    generic map(
      INIT => X"333B000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_EXTENSION_REG_AND_443_o,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_4537,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7_glue_set_5353
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_set : LUT6
    generic map(
      INIT => X"FF00FFFFFF00FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_ce_5243,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N302,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_set_5244
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT74 : LUT6
    generic map(
      INIT => X"0000800080808000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT71_5158,
      I4 => bus2ip_addr(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N298,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT73_SW0 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(15),
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(3),
      I3 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N298
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT8 : LUT6
    generic map(
      INIT => X"00000000CC330A0A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N26,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_228_o_928,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT5 : LUT6
    generic map(
      INIT => X"00000000CC330A0A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N22,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_228_o_928,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT6 : LUT6
    generic map(
      INIT => X"00000000CC330A0A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N20,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_228_o_928,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT71 : LUT6
    generic map(
      INIT => X"00000000CC330A0A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_27_OUT_7_0_cy_5_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_228_o_928,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_669_o3_SW0 : LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N296
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_glue_set : LUT6
    generic map(
      INIT => X"CCC00000EEEAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_1157,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_1000,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_1189,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_1190,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1778_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_glue_set_5242
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set : LUT4
    generic map(
      INIT => X"BBB0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_4169,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_348,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_343,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set_5347
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_5624
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3_1869,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_5622
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set : LUT4
    generic map(
      INIT => X"80FA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_645,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_646,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set_5229
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_rstpot : LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I2 => bus2ip_addr(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_INT_MA_INIT_WR_DATA_11_MUX_1513_o11,
      I4 => bus2ip_addr(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_rstpot_5566
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_3_rstpot : LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      I2 => bus2ip_addr(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_939_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_3_rstpot_5556
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_0_rstpot : LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_939_o,
      I2 => bus2ip_addr(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_0_rstpot_5555
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_2_rstpot : LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_939_o,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_2_rstpot_5554
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_1_rstpot : LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_939_o,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_1_rstpot_5553
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_glue_rst : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3675,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156_3691,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_glue_rst_5323
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_glue_set : LUT5
    generic map(
      INIT => X"000030BA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_4571,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_4537,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_glue_set_5361
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT261_cy : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(31),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT261_lut,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_484_o1 : LUT6
    generic map(
      INIT => X"2222000222222222"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1942,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_1984,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N292,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N130,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_484_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_SW1 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N292
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_1064_o1 : LUT6
    generic map(
      INIT => X"55515555555D5555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N281,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N130,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N290,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N282,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_1064_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_1064_o1_SW0 : LUT3
    generic map(
      INIT => X"81"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N290
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT911 : LUT6
    generic map(
      INIT => X"5555555555555557"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2166,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1946,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1947,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1942,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N286,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N138,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0503_inv1_SW1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1944,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1943,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N286
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_rstpot : LUT6
    generic map(
      INIT => X"00AAC0AA0000C0C0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_2164,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_1805,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2166,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N284,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_rstpot_5542
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0238_inv1_SW0 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2159,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG_2165,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N284
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_1064_o1_SW0_SW1 : LUT6
    generic map(
      INIT => X"FFFF332355551101"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1867,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_1984,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_1864,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1865,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N282
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_1064_o1_SW0_SW0 : LUT6
    generic map(
      INIT => X"AA8AFFCAAA8AFFCF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1867,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1865,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_1984,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_1864,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N281
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_41_o_MUX_724_o1 : LUT5
    generic map(
      INIT => X"04040500"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_1191,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3711,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1192,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_41_o_MUX_724_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv1 : LUT6
    generic map(
      INIT => X"5555555555555554"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_1165,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_1163,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_106_o : LUT6
    generic map(
      INIT => X"FFFF8800FFFF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_1160,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1280,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N279,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_106_o_927
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_106_o_SW1 : LUT6
    generic map(
      INIT => X"77005F0000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_650,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3711,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N279
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_FORCE_QUIET11 : LUT6
    generic map(
      INIT => X"000000000000000E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_glue_set : LUT5
    generic map(
      INIT => X"FF00FF8A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_4549,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_4537,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_glue_set_5362
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14721_SW2 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N277
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_END_OF_TX1 : LUT6
    generic map(
      INIT => X"080800000A000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_1192,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3711,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_1149,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o_xo_0_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o_xo_0_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o_xo_0_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o_xo_0_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_rstpot1_5634,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4651
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1_5633,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_3579
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1_5632,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_3573
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_5631,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2163
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_5630,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1897
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_5629,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1893
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_5628,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1892
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_5627,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1894
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_5626,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_2122
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_5625,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1912
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_5624,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_1949
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_5623,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1946
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_5622,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1950
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_rstpot1_5621,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1_5620,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_229
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot1_5619,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1286
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot1_5618,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_1285
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1_5617,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1280
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_rstpot1_5616,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_rstpot1_5615,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1275
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_rstpot1_5614,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_182
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_rstpot1_5613,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_5612,
      Q => tx_statistics_vector(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_rstpot1_5611,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_1054
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_rstpot1_5610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_663
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_rstpot1_5609,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_656
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1_5608,
      Q => NlwRenamedSig_OI_tx_statistics_vector(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_5607,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot_5606,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_2204
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_rstpot_5605,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_5604,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast_rstpot,
      Q => rx_axis_mac_tlast
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot,
      Q => rx_axis_mac_tvalid
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_rstpot_5601,
      Q => ip2bus_rdack
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_rstpot_5600,
      Q => ip2bus_wrack
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_rstpot_5599,
      Q => ip2bus_error
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot_5598,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_343
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_rstpot_5597,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_3986
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_rstpot_5596,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_3985
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot_5595,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_4165
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_rstpot_5594,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_3952
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_rstpot_5593,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_rstpot_5592,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_irq : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_irq_rstpot_5591,
      Q => mac_irq
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_rstpot_5590,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_2953
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_rstpot_5589,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_2952
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_rstpot_5588,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2937
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot_5587,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_2206
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot_5586,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_2191
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_rstpot_5584,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_4818
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_rstpot_5583,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_4647
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_rstpot_5582,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_4646
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_rstpot_5581,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_4645
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_rstpot_5580,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_4642
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_rstpot_5579,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_4644
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_rstpot_5578,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_4643
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_rstpot_5577,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_4641
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_rstpot_5576,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_4640
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_rstpot_5575,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_4639
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_rstpot_5574,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_4638
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_rstpot_5573,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_4635
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_rstpot_5572,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_4637
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_rstpot_5571,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_4636
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_rstpot_5570,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_4634
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_rstpot_5569,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_4633
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_rstpot_5568,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_4632
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_rstpot_5567,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_rstpot_5566,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_UPDATE_PAUSE_AD_INT : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_UPDATE_PAUSE_AD_INT_rstpot_5565,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_rstpot_5564,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_599
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_rstpot_5563,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_591
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_rstpot_5562,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_4650
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_rstpot_5561,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_4 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_4_rstpot_5560,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => NlwRenamedSig_OI_rx_axis_filter_tuser(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample : FDS
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot_5559,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_4146
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_rstpot_5558,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_4096
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_rstpot_5557,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_4157
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_3 : FDS
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_3_rstpot_5556,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_0 : FDS
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_0_rstpot_5555,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_2 : FDS
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_2_rstpot_5554,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_1 : FDS
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_1_rstpot_5553,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0 : FDS
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_rstpot_5552,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_3887
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_rstpot_5551,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_3889
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_rstpot_5550,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_3888
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data_0_rstpot_5549,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_5548,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3577
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_toggle : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_toggle_rstpot_5547,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_rstpot_5546,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot_5545,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_2202
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_rstpot_5542,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_2164
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot_5541,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_2116
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot_5540,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_2113
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET : FDS
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_5539,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1908
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot_5538,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_2119
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot_5537,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1911
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_rstpot,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_1807
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD : FDS
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_rstpot_5535,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_1805
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_1805,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_rstpot_5535
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_10_rt_5530
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_5529
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_rt_5528
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_1_rt_5527
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_2_rt_5526
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_3_rt_5525
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_4_rt_5524
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_5_rt_5523
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_6_rt_5522
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_7_rt_5521
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_8_rt_5520
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_9_rt_5519
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_10_rt_5518
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_11_rt_5517
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_12_rt_5516
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_13_rt_5515
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_14_rt_5514
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_15_rt_5513
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_16_rt_5512
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_17_rt_5511
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_18_rt_5510
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_19_rt_5509
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_20_rt_5508
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_21_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_21_rt_5507
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_22_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_22_rt_5506
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_23_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_23_rt_5505
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_24_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_24_rt_5504
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_25_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_25_rt_5503
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_26_rt_5502
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_27_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_27_rt_5501
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_28_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_28_rt_5500
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_29_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_29_rt_5499
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_30_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_30_rt_5498
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_31_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_31_rt_5497
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(33),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_1_rt_5496
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(34),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_2_rt_5495
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(35),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_3_rt_5494
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(36),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_4_rt_5493
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(37),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_5_rt_5492
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(38),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_6_rt_5491
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(39),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_7_rt_5490
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(40),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_8_rt_5489
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(41),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_9_rt_5488
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(42),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_10_rt_5487
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(43),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_11_rt_5486
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(44),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_12_rt_5485
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(45),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_13_rt_5484
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(46),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_14_rt_5483
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(47),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_15_rt_5482
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(48),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_16_rt_5481
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(49),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_17_rt_5480
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(50),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_18_rt_5479
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(51),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_19_rt_5478
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(52),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_20_rt_5477
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_21_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(53),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_21_rt_5476
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_22_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(54),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_22_rt_5475
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_23_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(55),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_23_rt_5474
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_24_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(56),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_24_rt_5473
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_25_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(57),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_25_rt_5472
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(58),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_26_rt_5471
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_27_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(59),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_27_rt_5470
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_28_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(60),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_28_rt_5469
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_29_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(61),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_29_rt_5468
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_30_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(62),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_30_rt_5467
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_1_rt_5466
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_2_rt_5465
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_3_rt_5464
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_4_rt_5463
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_5_rt_5462
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_6_rt_5461
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_7_rt_5460
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_8_rt_5459
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_9_rt_5458
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_5457
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_5456
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_5455
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_5454
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_5453
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_5452
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_5451
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_5450
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_5449
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_5448
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_5447
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_5446
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_5445
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_5444
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_5443
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_5442
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_5441
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_5440
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_5439
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_5438
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_5437
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_5436
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_5435
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_5434
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_5433
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_5432
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_5431
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_5430
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_5429
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_5428
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_5427
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_5426
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_5425
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_5424
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_5423
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_5422
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_5421
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_5420
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_5419
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_5418
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_5417
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_5416
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_5415
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_5414
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_5413
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_5412
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_5411
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_5410
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_5409
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_5408
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_5407
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_5406
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_5405
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_5404
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_5403
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_5402
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_5401
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_5400
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_5399
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_5398
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_5397
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_5396
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_5395
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_5394
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_5393
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_5392
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_5391
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_5390
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_5389
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_5388
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_5387
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_5386
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_5385
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_5384
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_5383
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_5382
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_5381
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_5380
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_5379
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_5378
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_5377
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_5376
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_5375
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt_5374
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt_5373
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt_5372
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt_5371
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt_5370
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt_5369
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt_5368
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt_5367
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91 : LUT5
    generic map(
      INIT => X"0A000600"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7),
      I2 => NlwRenamedSig_OI_rx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT81,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT : FDS
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst_5366,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_glue_set_5365,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_4767
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_INT : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_INT_4622
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_glue_set_5364,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_4623
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_REC : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_REC_glue_set_5363,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_glue_set_5362,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => NlwRenamedSig_OI_gmii_tx_en
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_glue_set_5361,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => NlwRenamedSig_OI_gmii_tx_er
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set_5360,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set_5359,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set_5358,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set_5357,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4_glue_set_5356,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5_glue_set_5355,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6_glue_set_5354,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7_glue_set_5353,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT1,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT3,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_glue_set_5352,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_4307
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_glue_set_5351,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_4290
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_glue_set_5350,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_4273
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_glue_set_5349,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_4256
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_glue_set_5348,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_4239
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set_5347,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_348
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_glue_set_5346,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_4095
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_glue_set_5345,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_4094
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_glue_set_5344,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_4093
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_glue_set_5343,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_4092
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_glue_set_5342,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_4091
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_glue_set_5341,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_4090
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_glue_set_5340,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_4089
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_glue_set_5339,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_4088
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_glue_set_5338,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_4087
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_glue_set_5337,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_4086
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_glue_set_5336,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_4166
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set_5335,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_4145
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set_5334,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_4143
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set_5333,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_4144
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_1_glue_set_5332,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0517,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_0_glue_set_5331,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0517,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_3985,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_939_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_glue_set_5330
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_glue_set_5330,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_350
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_glue_set_5329,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_glue_set_5328,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3886
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_5327,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3578
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_5326,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_3701
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_5325,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3699
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1_glue_rst_5324,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_glue_rst_5323,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0_glue_rst_5322,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_5321,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_3660
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_5320,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_3661
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_5319,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => NlwRenamedSig_OI_tx_statistics_vector(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_glue_set_5318,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_3012
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_glue_set_5317,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_3011
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_glue_set_5316,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_3010
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_glue_set_5315,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_3009
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_glue_set_5314
,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_3008
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_glue_set_5313
,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_3007
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_glue_set_5312
,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_3006
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_glue_set_5311
,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_3005
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_glue_set_5310
,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_3004
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_glue_set_5309
,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_3003
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_glue_set_5308,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_3002
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_glue_set_5307,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_3001
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_glue_set_5306,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_3000
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_glue_set_5305,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2999
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_glue_set_5304,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2998
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_glue_set_5303,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2997
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_glue_set_5302,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_2996
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_glue_set_5301,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_2995
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_glue_set_5300,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_2994
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_glue_set_5299,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_2993
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_glue_set_5298,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_2992
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_glue_set_5297,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_2991
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_glue_set_5296,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_2990
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_glue_set_5295,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_2989
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_glue_set_5294,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_2988
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_glue_set_5293,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_2987
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_glue_set_5292,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_2986
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_glue_set_5291,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_2985
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_glue_set_5290,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_2984
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_glue_set_5289,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_2983
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_glue_set_5288,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_2982
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_glue_set_5287,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_2981
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_glue_set_5286,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_2980
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_glue_set_5285,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_2979
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_increment_control_glue_set_5284,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_increment_control_2978
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_increment_control_glue_set_5283,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_increment_control_2977
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_increment_control_glue_set_5282,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_increment_control_2976
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_increment_control_glue_set_5281,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_increment_control_2975
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_increment_control_glue_set_5280,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_increment_control_2974
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_increment_control_glue_set_5279,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_increment_control_2973
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_increment_control_glue_set_5278,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_increment_control_2972
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_control_glue_set_5277,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_control_2971
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_increment_control_glue_set_5276,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_increment_control_2970
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_increment_control_glue_set_5275,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_increment_control_2969
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_glue_set_5274,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_2596
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_glue_set_5273,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_2595
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_246
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_2203
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_5270,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_245
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_5269,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_2201
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_5268,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_2200
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_5267,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_2199
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set_5266,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_2197
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_5265,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_2198
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set_5264,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_2196
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_glue_set_5263,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2159
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_5262,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2160
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_glue_set_5261,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_233
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_5260,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_5259,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1942
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_5258,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_1803
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_5257,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_0_glue_set_5256,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_5246,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_1160
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_glue_rst_5239,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_glue_rst_5237,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_1124
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_ce : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_1146,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_1123,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_ce_5235
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst_5231,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_1151
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst_5230,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_1150
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_646
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set_5229,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_645
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N272,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N272
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB : LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N270,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB_4792
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N270
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1013 : LUT6
    generic map(
      INIT => X"FFFFFDFDFF77FD75"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING102_5217,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING108_5223,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING105_5220,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1011_5226,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_OUT_RISING
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1012 : LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING109_5224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1010_5225,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1011_5226
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1011 : LUT6
    generic map(
      INIT => X"CCF00000AA000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1010_5225
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1010 : LUT6
    generic map(
      INIT => X"0000CCF00000AAFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING109_5224
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING109 : LUT4
    generic map(
      INIT => X"D580"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING106_5221,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING107_5222,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING108_5223
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING108 : LUT6
    generic map(
      INIT => X"0000AA00CC00F0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING107_5222
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING107 : LUT6
    generic map(
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING106_5221
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING106 : LUT6
    generic map(
      INIT => X"F0F0F0F0F0F02000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING104_5219,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING103_5218,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING105_5220
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING105 : LUT6
    generic map(
      INIT => X"0000AA000000CCF0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING104_5219
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING104 : LUT6
    generic map(
      INIT => X"CCFF0000AAF00000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING103_5218
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING103 : LUT4
    generic map(
      INIT => X"7520"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING10,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING101_5216,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING102_5217
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING102 : LUT6
    generic map(
      INIT => X"CCCC00AA00F00000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING101_5216
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING101 : LUT6
    generic map(
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5 : LUT6
    generic map(
      INIT => X"4444444414444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N268,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5_4785
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N268
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0731_32_1 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => bus2ip_addr(9),
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(7),
      I3 => bus2ip_addr(6),
      I4 => bus2ip_addr(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N264,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0731_32_1_4690
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0731_32_1_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N264
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv : LUT6
    generic map(
      INIT => X"FFFF0400FFFF0000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N262,
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N262
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT325 : LUT6
    generic map(
      INIT => X"8888800080008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0731_32_1_4690,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT324_5211,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT324 : LUT6
    generic map(
      INIT => X"5454FE5454545454"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT322_5209,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT321_5208,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT323_5210,
      I4 => bus2ip_addr(4),
      I5 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT324_5211
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT323 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT323_5210
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT322 : LUT5
    generic map(
      INIT => X"41400100"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT322_5209
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT321 : LUT6
    generic map(
      INIT => X"A282A08022022000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(41),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT321_5208
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT315 : LUT6
    generic map(
      INIT => X"8888800080008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0731_32_1_4690,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT314_5207,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT314 : LUT6
    generic map(
      INIT => X"5454FE5454545454"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT312_5205,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT311_5204,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT313_5206,
      I4 => bus2ip_addr(4),
      I5 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT314_5207
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT313 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT313_5206
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT312 : LUT5
    generic map(
      INIT => X"41400100"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT312_5205
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT311 : LUT6
    generic map(
      INIT => X"A282A08022022000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(40),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT311_5204
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT304 : LUT6
    generic map(
      INIT => X"8080800000800000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT302_5203,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT301_5202,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT303 : LUT6
    generic map(
      INIT => X"2921090128200800"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT302_5203
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT302 : LUT6
    generic map(
      INIT => X"7D755D5528200800"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT30,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT301_5202
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT301 : LUT5
    generic map(
      INIT => X"5E0E5404"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(39),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT30
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT295 : LUT6
    generic map(
      INIT => X"8080808000008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT293_5200,
      I4 => bus2ip_addr(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT291,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT294 : LUT6
    generic map(
      INIT => X"D7D5575582800200"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(38),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT292_5199,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT293_5200
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT293 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4651,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT292_5199
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT292 : LUT6
    generic map(
      INIT => X"A8A0282088800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT121_5166,
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT291
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT285 : LUT6
    generic map(
      INIT => X"8080808000008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT283_5197,
      I4 => bus2ip_addr(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT281,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT284 : LUT6
    generic map(
      INIT => X"D7D5575582800200"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(37),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT282_5196,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT283_5197
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT283 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT282_5196
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT282 : LUT6
    generic map(
      INIT => X"A8A0282088800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT121_5166,
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT281
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT275 : LUT6
    generic map(
      INIT => X"8080808000008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT273_5194,
      I4 => bus2ip_addr(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT271,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT274 : LUT6
    generic map(
      INIT => X"D7D5575582800200"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(36),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT272_5193,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT273_5194
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT273 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT272_5193
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT272 : LUT6
    generic map(
      INIT => X"A8A0282088800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT121_5166,
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT271
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT265 : LUT6
    generic map(
      INIT => X"8080808000008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT263_5191,
      I4 => bus2ip_addr(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT261,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT264 : LUT6
    generic map(
      INIT => X"D7D5575582800200"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(35),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT262_5190,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT263_5191
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT263 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT262_5190
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT262 : LUT6
    generic map(
      INIT => X"A8A0282088800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT121_5166,
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT261
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT253 : LUT6
    generic map(
      INIT => X"8888888808000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT251_5188,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT25,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT252 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_599,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT251_5188
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT251 : LUT6
    generic map(
      INIT => X"0002020000000200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(8),
      I3 => bus2ip_addr(4),
      I4 => bus2ip_addr(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_591,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT25
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT24_SW0 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_JUMBO_EN_597,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_in,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_JUMBO_EN_589,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N260
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT235 : LUT6
    generic map(
      INIT => X"8888888808000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT234_5185,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT232_5183,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT234 : LUT6
    generic map(
      INIT => X"EAAFEAAA40054000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(2),
      I2 => bus2ip_addr(3),
      I3 => bus2ip_addr(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT233_5184,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT234_5185
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT233 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(34),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT233_5184
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT231 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT231_5182
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT22_SW0 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CRC_MODE_598,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_in,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CRC_MODE_WR_590,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N258
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT217 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT211_5179,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT212_5180,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_28_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT215 : LUT6
    generic map(
      INIT => X"22A800A822200020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(28),
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_EN_600,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_EN_592,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT211_5179
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT203 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT20,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT201_5178,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT201 : LUT6
    generic map(
      INIT => X"22A800A822200020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(27),
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_VLAN_601,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_VLAN_593,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT20
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT195 : LUT5
    generic map(
      INIT => X"88888000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT192_5175,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT193_5176,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT19,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT194 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => bus2ip_addr(10),
      I1 => bus2ip_addr(9),
      I2 => bus2ip_addr(8),
      I3 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT193_5176
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT193 : LUT6
    generic map(
      INIT => X"8001000180000000"
    )
    port map (
      I0 => bus2ip_addr(6),
      I1 => bus2ip_addr(7),
      I2 => bus2ip_addr(5),
      I3 => bus2ip_addr(4),
      I4 => bus2ip_addr(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT191_5174,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT192_5175
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT192 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT191_5174
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT191 : LUT6
    generic map(
      INIT => X"2222200020002000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_ADDR_10_equal_102_o_10_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT19
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT183 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT18,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT181_5172,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT181 : LUT6
    generic map(
      INIT => X"22A800A822200020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(25),
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_LT_DISABLE_603,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_IFG_DEL_EN_595,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT18
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT173 : LUT6
    generic map(
      INIT => X"8000800088888000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT10,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT17,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0731_32_1_4690,
      I5 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_24_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT171 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PS_LT_DISABLE_604,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT17
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT13 : LUT6
    generic map(
      INIT => X"4055400040004000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N252,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_ADDR_10_equal_102_o_10_1,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT125 : LUT6
    generic map(
      INIT => X"8080808000008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT124_5169,
      I4 => bus2ip_addr(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT122_5167,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT124 : LUT6
    generic map(
      INIT => X"D7D5575582800200"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(33),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT123_5168,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT124_5169
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT123 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT123_5168
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT122 : LUT6
    generic map(
      INIT => X"A8A0282088800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT121_5166,
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT122_5167
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT121 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT121_5166
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT11 : LUT6
    generic map(
      INIT => X"4055400040004000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N252,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_ADDR_10_equal_102_o_10_1,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT103 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT101_5165,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT102 : LUT6
    generic map(
      INIT => X"DD55980055551000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(18),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT10,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0731_32_1_4690,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT101_5165
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT101 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT9 : LUT6
    generic map(
      INIT => X"4055400040004000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N252,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_ADDR_10_equal_102_o_10_1,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT9_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I2 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N252
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT85 : LUT6
    generic map(
      INIT => X"8888888888808080"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT81_5160,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT82_5161,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT83_5162,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT8,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT84 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT83_5162
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT83 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_ENABLE_607,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_606,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT82_5161
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT82 : LUT5
    generic map(
      INIT => X"88800800"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_ADDR_10_equal_102_o_10_1,
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT81_5160
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT81 : LUT5
    generic map(
      INIT => X"55550040"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(16),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      I3 => bus2ip_addr(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0731_32_1_4690,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT72 : LUT6
    generic map(
      INIT => X"EAAFEAAA40054000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(15),
      I2 => bus2ip_addr(3),
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT7,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT71_5158
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT71 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(47),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT64 : LUT6
    generic map(
      INIT => X"8080800000800000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT62_5156,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT61_5155,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT63 : LUT6
    generic map(
      INIT => X"2921090128200800"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(14),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT62_5156
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT62 : LUT6
    generic map(
      INIT => X"7D755D5528200800"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(14),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT61_5155
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT61 : LUT5
    generic map(
      INIT => X"5E0E5404"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(46),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT54 : LUT6
    generic map(
      INIT => X"8080808000008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT52_5153,
      I4 => bus2ip_addr(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT5,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT53 : LUT6
    generic map(
      INIT => X"EAAFEAAA40054000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(13),
      I2 => bus2ip_addr(3),
      I3 => bus2ip_addr(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT51_5152,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT52_5153
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT52 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(45),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT51_5152
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT51 : LUT6
    generic map(
      INIT => X"4040400000400000"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT44 : LUT6
    generic map(
      INIT => X"8080808000008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT42_5150,
      I4 => bus2ip_addr(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT4,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT43 : LUT6
    generic map(
      INIT => X"EAAFEAAA40054000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(12),
      I2 => bus2ip_addr(3),
      I3 => bus2ip_addr(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(12),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT41_5149,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT42_5150
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT42 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(12),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(44),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT41_5149
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT41 : LUT6
    generic map(
      INIT => X"4040400000400000"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(12),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT36 : LUT6
    generic map(
      INIT => X"8080800000800000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT32,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT31,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT35 : LUT6
    generic map(
      INIT => X"2921090128200800"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT32
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT34 : LUT6
    generic map(
      INIT => X"7D755D5528200800"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT3,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT31
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT33 : LUT5
    generic map(
      INIT => X"5E0E5404"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(43),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_4767,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT214 : LUT6
    generic map(
      INIT => X"8888800080008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0731_32_1_4690,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT23,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT213 : LUT6
    generic map(
      INIT => X"5454FE5454545454"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT21,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT22_5143,
      I4 => bus2ip_addr(4),
      I5 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT23
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT212 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT22_5143
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT211 : LUT5
    generic map(
      INIT => X"41400100"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT21
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT210 : LUT6
    generic map(
      INIT => X"A282A08022022000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(42),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT111 : LUT5
    generic map(
      INIT => X"88880080"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0731_32_1_4690,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT13_5140,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT110 : LUT6
    generic map(
      INIT => X"22202220AAA82220"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT11_5138,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT12,
      I5 => bus2ip_addr(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT13_5140
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT16 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT15 : LUT6
    generic map(
      INIT => X"5141504011011000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT11_5138
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT14 : LUT5
    generic map(
      INIT => X"82800200"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(32),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o63 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_5136,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o62 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_5136
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61 : LUT6
    generic map(
      INIT => X"8200410000820041"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o : LUT6
    generic map(
      INIT => X"00000000FE00FEFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_4570,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_4549,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N250,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_4537
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_441_o_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N250
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT23 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT210,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT22 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(10),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT210
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT21 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT43 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT4,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT41_5131,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT42 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(12),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT41_5131
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT41 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT53 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT5,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT51_5129,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT52 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT51_5129
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT51 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT33 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT3,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT33_5127,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT32 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT33_5127
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT31 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT73 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT7,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT71_5125,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT72 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT71_5125
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT71 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT83 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT8,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT81_5123,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT82 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(16),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT81_5123
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT81 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(16),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT63 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT61_5121,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT62 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT61_5121
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT61 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT115 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT111_5118,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT112_5119,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT114 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(19),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT112_5119
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT113 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(19),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT111_5118
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT93 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT9,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT91_5117,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT92 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT91_5117
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT91 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(17),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT103 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT10,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT101_5115,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT102 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(18),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT101_5115
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT101 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(18),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT123 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT12,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT121_5113,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT122 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT121_5113
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT121 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT133 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT13,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT131_5111,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT132 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(20),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT131_5111
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT131 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(20),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT13
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT163 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT16,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT161_5109,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT162 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(23),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT161_5109
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT161 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(23),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT16
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT143 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT14,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT141_5107,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT142 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(21),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT141_5107
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT141 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(21),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT153 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT15,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT151_5105,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT152 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT151_5105
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT151 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(22),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT15
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT183 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT18,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT181_5103,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT182 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(25),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT181_5103
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT181 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(25),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT18
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT203 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT20,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT201_5101,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT202 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT201_5101
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT201 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(27),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT20
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT173 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT17,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT171_5099,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_24_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT172 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(24),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT171_5099
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT171 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(24),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT17
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT193 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT19,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT191_5097,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT192 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(26),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT191_5097
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT191 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT19
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT223 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT22_5094,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT221_5095,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT222 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(29),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT221_5095
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT221 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(29),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT22_5094
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT213 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT21_5092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT211_5093,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_28_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT212 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(28),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT211_5093
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT211 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT21_5092
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT233 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT23_5090,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT231_5091,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT232 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT231_5091
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT231 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT23_5090
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT243 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT24,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT241_5089,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT242 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(30),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT241_5089
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT241 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT24
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT263 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT26,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT261_5087,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT262 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT261_5087
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT261 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT26
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT273 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT27,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT271_5085,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT272 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT271_5085
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT271 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT27
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT253 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT25,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT251_5083,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT252 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(31),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT251_5083
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT251 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT25
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT303 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT30,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT301_5081,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT302 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT301_5081
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT301 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT30
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT283 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT28,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT281_5079,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT282 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT281_5079
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT281 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT28
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT293 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT29,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT291_5077,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT292 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT291_5077
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT291 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT29
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT323 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT32_5074,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT321_5075,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT322 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(9),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT321_5075
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT321 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT32_5074
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT112 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT11,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT111 : LUT6
    generic map(
      INIT => X"1606120214041000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT110 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_rx_data_7_MUX_1971_o_7_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N228,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_rx_data_7_MUX_1971_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_rx_data_7_MUX_1971_o_7_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N228
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_address_match_address_match_MUX_2062_o1 : LUT6
    generic map(
      INIT => X"5555555555555554"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_rx_data_valid_reg2_AND_982_o,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_4273,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_4290,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_4239,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_4256,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N226,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_address_match_MUX_2062_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_address_match_address_match_MUX_2062_o1_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_4145,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_4146,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_4144,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_4307,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_4143,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N226
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_2018_o83 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_2018_o81_5069,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_2018_o8,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_2018_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_2018_o82 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_2018_o81_5069
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_2018_o81 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_2018_o8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb83 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81_5067,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb8,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb82 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81_5067
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT11 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT21 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT51 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT61 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_103_o_uc_ram_data_7_mux_133_OUT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT13 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT11_5057,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT12 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(16),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT11_5057
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT11 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(40),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(32),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT23 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT21_5055,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT22 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(25),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(17),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT21_5055
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT21 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(9),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(41),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(33),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT33 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT3,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT31_5053,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT32 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(18),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT31_5053
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(42),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(34),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT43 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT4,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT41_5051,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT42 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(27),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(19),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT41_5051
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(43),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(35),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT53 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT5,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT51_5049,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT52 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(28),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(20),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT51_5049
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT51 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(12),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(44),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(36),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT63 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT61_5047,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT62 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(29),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(21),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT61_5047
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT61 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(45),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(37),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT73 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT7,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT71_5045,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT72 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(22),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT71_5045
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(46),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(38),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0598_inv : LUT6
    generic map(
      INIT => X"7FFF0000FFFF0000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_5_GND_103_o_equal_14_o_5_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0598_inv_4044
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0598_inv_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_4166,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N224
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_5_1 : LUT6
    generic map(
      INIT => X"88884888AAAA5AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N222,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_5_1_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N222
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_4_1 : LUT6
    generic map(
      INIT => X"88884888AAAA5AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N220,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_4_1_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N220
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT2_SW0 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_in,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_in,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_in,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N218
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_708_o : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => bus2ip_addr(7),
      I1 => bus2ip_addr(6),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N214,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_wrce_int_3893,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_3890,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_708_o_3885
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_716_o : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => bus2ip_addr(7),
      I1 => bus2ip_addr(6),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N214,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_3890,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_rdce_int_3892,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_716_o_3883
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_716_o_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N214
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1_5038
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o12 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o11_5036
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv : LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3578,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N212,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o12_3792,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3577,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N212
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_5_1 : LUT6
    generic map(
      INIT => X"88884888AAAA5AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3676,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N210,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3577,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_5_1_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N210
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_4_1 : LUT6
    generic map(
      INIT => X"2888888888888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N208,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_4_1_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3676,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3577,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N208
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT195 : LUT5
    generic map(
      INIT => X"FFFF5410"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193_5031,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192_5030,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT19,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT194 : LUT5
    generic map(
      INIT => X"75226422"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193_5031
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193 : LUT6
    generic map(
      INIT => X"54FF10FF54101010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191_5029,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192_5030
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192 : LUT4
    generic map(
      INIT => X"A0CF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(47),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(39),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191_5029
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(15),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3670,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT19
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT165 : LUT5
    generic map(
      INIT => X"FFFF5150"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161_5025,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163_5027,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT16,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT164 : LUT6
    generic map(
      INIT => X"FB44EA4451444044"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(38),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162_5026,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163_5027
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(46),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(30),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162_5026
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162 : LUT6
    generic map(
      INIT => X"4440040004000400"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161_5025
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3670,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT16
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT55 : LUT5
    generic map(
      INIT => X"FFFF5150"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51_5021,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53_5023,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT5,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT54 : LUT6
    generic map(
      INIT => X"FB44EA4451444044"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(33),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52_5022,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53_5023
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(41),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(25),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52_5022
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52 : LUT6
    generic map(
      INIT => X"4440040004000400"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(9),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51_5021
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3670,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT34 : LUT6
    generic map(
      INIT => X"FFFF514051405140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT3,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31_5018,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3670,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32_5019,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT33 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32_5019
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32 : LUT6
    generic map(
      INIT => X"5499109954111011"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(16),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(32),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31_5018
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31 : LUT6
    generic map(
      INIT => X"DDA2DD8099A29980"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(40),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(24),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT124 : LUT5
    generic map(
      INIT => X"FFFFA820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3670,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(12),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT122_5016,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT123 : LUT6
    generic map(
      INIT => X"1404040410000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121_5015,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT12,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT122_5016
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT122 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121_5015
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(20),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(36),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(44),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT144 : LUT5
    generic map(
      INIT => X"FFFFA820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3670,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT142_5013,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT143 : LUT6
    generic map(
      INIT => X"1404040410000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141_5012,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT14,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT142_5013
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT142 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141_5012
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(21),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(37),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(45),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(29),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT74 : LUT5
    generic map(
      INIT => X"FFFFA820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3670,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT72_5010,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT73 : LUT6
    generic map(
      INIT => X"1404040410000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71_5009,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT7,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT72_5010
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT72 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71_5009
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(18),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(34),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(42),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT105 : LUT5
    generic map(
      INIT => X"FFFF5410"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103_5007,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102_5006,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT10,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT104 : LUT5
    generic map(
      INIT => X"88800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103_5007
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103 : LUT6
    generic map(
      INIT => X"7776676655544544"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(19),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101_5005,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102_5006
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(43),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(35),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101_5005
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3670,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In3 : LUT5
    generic map(
      INIT => X"7474FE74"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3722,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3676,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1_5002,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2_5003,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_CONTROL_COMPLETE,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1 : LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3699,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3578,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_3701,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1_5002
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156 : LUT6
    generic map(
      INIT => X"000010F00000F0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_3720,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3722,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3699,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N204,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156_3691
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156_SW0 : LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N204
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv : LUT6
    generic map(
      INIT => X"8888880008080800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3699,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_3720,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3722,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N202,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3675
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_SW0 : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N202
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150 : LUT6
    generic map(
      INIT => X"0000000013131353"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_3701,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3577,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N200,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150_3690
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3578,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3699,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3676,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N200
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_3 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1_4998,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1_4998
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT12 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT11 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT22 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT21 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT32 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT3,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT31 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT42 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT4,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT41 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT52 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT5,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT51 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT62 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT61 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT72 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT7,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT71 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_68_o_PWR_68_o_mux_2_OUT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_addr_8_SW0 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(42),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(43),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(41),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(40),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N194
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Q : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N192,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_9_f7_2286,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_5_f7_2283,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_X_56_o_Mux_52_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_SW0 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(42),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(43),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(41),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(40),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N192
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT102 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT10,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT101 : LUT6
    generic map(
      INIT => X"55514440FFFBEEEA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_12_mmx_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_3001,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT91,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT44 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT42_4986,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT43 : LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT4,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_3008,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT41_4985,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT42_4986
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT42 : LUT5
    generic map(
      INIT => X"FFFF4454"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_3006,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_3005,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_3003,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_3004,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_3007,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT41_4985
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT41 : LUT6
    generic map(
      INIT => X"FFFFFFFF55551011"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_3000,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2998,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2997,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_2996,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2999,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_3001,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT64 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT62_4983,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT63 : LUT6
    generic map(
      INIT => X"33FB333B00FA000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_3008,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT6,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT61_4982,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT62_4983
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT62 : LUT6
    generic map(
      INIT => X"0000FFF100000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_3004,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_3003,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_3006,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_3005,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_3007,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT61_4982
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT61 : LUT5
    generic map(
      INIT => X"FFFF1110"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2999,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_3000,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2998,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2997,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_3001,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT82 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT8,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT81 : LUT6
    generic map(
      INIT => X"AEFEAEAE04540404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_3001,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_12_mmx_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT91,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o63 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o61_4979,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o62 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(0),
      I2 => bus2ip_addr(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(3),
      I4 => bus2ip_addr(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o61_4979
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o61 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(1),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(5),
      I4 => bus2ip_addr(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_14_OUT6 : LUT6
    generic map(
      INIT => X"4444444414444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N190,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_14_OUT6_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N190
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_int_tx_ack_OR_43_o : LUT6
    generic map(
      INIT => X"FFFF444044404440"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_2191,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_2200,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_2204,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_2205,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N186,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_int_tx_ack_OR_43_o_SW0 : LUT4
    generic map(
      INIT => X"8088"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_2193,
      I2 => tx_axis_mac_tuser(0),
      I3 => tx_axis_mac_tvalid,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N186
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_In : LUT6
    generic map(
      INIT => X"FFFFFFFFB3A2A2A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_2192,
      I1 => tx_axis_mac_tvalid,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N184,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_2187,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_2188,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_enable_reg_AND_32_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_In_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_2206,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_2201,
      I2 => tx_axis_mac_tuser(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N184
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In : LUT6
    generic map(
      INIT => X"FFFFFFFFAAABAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_2195,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_2204,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_2194,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N182,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_2175
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_SW0 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => tx_axis_mac_tlast,
      I1 => tx_axis_mac_tuser(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_2190,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_2172,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N182
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o6 : LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o5_4973,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o4_4972,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_2172,
      I3 => tx_axis_mac_tlast,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o3_4971,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o5 : LUT6
    generic map(
      INIT => X"FFFFFFFF54444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_2187,
      I2 => tx_axis_mac_tlast,
      I3 => tx_axis_mac_tuser(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_2189,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_2201,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o5_4973
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o4 : LUT6
    generic map(
      INIT => X"A8A8A8A8A8AAA8A8"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_2187,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_2194,
      I3 => tx_axis_mac_tuser(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_2192,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_2206,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o4_4972
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o3 : LUT6
    generic map(
      INIT => X"AAAAAAAA88888880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o1_4969,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_2191,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_2189,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_2194,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o2_4970,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o3_4971
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o2 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_2193,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_2205,
      I2 => tx_axis_mac_tlast,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o2_4970
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_2199,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_2202,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o1_4969
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In : LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA88A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_2191,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_2194,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_2189,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N180,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_24_o_equal_77_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In_SW0 : LUT6
    generic map(
      INIT => X"0004040404040404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_2199,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_2193,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_2202,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_2205,
      I5 => tx_axis_mac_tlast,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N180
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In : LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_2194,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_2204,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_2193,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N178,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_2173
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_SW0 : LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_2202,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_2205,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      I3 => tx_axis_mac_tlast,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_2199,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N178
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_64_o_FRAME_COUNTER_7_equal_1_o_7_Q : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N176,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_64_o_FRAME_COUNTER_7_equal_1_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_64_o_FRAME_COUNTER_7_equal_1_o_7_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N176
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_401_o : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2162,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2163,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_2164,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2160,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2168,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N174,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_401_o_SW0 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2169,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N174
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_395_o : LUT6
    generic map(
      INIT => X"FFFFFFFFAEAEAEFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2163,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1942,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG_1810,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N172,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2162,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_395_o_2144
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_395_o_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_1864,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1867,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N172
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT104 : LUT6
    generic map(
      INIT => X"0F0A0F0800000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT102_4963,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT101_4962,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT81,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT103 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT102_4963
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT101 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_381_o3 : LUT6
    generic map(
      INIT => X"FFA8FFA8FFFFFFA8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1950,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_381_o2_4960,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_381_o1_4959,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2168,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1943,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2169,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_381_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_381_o2 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1912,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1908,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1814,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1911,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_381_o2_4960
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_381_o1 : LUT6
    generic map(
      INIT => X"00B000B0BBBB00B0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2169,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_2170,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_235,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_1813,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1912,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1814,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_381_o1_4959
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021335 : LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1942,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021334_4958,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021333_4957,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021332_4956,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021331_4955,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02133
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021334 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021334_4958
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021333 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021333_4957
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021332 : LUT6
    generic map(
      INIT => X"8020401008020401"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021332_4956
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021331 : LUT6
    generic map(
      INIT => X"8020401008020401"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n021331_4955
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02134 : LUT6
    generic map(
      INIT => X"BBBFBBBB000F0000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1812,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1907,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02132_4953,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02131_4952,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02134_4954
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02132 : LUT6
    generic map(
      INIT => X"00200020AAAA0020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1907,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1812,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02132_4953
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02131 : LUT6
    generic map(
      INIT => X"8040200008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n02131_4952
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv : LUT6
    generic map(
      INIT => X"FFFF5554FFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N170,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1946,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1942,
      I4 => NlwRenamedSig_OI_rx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv_2140
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2159,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1947,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1944,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N170
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT7 : LUT6
    generic map(
      INIT => X"0000AAA600000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N166,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT411,
      I4 => NlwRenamedSig_OI_rx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT7_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N166
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT8 : LUT6
    generic map(
      INIT => X"00AB000000010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N164,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT411,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT81,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT8_SW0 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N164
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_60_o_AND_561_o_0_Q : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N162,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_60_o_AND_561_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_60_o_AND_561_o_0_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD_1816,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N162
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable2_SW0 : LUT4
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N160
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_63_o_MUX_1171_o13 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_63_o_MUX_1171_o12_4946
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_63_o_MUX_1171_o12 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_63_o_MUX_1171_o11_4945
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_63_o_MUX_1171_o11 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(9),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_63_o_MUX_1171_o1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N156,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_FIELD_COUNTER_1_AND_527_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o_2073
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1814,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_2125,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N156
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_371_o : LUT6
    generic map(
      INIT => X"FFFFFFFF00010101"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_2124,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N154,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1950,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1944,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_371_o_2071
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_371_o_SW0 : LUT5
    generic map(
      INIT => X"FFFF5755"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_2121,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1908,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1814,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1911,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_2123,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N154
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0309 : LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N150,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv11_5986,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0309_2076
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0309_SW0 : LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_2117,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N150
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_62_o_mux_2_OUT1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1946,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1947,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1943,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N148,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_62_o_mux_2_OUT1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I1 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N148
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_62_o_mux_2_OUT2 : LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1946,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1947,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1943,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N146,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_62_o_mux_2_OUT2_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I1 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N146
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_FILTER_MATCH_UNICASTADDRESSMATCH_OR_411_o_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_4_306,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_3_307,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_1_309,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_0_310,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N142
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0503_inv1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1946,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1942,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1944,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1947,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N138,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0503_inv1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1_5810,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N138
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_56_o_RX_ERR_REG6_AND_473_o : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1865,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N136,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_56_o_RX_ERR_REG6_AND_473_o_1783
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_56_o_RX_ERR_REG6_AND_473_o_SW0 : LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N136
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_59_o_RX_DV_REG6_AND_475_o : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N134,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1865,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_59_o_RX_DV_REG6_AND_475_o_1782
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_59_o_RX_DV_REG6_AND_475_o_SW0 : LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N134
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N130,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_1786
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N130,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1785
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N130
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N128,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q_1742
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N128
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(18),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N126,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q_1728
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N126
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N124,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q_1752
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N124
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N122,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q_1750
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N122
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N120,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q_1748
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N120
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N118,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q_1747
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N118
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N116,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q_1738
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N116
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N114,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q_1736
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N114
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(16),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N112,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q_1730
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N112
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(20),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N110,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q_1726
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N110
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N108,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q_1751
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N108
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N106,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q_1740
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N106
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT2 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N104,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N104
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT3 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N94,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT53 : LUT5
    generic map(
      INIT => X"69FF6900"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51_4920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT5,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT52 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51_4920
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT7 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N100,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT7_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N100
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT12 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N98,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT12_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N98
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT20 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(19),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N96,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT20_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N96
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT283 : LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281_4915,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT28,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT282 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281_4915
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT28
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT31 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N94,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT31_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N94
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT32 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N92,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT32_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N92
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o_12_3 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o_12_1_4911,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o_12_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o_12_2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(10),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o_12_1_4911
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o_12_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In : LUT6
    generic map(
      INIT => X"AAAAA888FAAAFAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1373,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N90,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_640,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1372,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In_1376
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N90
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In : LUT6
    generic map(
      INIT => X"CCDCCCCC00100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1373,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_1371,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1372,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N88,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_689,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In_1374
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In_SW0 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N88
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT32 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N86,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT32_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N86
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT31 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N76,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT283 : LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281_4906,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT28,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT282 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281_4906
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT28
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT20 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(19),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N82,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT20_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N82
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT12 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N80,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT12_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N80
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT7 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N78,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT7_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N78
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT53 : LUT5
    generic map(
      INIT => X"69FF6900"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51_4901,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT5,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT52 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51_4901
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT3 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N76,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT3_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N76
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT2 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N74,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N74
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N72,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q_1325
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N72
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N70,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q_1314
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N70
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(20),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N68,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q_1339
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N68
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(16),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N66,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q_1335
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N66
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N64,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q_1329
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N64
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N62,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q_1327
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N62
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N60,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q_1318
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N60
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N58,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q_1317
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N58
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N56,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q_1315
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N56
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N54,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q_1313
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N54
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(18),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N52,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q_1337
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N52
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N50,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q_1323
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N50
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n15222 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(14),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n15222_4885
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n15221 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n15221_4884
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_336_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1286,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N48,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_336_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_336_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N48
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_320_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N46,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_320_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_320_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1286,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N46
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_328_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1286,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N44,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_328_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_328_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N44
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_312_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1286,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N42,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_312_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_312_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N42
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_344_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1286,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N40,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_344_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_344_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N40
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN13 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12_4878,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11_4877,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12_4878
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(15),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11_4877
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14684 : LUT6
    generic map(
      INIT => X"FFFF0000C4C00000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1286,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14683_4876,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14681_4874,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14682_4875,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1468
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14683 : LUT6
    generic map(
      INIT => X"AAA0CCCCAAA0C0C0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_1155,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1280,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_1165,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_1163,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14683_4876
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14682 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14682_4875
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14681 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14681_4874
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_280_o2 : LUT6
    generic map(
      INIT => X"1111111110101110"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_1163,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_1193,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_1122,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_280_o1_4873,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_280_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(15),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(12),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG2_4872
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(17),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(18),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(16),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG1_4871
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1434 : LUT6
    generic map(
      INIT => X"A0A80000A0A00000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_650,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N38,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1434_961
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1434_SW0 : LUT3
    generic map(
      INIT => X"4C"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_1148,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N38
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1541_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N32
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT8_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_27_OUT_7_0_cy_5_Q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N26
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14641 : LUT6
    generic map(
      INIT => X"0C0FFFFF8CAFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_1145,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_1155,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1286,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14641_4866
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1809_inv1 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(9),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1809_inv1_4865
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1436_SW0 : LUT4
    generic map(
      INIT => X"FF51"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1373,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1372,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_1371,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_1121,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N24
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT5_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N22
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT6_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N20
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv2 : LUT6
    generic map(
      INIT => X"0000FFAA0000EAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_1122,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv1_4860,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv2_4861
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv1_4860
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER3 : LUT6
    generic map(
      INIT => X"FFFFFFFF88F80000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1153,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2_5985,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1_4859,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER2 : LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1_4859
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1 : LUT5
    generic map(
      INIT => X"FFFF0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_1_5932,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_181,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1452_SW0 : LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_1149,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N16
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1448 : LUT6
    generic map(
      INIT => X"0000AA003F3FAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_1154,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_1149,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_1153,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_1188,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N14,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1448_960
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1448_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14623 : LUT6
    generic map(
      INIT => X"ECA0A0A000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_1155,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_1165,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_1163,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14622_4855,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14621_4854,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1462
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14622 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_1164,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1286,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14622_4855
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14621 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1265,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14621_4854
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_228_o : LUT6
    generic map(
      INIT => X"0054005500000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N12,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_228_o_928
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_228_o_SW0 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT2_SW0 : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT3 : LUT6
    generic map(
      INIT => X"FFFFFFFFA9A9FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N6,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_228_o_928,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT3_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT4 : LUT6
    generic map(
      INIT => X"0000000000FFCACA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_1147,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N4,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_228_o_928,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT4_SW0 : LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_5_1 : LUT6
    generic map(
      INIT => X"FEF1FFFFFFF0FFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_5_1_SW0 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_4_1 : LUT6
    generic map(
      INIT => X"FFFFA9AAFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N0,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_4_1_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDC1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_4818,
      O => mdc_out
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_651_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_651_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_647_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_647_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT_xor_0_11 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT_xor_2_11 : LUT4
    generic map(
      INIT => X"1444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"14"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT41 : LUT6
    generic map(
      INIT => X"1230303030303030"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT31 : LUT5
    generic map(
      INIT => X"14444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_4631,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o1 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_D1_INT_4768,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511481 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(38),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511471 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(39),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511461 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(40),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511451 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(41),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511441 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(42),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511431 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(43),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511421 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(47)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511411 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(46)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511401 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(45)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511391 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(44)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511381 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511371 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511361 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511351 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511341 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(44),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511331 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511321 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511301 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511291 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511281 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511271 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511261 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511251 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511241 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(17),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511231 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(45),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511221 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(18),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511211 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(19),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511201 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(20),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511191 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(21),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511181 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(22),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511171 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(23),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(25),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(46),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n051191 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(30),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n051181 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n051171 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(32),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n051161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(33),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n051151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(34),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n051149 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(35),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511310 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(36),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511210 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(37),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0511110 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(47),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_9_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_8_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_7_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_6_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_5_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_4_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_3_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_2_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_1_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_14_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_13_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_12_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_11_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_10_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_0_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_21 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_ADDR_10_equal_102_o_10_11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_ADDR_10_equal_102_o_10_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_11 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => bus2ip_addr(10),
      I1 => bus2ip_addr(9),
      I2 => bus2ip_addr(6),
      I3 => bus2ip_addr(7),
      I4 => bus2ip_addr(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv1 : LUT5
    generic map(
      INIT => X"FF08FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_INT_MA_INIT_WR_DATA_11_MUX_1513_o11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv1 : LUT6
    generic map(
      INIT => X"0000800000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_1,
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(2),
      I3 => bus2ip_addr(3),
      I4 => bus2ip_addr(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_CE_01 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_CE_0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT161 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(23),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT151 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(22),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mmux_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT141 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(21),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0714_4_2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_3_121 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_3_12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_0_1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_GND_58_o_MUX_897_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => gmii_col,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_GND_58_o_MUX_897_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD1 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_4568,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_4550,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_4549,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD1 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_4568,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_4549,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_4550,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_4571,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT_xor_0_11 : LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_4549,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_4570,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_4549,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_4570,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0227_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT_xor_1_11 : LUT4
    generic map(
      INIT => X"9F99"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_4570,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_4549,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT_xor_2_11 : LUT5
    generic map(
      INIT => X"A9FFA9A9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_4570,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_4549,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT_xor_3_11 : LUT6
    generic map(
      INIT => X"FE010000FE01FE01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_4570,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_4549,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_4528,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_4517,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_match_3_rx_good_frame_OR_22_o1 : LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_293,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_0_310,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_3_307,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_2_308,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_1_309,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_match_3_rx_good_frame_OR_22_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o1 : LUT5
    generic map(
      INIT => X"44444000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_293,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_4528,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_4517,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_state_1_OR_18_o11 : LUT5
    generic map(
      INIT => X"FF07FFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_4528,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_4517,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(1),
      I3 => NlwRenamedSig_OI_rx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o_inv1_0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_4517,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_293,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_295,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_294,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In1 : LUT5
    generic map(
      INIT => X"02025702"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_4517,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_293,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_295,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_4528,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_Mmux_next_rx_state11 : LUT6
    generic map(
      INIT => X"BBBABBBABBBAB990"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_4517,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_4528,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_295,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_293,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_294,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_Mmux_next_rx_state21 : LUT6
    generic map(
      INIT => X"FFFFCEEF000A000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_294,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_295,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_4528,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_293,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_4517,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_clk_en1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_349,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_clk_en
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_stats_ip2bus_wrack_af_OR_668_o1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_350,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_WRACK_608,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_wrack_303,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_wrack_279,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_stats_ip2bus_wrack_af_OR_668_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_bus2ip_addr_10_mux_4_OUT21 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => bus2ip_addr(9),
      I1 => bus2ip_addr(10),
      I2 => bus2ip_cs,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_113_o_bus2ip_addr_10_mux_4_OUT11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => bus2ip_addr(10),
      I1 => bus2ip_cs,
      I2 => bus2ip_addr(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_3_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(10),
      I2 => bus2ip_addr(9),
      I3 => bus2ip_cs,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_2_1 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(10),
      I2 => bus2ip_addr(9),
      I3 => bus2ip_cs,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_0_compare_mac_data_0_OR_586_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(0),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_0_compare_mac_data_0_OR_586_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_1_compare_mac_data_1_OR_587_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(1),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_1_compare_mac_data_1_OR_587_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_2_compare_mac_data_2_OR_588_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(2),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_2_compare_mac_data_2_OR_588_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_5_compare_mac_data_5_OR_591_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(5),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_5_compare_mac_data_5_OR_591_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_3_compare_mac_data_3_OR_589_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(3),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_3_compare_mac_data_3_OR_589_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_4_compare_mac_data_4_OR_590_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(4),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_4_compare_mac_data_4_OR_590_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_6_compare_mac_data_6_OR_592_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(6),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_6_compare_mac_data_6_OR_592_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_7_compare_mac_data_7_OR_593_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(7),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_7_compare_mac_data_7_OR_593_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_0_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_1_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_2_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_5_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_3_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_4_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_6_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_7_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_0_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_1_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_2_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_5_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_3_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_4_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_6_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_7_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_0_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_1_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_2_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_5_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_3_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_4_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_6_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_7_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_0_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_1_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_2_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_5_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_3_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_4_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_6_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_7_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_rx_data_valid_reg2_AND_982_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_rx_data_valid_reg2_AND_982_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0682_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0682
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_5_GND_103_o_equal_14_o_5_11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5929,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_5_GND_103_o_equal_14_o_5_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_1002_o1 : LUT4
    generic map(
      INIT => X"EEE0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3943,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_3952,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_1002_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n054611 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3951,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05461
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0574_inv1 : LUT6
    generic map(
      INIT => X"3FFFFFFFAAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_5_GND_103_o_equal_14_o_5_1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0574_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0586_inv1 : LUT6
    generic map(
      INIT => X"00FF0FFF66FF6FFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_4165,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0586_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_pipe_2_GND_103_o_MUX_2014_o11 : LUT6
    generic map(
      INIT => X"00EB00EB00EBEBEB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_4165,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2_GND_103_o_MUX_2014_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_3_11 : LUT6
    generic map(
      INIT => X"7F807F8000007F80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb_5_1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_n0188_inv1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_939_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_n0188_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb_4_1 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(5),
      I2 => bus2ip_addr(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_pat_msk_slt_comb1 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => bus2ip_addr(6),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(5),
      I3 => bus2ip_addr(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_pat_msk_slt_comb
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb1 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(3),
      I1 => bus2ip_addr(7),
      I2 => bus2ip_addr(6),
      I3 => bus2ip_addr(4),
      I4 => bus2ip_addr(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_comb_bus2ip_ce_AND_931_o1 : LUT5
    generic map(
      INIT => X"22222228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(3),
      I1 => bus2ip_addr(7),
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(5),
      I4 => bus2ip_addr(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_comb_bus2ip_ce_AND_931_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_Mmux_GND_69_o_bus2ip_wrce_int_MUX_1554_o11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_3890,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_wrce_int_3893,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_GND_69_o_bus2ip_wrce_int_MUX_1554_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_Mmux_GND_69_o_bus2ip_rdce_int_MUX_1553_o11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_3890,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_rdce_int_3892,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_GND_69_o_bus2ip_rdce_int_MUX_1553_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o121 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o12_3792
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_0_11 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3577,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3676,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_1_11 : LUT4
    generic map(
      INIT => X"6606"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3577,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3676,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_2_11 : LUT5
    generic map(
      INIT => X"78780078"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3577,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3676,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_3_11 : LUT6
    generic map(
      INIT => X"7F807F8000007F80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3577,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3676,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_97_o1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_3790,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_3789,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_3788,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_97_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_CONTROL_COMPLETE_1_1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_CONTROL_COMPLETE
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3676,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3699,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_UNDERRUN_OUT11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1_5935,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_3574,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_AVAIL_OUT11 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3711,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11 : LUT6
    generic map(
      INIT => X"5557555755575556"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG_3702,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_Mux_26_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o111 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3670
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_3_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_4_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_234,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_3579,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_3661,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_REQ_LOCAL
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_3660,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_235,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      O => rx_statistics_vector(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010591 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010581 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010571 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010561 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010551 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010541 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010531 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010521 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010517 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_BAD_FRAME_OUT11 : LUT5
    generic map(
      INIT => X"FFFF2000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_3660,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_234,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_3579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_231,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_COMB
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv1 : LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_229,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv11 : LUT6
    generic map(
      INIT => X"FFFFFFFFAAABAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_231,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_GOOD_FRAME_OUT11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_234,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_3579,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_3660,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_COMB
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_231,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n008111 : LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_231,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result_4_1 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result_3_1 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_VLAN_ENABLE_OUT1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_VLAN_593,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_VLAN_ENABLE_OUT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2_3436,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_3434,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2_3432,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_3430,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R2_3428,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3_3426,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2_3424,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_3422,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R2_3420,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3_3418,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R2_3416,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3_3414,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R2_3412,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3_3410,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R2_3408,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3_3406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_lut_0_1 : LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_statistics_vector_22_Q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_348,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_1_accumulator_0_XOR_378_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_1_accumulator_0_XOR_378_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_3_accumulator_2_XOR_376_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_3_accumulator_2_XOR_376_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_4_accumulator_3_XOR_375_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_4_accumulator_3_XOR_375_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_2_accumulator_1_XOR_377_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_2_accumulator_1_XOR_377_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_6_accumulator_5_XOR_373_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_6_accumulator_5_XOR_373_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_7_accumulator_6_XOR_372_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_7_accumulator_6_XOR_372_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_5_accumulator_4_XOR_374_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_5_accumulator_4_XOR_374_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_7_11 : LUT4
    generic map(
      INIT => X"AA6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_11_3357,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_6_11 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_11_3357,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_11_3357,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_111 : LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_11_3357
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_4_11 : LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_lut(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_lut_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I1 => NlwRenamedSig_OI_tx_statistics_vector(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_1_accumulator_0_XOR_378_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_1_accumulator_0_XOR_378_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_3_accumulator_2_XOR_376_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_3_accumulator_2_XOR_376_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_4_accumulator_3_XOR_375_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_4_accumulator_3_XOR_375_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_2_accumulator_1_XOR_377_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_2_accumulator_1_XOR_377_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_6_accumulator_5_XOR_373_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_6_accumulator_5_XOR_373_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_7_accumulator_6_XOR_372_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_7_accumulator_6_XOR_372_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_5_accumulator_4_XOR_374_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_5_accumulator_4_XOR_374_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_7_11 : LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_11_3301,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_6_11 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_11_3301,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_11_3301,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_lut_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_442,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o_xo_0_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_1_accumulator_0_XOR_378_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_1_accumulator_0_XOR_378_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_3_accumulator_2_XOR_376_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_3_accumulator_2_XOR_376_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_4_accumulator_3_XOR_375_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_4_accumulator_3_XOR_375_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_2_accumulator_1_XOR_377_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_2_accumulator_1_XOR_377_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_6_accumulator_5_XOR_373_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_6_accumulator_5_XOR_373_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_7_accumulator_6_XOR_372_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_7_accumulator_6_XOR_372_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_5_accumulator_4_XOR_374_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_5_accumulator_4_XOR_374_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_7_11 : LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_11_3245,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_6_11 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_11_3245,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_11_3245,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_lut_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_443,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o_xo_0_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_1_accumulator_0_XOR_378_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_1_accumulator_0_XOR_378_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_3_accumulator_2_XOR_376_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_3_accumulator_2_XOR_376_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_4_accumulator_3_XOR_375_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_4_accumulator_3_XOR_375_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_2_accumulator_1_XOR_377_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_2_accumulator_1_XOR_377_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_6_accumulator_5_XOR_373_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_6_accumulator_5_XOR_373_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_7_accumulator_6_XOR_372_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_7_accumulator_6_XOR_372_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_5_accumulator_4_XOR_374_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_5_accumulator_4_XOR_374_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_7_11 : LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_11_3189,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_6_11 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_11_3189,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_11_3189,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_inc_rx_bin_OR_538_o1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_2952,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_2953,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_2954,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_inc_rx_bin_OR_538_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_inc_other_3_OR_532_o_0_1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_2951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_1_2950,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_2_2949,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_3_2948,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_inc_other_3_OR_532_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_4_inc_other_8_OR_536_o_4_1 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_8_2943,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_4_2947,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_5_2946,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_6_2945,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_7_2944,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_4_inc_other_8_OR_536_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_inc_reg3_OR_547_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_2919,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg3_2938,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_inc_reg3_OR_547_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_2919,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_return_error_OR_550_o1 : LUT4
    generic map(
      INIT => X"FFF6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_2597,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_2595,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_2596,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_return_error_OR_550_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_18_increment_control_20_OR_513_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_2994,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_2992,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_2993,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_6_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_8_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_7_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_18_increment_control_20_OR_513_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_21_increment_control_23_OR_515_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_2991,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_2989,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_2990,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_9_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_11_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_10_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_21_increment_control_23_OR_515_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_24_increment_control_26_OR_517_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_2988,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_2986,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_2987,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_12_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_14_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_13_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_24_increment_control_26_OR_517_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_27_increment_control_29_OR_519_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_2985,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_2983,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_2984,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_15_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_17_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_16_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_27_increment_control_29_OR_519_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_30_increment_control_32_OR_521_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_2982,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_2980,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_2981,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_18_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_20_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_19_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_30_increment_control_32_OR_521_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_33_increment_control_35_OR_523_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_2979,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_increment_control_2977,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_increment_control_2978,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_21_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_23_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_22_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_33_increment_control_35_OR_523_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_36_increment_control_38_OR_525_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_increment_control_2976,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_increment_control_2974,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_increment_control_2975,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_24_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_26_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_25_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_36_increment_control_38_OR_525_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_39_increment_control_41_OR_527_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_increment_control_2973,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_increment_control_2972,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_control_2971,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_27_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_28_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_29_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_39_increment_control_41_OR_527_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_41_increment_control_43_OR_529_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_increment_control_2969,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_increment_control_2970,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_control_2971,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_31_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_30_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_29_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_41_increment_control_43_OR_529_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_0_inc_reg_2_OR_540_o_0_1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_0_inc_reg_2_OR_540_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_6_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_7_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_8_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_9_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_10_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_11_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_12_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_13_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_14_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_15_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_16_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_17_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(16),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_18_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(17),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_19_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(18),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_20_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(19),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_21_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(20),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_22_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(21),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_23_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(22),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_24_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(23),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_24_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_25_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(24),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_26_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(25),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_27_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_28_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(27),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_28_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_29_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_30_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(29),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_31_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_01 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT321 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT311 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT301 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT291 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT281 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT271 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT261 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT251 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT241 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT231 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT221 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT211 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_28_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT201 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT191 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT181 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT171 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_24_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT161 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT151 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT141 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT131 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT121 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT111 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT101 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT91 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT81 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT71 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT61 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT51 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT41 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT33 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT210 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_68_o_mux_6_OUT110 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_19_OUT61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_19_OUT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_19_OUT51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_19_OUT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_19_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_19_OUT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_19_OUT31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_19_OUT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_19_OUT21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_19_OUT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_19_OUT11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_19_OUT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_12_1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2998,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2997,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_3000,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2999,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_12_mmx_out
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT11 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT331 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT321 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT311 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT301 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT291 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT281 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT271 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT251 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT241 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT231 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT221 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT211 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT201 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT191 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT181 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT171 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT161 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT151 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT141 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT131 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT121 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT101 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT91 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT81 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT71 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT61 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT51 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT41 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT34 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT210 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_71_o_GND_71_o_mux_24_OUT110 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg2_2939,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_14_OUT21 : LUT3
    generic map(
      INIT => X"BE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_14_OUT11 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o_6_11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_11 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_32_6_11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_32_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT911 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_3006,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_3005,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_3008,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_3007,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT91
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_17_6_11 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_17_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_37_6_11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_37_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_27_GND_71_o_MUX_1847_o11 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(27),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_17_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_27_GND_71_o_MUX_1847_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_25_GND_71_o_MUX_1849_o11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(25),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_17_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_25_GND_71_o_MUX_1849_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_19_GND_71_o_MUX_1855_o11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(19),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_17_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_19_GND_71_o_MUX_1855_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_17_GND_71_o_MUX_1857_o11 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(17),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_17_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_17_GND_71_o_MUX_1857_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT131 : LUT6
    generic map(
      INIT => X"1111115100000040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT12111 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_3001,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_3000,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2999,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2998,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2997,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_10_OUT1211
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_29_GND_71_o_MUX_1845_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(29),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_29_GND_71_o_MUX_1845_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_13_GND_71_o_MUX_1861_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_13_GND_71_o_MUX_1861_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_31_GND_71_o_MUX_1843_o11 : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_31_GND_71_o_MUX_1843_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_15_GND_71_o_MUX_1859_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_15_GND_71_o_MUX_1859_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_33_GND_71_o_MUX_1841_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(33),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o_6_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_33_GND_71_o_MUX_1841_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_1_GND_71_o_MUX_1873_o11 : LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o_6_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_1_GND_71_o_MUX_1873_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_21_GND_71_o_MUX_1853_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(21),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_21_GND_71_o_MUX_1853_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_5_GND_71_o_MUX_1869_o11 : LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_5_GND_71_o_MUX_1869_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_23_GND_71_o_MUX_1851_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(23),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_23_GND_71_o_MUX_1851_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_7_GND_71_o_MUX_1867_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_7_GND_71_o_MUX_1867_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_36_GND_71_o_MUX_1838_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(36),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_32_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_36_GND_71_o_MUX_1838_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_32_GND_71_o_MUX_1842_o11 : LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(32),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_32_6_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_32_GND_71_o_MUX_1842_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_38_GND_71_o_MUX_1836_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(38),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_32_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_38_GND_71_o_MUX_1836_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_34_GND_71_o_MUX_1840_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(34),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_32_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_34_GND_71_o_MUX_1840_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_35_GND_71_o_MUX_1839_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(35),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o_6_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_35_GND_71_o_MUX_1839_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_3_GND_71_o_MUX_1871_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o_6_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_3_GND_71_o_MUX_1871_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_39_GND_71_o_MUX_1835_o11 : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(39),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_37_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_39_GND_71_o_MUX_1835_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_37_GND_71_o_MUX_1837_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(37),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_37_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_37_GND_71_o_MUX_1837_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_42_GND_71_o_MUX_1832_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(42),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_32_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_42_GND_71_o_MUX_1832_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_40_GND_71_o_MUX_1834_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(40),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_32_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_40_GND_71_o_MUX_1834_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_41_GND_71_o_MUX_1833_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(41),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o_6_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_41_GND_71_o_MUX_1833_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_9_GND_71_o_MUX_1865_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o_6_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_9_GND_71_o_MUX_1865_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT181 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(64),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(57),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(25),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(32),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT101 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(57),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(50),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(18),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT11 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(39),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(32),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT191 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(65),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(58),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(26),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(33),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT111 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(58),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(51),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(19),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT121 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(40),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(33),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT201 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(66),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(59),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(34),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT131 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(59),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(52),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(20),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT211 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(67),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(60),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(28),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(35),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_28_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT221 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(68),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(61),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(29),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(36),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT241 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(69),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(62),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(30),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(37),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT251 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(70),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(63),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(31),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(38),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT261 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(42),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(35),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT23 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(49),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(42),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(10),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT231 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(41),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(34),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT271 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(43),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(36),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(50),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(43),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT281 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(44),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(37),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(51),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(44),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(12),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT291 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(45),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(38),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT51 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(52),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(45),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT301 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(46),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(39),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT311 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(47),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(40),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT321 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(48),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(41),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(9),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT141 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(60),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(53),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(21),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT61 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(53),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(46),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT151 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(61),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(54),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(54),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(47),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT161 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(62),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(55),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(23),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(55),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(48),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(16),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT171 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(63),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(56),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(24),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_24_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(56),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(49),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_return_error_OR_551_o1 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2598,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_2596,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_return_error_OR_551_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_cs_int_GND_71_o_MUX_1827_o11 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_return_error_OR_550_o,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2598,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_GND_71_o_MUX_1827_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_2_GND_71_o_MUX_1872_o11 : LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_2_GND_71_o_MUX_1872_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_0_GND_71_o_MUX_1874_o11 : LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_0_GND_71_o_MUX_1874_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_10_GND_71_o_MUX_1864_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_10_GND_71_o_MUX_1864_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_8_GND_71_o_MUX_1866_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_8_GND_71_o_MUX_1866_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_14_GND_71_o_MUX_1860_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_14_GND_71_o_MUX_1860_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_12_GND_71_o_MUX_1862_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_12_GND_71_o_MUX_1862_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_18_GND_71_o_MUX_1856_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(18),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_18_GND_71_o_MUX_1856_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_16_GND_71_o_MUX_1858_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(16),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_16_GND_71_o_MUX_1858_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_22_GND_71_o_MUX_1852_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(22),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_22_GND_71_o_MUX_1852_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_20_GND_71_o_MUX_1854_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(20),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_20_GND_71_o_MUX_1854_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_26_GND_71_o_MUX_1848_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_26_GND_71_o_MUX_1848_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_24_GND_71_o_MUX_1850_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(24),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_24_GND_71_o_MUX_1850_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_30_GND_71_o_MUX_1844_o11 : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_30_GND_71_o_MUX_1844_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_28_GND_71_o_MUX_1846_o11 : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_28_GND_71_o_MUX_1846_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_14_OUT31 : LUT4
    generic map(
      INIT => X"1444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_14_OUT41 : LUT5
    generic map(
      INIT => X"14444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o_6_2 : LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o_6_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_43_GND_71_o_MUX_1831_o11 : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(43),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o_6_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_43_GND_71_o_MUX_1831_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_11_GND_71_o_MUX_1863_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o_6_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_11_GND_71_o_MUX_1863_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_71_o_mux_14_OUT51 : LUT6
    generic map(
      INIT => X"FFFFFFFF6AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0479_inv1 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2598,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0479_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tlast_tx_mac_tvalid_OR_32_o1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_mac_tlast,
      I1 => tx_axis_mac_tvalid,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tlast_tx_mac_tvalid_OR_32_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_int1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_2205,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      O => NlwRenamedSig_OI_tx_axis_mac_tready
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_tx_state_3_tx_state_3_OR_48_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_2191,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_2190,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_3_tx_state_3_OR_48_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_In1 : LUT4
    generic map(
      INIT => X"BA10"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_2187,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_2194,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_75_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0280_inv1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_2187,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_2193,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_2192,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0280_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT111 : LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_2191,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_2187,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_2193,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_2192,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(7),
      I2 => tx_axis_mac_tdata(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(6),
      I2 => tx_axis_mac_tdata(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(5),
      I2 => tx_axis_mac_tdata(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(4),
      I2 => tx_axis_mac_tdata(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(3),
      I2 => tx_axis_mac_tdata(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(2),
      I2 => tx_axis_mac_tdata(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(1),
      I2 => tx_axis_mac_tdata(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(0),
      I2 => tx_axis_mac_tdata(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_In1 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I1 => tx_axis_mac_tuser(0),
      I2 => tx_axis_mac_tlast,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_2189,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_74_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_two_byte_tx_OR_49_o1 : LUT6
    generic map(
      INIT => X"8888800080008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_2203,
      I1 => tx_axis_mac_tvalid,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_2199,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_3_tx_state_3_OR_48_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_2202,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_2189,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_two_byte_tx_OR_49_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_In1 : LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_2192,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_2201,
      I2 => tx_axis_mac_tuser(0),
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_2206,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_30_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_In1 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_2172,
      I1 => tx_axis_mac_tlast,
      I2 => tx_axis_mac_tuser(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_73_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In1 : LUT6
    generic map(
      INIT => X"4444F5F4F5F4F5F4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_2191,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_2190,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_2189,
      I4 => tx_axis_mac_tlast,
      I5 => tx_axis_mac_tuser(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tlast_tx_mac_tready_int_AND_26_o1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_2205,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      I2 => tx_axis_mac_tlast,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_375_o1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_2170,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1944,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2169,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_375_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_407_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2162,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2163,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_407_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT11 : LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT31 : LUT5
    generic map(
      INIT => X"006A0000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I3 => NlwRenamedSig_OI_rx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT21 : LUT4
    generic map(
      INIT => X"0600"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I2 => NlwRenamedSig_OI_rx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT4111 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT411
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_569_o1 : LUT4
    generic map(
      INIT => X"7770"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2161,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_569_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT61 : LUT6
    generic map(
      INIT => X"0000AA6A00000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT411,
      I4 => NlwRenamedSig_OI_rx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT811 : LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT411,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT81
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT51 : LUT5
    generic map(
      INIT => X"00A60000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT411,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT91_2129,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_FIELD_COUNTER_1_AND_527_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_FIELD_COUNTER_1_AND_527_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_10_GND_63_o_MUX_1129_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_10_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_GND_63_o_MUX_1129_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_7_GND_63_o_MUX_1132_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_7_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_GND_63_o_MUX_1132_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_9_GND_63_o_MUX_1130_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_9_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_GND_63_o_MUX_1130_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_8_GND_63_o_MUX_1131_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_8_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_GND_63_o_MUX_1131_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_6_GND_63_o_MUX_1133_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_6_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_GND_63_o_MUX_1133_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_5_GND_63_o_MUX_1134_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_5_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_GND_63_o_MUX_1134_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_2_GND_63_o_MUX_1137_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_2_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_GND_63_o_MUX_1137_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_4_GND_63_o_MUX_1135_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_4_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_GND_63_o_MUX_1135_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_3_GND_63_o_MUX_1136_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_3_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_GND_63_o_MUX_1136_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_1_GND_63_o_MUX_1138_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_1_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_GND_63_o_MUX_1138_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_0_GND_63_o_MUX_1139_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_0_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_GND_63_o_MUX_1139_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o11 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv1 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1944,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1943,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_60_o_RXD_7_equal_15_o_7_1 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_60_o_RXD_7_equal_15_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_63_o_RXD_7_equal_9_o_7_1 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_63_o_RXD_7_equal_9_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_NO_FCS_DATA_WITH_FCS_MUX_1183_o11 : LUT6
    generic map(
      INIT => X"8888888D88888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD_1815,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_2122,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1942,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_2124,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_2121,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_1183_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable3 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_2117,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_344_o1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_1949,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1943,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1950,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_344_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_62_o_mux_2_OUT61 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_62_o_mux_2_OUT51 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_62_o_mux_2_OUT41 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_62_o_mux_2_OUT31 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_495_o1 : LUT6
    generic map(
      INIT => X"4444444440004040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1867,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1947,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_495_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_501_o1 : LUT5
    generic map(
      INIT => X"44444000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1946,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_501_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_504_o1 : LUT5
    generic map(
      INIT => X"44444000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1950,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1944,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_504_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1804,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_463_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_REG_1889,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_1838,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_463_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_462_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_REG_1891,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_1830,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_462_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_465_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_REG_1887,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_1823,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_465_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT151 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT141 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT131 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT121 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT111 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT101 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT91 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT81 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT71 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT61 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT51 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT41 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT31 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT21 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT16 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_59_o_GND_59_o_MUX_1287_o11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_1803,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_1807,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1893,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_59_o_GND_59_o_MUX_1287_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1948,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_59_o_FRAME_SUCCESS_MUX_1288_o11 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_1803,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1893,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_1807,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1892,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_59_o_FRAME_SUCCESS_MUX_1288_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_CRC_CE11 : LUT4
    generic map(
      INIT => X"FB51"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_1_RESYNC_REG_1819,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_0_RESYNC_REG_1820,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC50_EN_1890,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC1000_EN_1886,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_CE_REG1_OUT_GND_59_o_MUX_963_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_1825,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_1821,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_1822,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_GND_59_o_MUX_963_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_CE_REG2_OUT_GND_59_o_MUX_964_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_1824,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_1821,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_1822,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_GND_59_o_MUX_964_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_CE_REG3_OUT_GND_59_o_MUX_965_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_1823,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_1821,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_1822,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_GND_59_o_MUX_965_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG2_OUT_GND_59_o_MUX_915_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_1839,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_1836,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_1837,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_GND_59_o_MUX_915_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG3_OUT_GND_59_o_MUX_916_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_1838,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_1836,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_1837,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_GND_59_o_MUX_916_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG1_OUT_GND_59_o_MUX_914_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_1806,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_1836,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_1837,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_GND_59_o_MUX_914_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG2_OUT2_GND_59_o_MUX_930_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2_1834,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1826,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1827,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2_GND_59_o_MUX_930_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG1_OUT2_GND_59_o_MUX_929_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2_1835,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1826,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1827,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2_GND_59_o_MUX_929_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG5_OUT2_GND_59_o_MUX_933_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2_1831,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1826,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1827,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2_GND_59_o_MUX_933_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG3_OUT2_GND_59_o_MUX_931_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2_1833,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1826,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1827,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2_GND_59_o_MUX_931_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG4_OUT2_GND_59_o_MUX_932_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2_1832,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1826,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1827,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2_GND_59_o_MUX_932_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG8_OUT2_GND_59_o_MUX_936_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_1828,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1826,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1827,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_GND_59_o_MUX_936_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG6_OUT2_GND_59_o_MUX_934_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_1830,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1826,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1827,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_GND_59_o_MUX_934_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG7_OUT2_GND_59_o_MUX_935_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_1829,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1826,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1827,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_GND_59_o_MUX_935_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(23),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_41 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_41 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_21 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_1 : LUT5
    generic map(
      INIT => X"D7287D82"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(21),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT11 : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT111 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT181 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT241 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_9_11 : LUT5
    generic map(
      INIT => X"02222222"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_7_11 : LUT5
    generic map(
      INIT => X"0002AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_6_11 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_5_11 : LUT5
    generic map(
      INIT => X"0222AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_4_11 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_1_11 : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_3_11 : LUT5
    generic map(
      INIT => X"222AAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_2_11 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In1 : LUT6
    generic map(
      INIT => X"0000100044445444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_652,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_In1 : LUT6
    generic map(
      INIT => X"FF04FF0004040000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_690,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_691,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_55_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT_xor_0_11 : LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1373,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1372,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT_xor_1_11 : LUT4
    generic map(
      INIT => X"B00B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1372,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1373,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_In1 : LUT6
    generic map(
      INIT => X"FF7FFF2A2A7F2A2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1373,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_640,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_1371,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1372,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_689,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT_xor_3_11 : LUT6
    generic map(
      INIT => X"FE010000FE01FE01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1372,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1373,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT_xor_2_11 : LUT5
    generic map(
      INIT => X"A9FFA9A9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1372,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1373,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT241 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT181 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT111 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT13 : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(21),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_1 : LUT5
    generic map(
      INIT => X"D7287D82"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_21 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_41 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_41 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(23),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1274,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1_5937,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_687,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST1 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_1247,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_1246,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_1245,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_1244,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_1243,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_1241,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_MIFG_OR_287_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1_5938,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS1 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1_5936,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_297_o1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_2_5985,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_297_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_1193,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_1163,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_399_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_411_o_inv1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1289,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_411_o_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_234_o_inv1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_234_o_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_52_o_mux_77_OUT61 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_77_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_52_o_mux_77_OUT41 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_77_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_52_o_mux_77_OUT21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_77_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n144411 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_1154,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14441
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst11 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_1163,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_1165,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EN1 : LUT6
    generic map(
      INIT => X"0000FFAF0000FFAE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_1249,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_1248,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_1_5932,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1_5936,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1275,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1718_inv1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1718_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL1 : LUT4
    generic map(
      INIT => X"0E00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_1157,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_1000,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1_5937,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1823_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_182,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_1146,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1823_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1279,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_197_o111 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_1170,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_5532,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_1171,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_197_o11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_197_o12 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_1169,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_1145,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_1168,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_197_o11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_197_o1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_169_o1 : LUT5
    generic map(
      INIT => X"11001000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_169_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1742_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_1163,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1742_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_ACK1 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1856_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1278,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_1191,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_41_o_MUX_724_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1856_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_27_OUT_7_0_cy_5_11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_27_OUT_7_0_cy_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_5_11 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1750_inv1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_1162,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1750_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_6_11 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_11 : LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1770_inv1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_1156,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1161,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1158,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_1173,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1770_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1696_inv1 : LUT4
    generic map(
      INIT => X"FBFA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_1146,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1696_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_2_11 : LUT5
    generic map(
      INIT => X"FFFFA9FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_3_11 : LUT6
    generic map(
      INIT => X"FFFFFFFFAAA9FFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1159,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_1079,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_95_o1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CRC_MODE_WR_590,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_95_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_119_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_REG_639,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_669,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_119_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CRC_CE11 : LUT4
    generic map(
      INIT => X"FB51"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_1_RESYNC_REG_654,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_0_RESYNC_REG_655,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC50_EN_638,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_656,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_INT_CRS_GND_34_o_MUX_363_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => gmii_crs,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_GND_34_o_MUX_363_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CE_REG1_OUT_GND_34_o_MUX_333_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_662,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_658,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_659,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_GND_34_o_MUX_333_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CE_REG2_OUT_GND_34_o_MUX_334_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_661,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_658,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_659,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_GND_34_o_MUX_334_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CE_REG3_OUT_GND_34_o_MUX_335_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_660,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_658,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_659,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_GND_34_o_MUX_335_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG2_OUT_GND_34_o_MUX_283_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_677,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_675,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_676,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_GND_34_o_MUX_283_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG3_OUT_GND_34_o_MUX_284_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_5531,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_675,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_676,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_GND_34_o_MUX_284_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG1_OUT_GND_34_o_MUX_282_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_647,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_675,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_676,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_GND_34_o_MUX_282_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG1_OUT2_GND_34_o_MUX_297_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_674,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_665,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_666,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_GND_34_o_MUX_297_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG2_OUT2_GND_34_o_MUX_298_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_673,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_665,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_666,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_GND_34_o_MUX_298_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG3_OUT2_GND_34_o_MUX_299_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_672,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_665,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_666,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_GND_34_o_MUX_299_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG4_OUT2_GND_34_o_MUX_300_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_671,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_665,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_666,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_GND_34_o_MUX_300_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG5_OUT2_GND_34_o_MUX_301_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_670,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_665,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_666,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_GND_34_o_MUX_301_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG6_OUT2_GND_34_o_MUX_302_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_669,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_665,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_666,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_GND_34_o_MUX_302_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG7_OUT2_GND_34_o_MUX_303_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_668,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_665,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_666,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_GND_34_o_MUX_303_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG8_OUT2_GND_34_o_MUX_304_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_667,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_665,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_666,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_GND_34_o_MUX_304_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_727_o1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_233,
      I1 => NlwRenamedSig_OI_rx_statistics_valid,
      I2 => NlwRenamedSig_OI_rx_statistics_vector_2_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_727_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH1 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => tx_axi_rstn,
      I1 => glbl_rstn,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_591,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH1 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => rx_axi_rstn,
      I1 => glbl_rstn,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_599,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_724_o1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_233,
      I1 => NlwRenamedSig_OI_rx_statistics_vector_2_Q,
      I2 => NlwRenamedSig_OI_rx_statistics_valid,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_724_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MGMT_HOST_RESET_INPUT1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => bus2ip_reset,
      I1 => glbl_rstn,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MGMT_HOST_RESET_INPUT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_6 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_7 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_8 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_9 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_10 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_11 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_12 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_13 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_14 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_15 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0252_inv_4791,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG1 : FDR
    port map (
      C => bus2ip_clk,
      D => mdio_in,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG1_4821
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_4624,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4819
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_647_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB_4792,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => mdio_tri
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG1_4821,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4820
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_OUT : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_647_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_OUT_RISING,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => mdio_out
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_651_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_651_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_651_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_651_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT3,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_651_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT4,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_651_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5_4785,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_4632,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_4633,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_4634,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_4635,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_4636,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_4637,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_6 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_4638,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_7 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_4639,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_8 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_4640,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_9 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_4641,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_10 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_4642,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_11 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_4643,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_12 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_4644,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_13 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_4645,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_14 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_4646,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_15 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_65_o_AND_685_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_4647,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_LT_DISABLE : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_681_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_LT_DISABLE_603
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_D1_INT : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_D1_INT_4768
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PS_LT_DISABLE : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_681_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(24),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PS_LT_DISABLE_604
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_JUMBO_EN : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_681_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(30),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_JUMBO_EN_597
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_VLAN : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_681_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_VLAN_601
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CRC_MODE : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_681_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(29),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CRC_MODE_598
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_JUMBO_EN : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_682_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(30),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_JUMBO_EN_589
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CRC_MODE_WR : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_682_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(29),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CRC_MODE_WR_590
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_HALF_DUPLEX : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_681_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(26),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_VLAN : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_682_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_VLAN_593
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_IFG_DEL_EN : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_682_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_IFG_DEL_EN_595
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_HALF_DUPLEX : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_682_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(26),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(24),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(26),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(28),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(17),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(18),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(19),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(20),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_65_o_W_R_AND_683_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_ENABLE : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_ENABLE_607
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_6 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_7 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_8 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_9 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_10 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_11 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_12 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_13 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_14 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_15 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0476_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_6 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_7 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_8 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_9 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_10 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_11 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_12 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_13 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_14 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_15 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0480_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_EN : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_682_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(28),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_EN_592
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_EN : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_65_o_AND_681_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(28),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_EN_600
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_FC_EN_0 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0510_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(29),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_FC_EN_1 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0510_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(30),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_REG : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_REG_4748
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_0 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(47),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_1 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(46),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_2 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(45),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_3 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(44),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_4 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(43),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_5 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(42),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_6 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(41),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_7 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(40),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_8 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(39),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_9 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(38),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_10 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(37),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_11 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(36),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_12 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(35),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_13 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(34),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_14 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(33),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_15 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(32),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_16 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(31),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_17 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(30),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_18 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(29),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_19 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(28),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_20 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(27),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_21 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_22 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(25),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_23 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(24),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_24 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(23),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_25 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(22),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_26 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(21),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_27 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(20),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_28 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(19),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_29 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(18),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_30 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(17),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_31 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(16),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_32 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(15),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_33 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(14),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_34 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(13),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_35 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(12),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_36 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(11),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_37 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(10),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_38 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(9),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_39 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(8),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_40 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(7),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_41 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(6),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_42 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(5),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_43 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(4),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_44 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(3),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(44)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_45 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(2),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(45)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_46 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(1),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(46)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_47 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0528_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0511(0),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(47)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_0 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_1 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_2 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_3 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_4 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_5 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_6 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_7 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_8 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_8_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_9 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_9_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_10 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_10_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_11 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_11_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_12 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_12_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_13 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_13_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_14 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0393_inv_4693,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_14_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_0 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_1 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_2 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_3 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_4 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_5 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_6 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_7 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_8 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_8_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_9 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_9_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_10 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_10_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_11 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_11_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_12 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_12_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_13 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_13_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_59_OUT_14_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_CE_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_609
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_WRACK : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_CE_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_WRACK_608
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_7_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_12_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_14_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_16 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_16_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_17 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_18 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_18_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_19 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_20 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_21 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_22 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_23 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_24 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_24_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_25 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_26 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_26_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_27 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_28 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_28_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_29 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_30 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_31 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_GND_66_o_IP2BUS_DATA_INT_31_mux_6_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT3,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT4,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT5,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_4549
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_4571
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_183,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_4569
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_GND_58_o_MUX_897_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_4550
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_4549,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_4570
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_4550,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_4568
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_7 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tuser : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tuser
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_4517
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_4528
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_0 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_1 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_2 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_3 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_4 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_5 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_6 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_7 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_8 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_9 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_10 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_11 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_12 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_13 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_14 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_15 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_16 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(16),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_17 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(17),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_18 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(18),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_19 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(19),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_20 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(20),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_21 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(21),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_22 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(22),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_23 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(23),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_24 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(24),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_25 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_26 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(26),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_27 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_28 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(28),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_29 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(29),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_30 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(30),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_31 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(31),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_rdce,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_wrce,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_reg : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_clk_en,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_reg_4516
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_reg : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_stats_ip2bus_wrack_af_OR_668_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_reg_4515
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_reg : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_error_281,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_reg_4514
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_7_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_12_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_14_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_16 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_16_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_17 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_18 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_18_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_19 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_20 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_21 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_22 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_23 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_24 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_24_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_25 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_26 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_26_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_27 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_28 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_28_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_29 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_30 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_31 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_ip2bus_data_mux_sel_3_mux_21_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => NlwRenamedSig_OI_ip2bus_data(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_113_o_bus2ip_addr_10_mux_4_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_1_compare_mac_data_1_OR_587_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_1_4459
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_2_compare_mac_data_2_OR_588_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_2_4458
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_3_compare_mac_data_3_OR_589_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_3_4457
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_4_compare_mac_data_4_OR_590_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_4_4456
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_5_compare_mac_data_5_OR_591_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_5_4455
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_6_compare_mac_data_6_OR_592_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_6_4454
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_7_compare_mac_data_7_OR_593_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_7_4453
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_0_compare_mac_data_0_OR_586_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_0_4452
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_0_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_4095,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_0_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_0_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_1_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_4095,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_1_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_1_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_2_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_4095,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_2_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_2_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_3_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_4095,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_3_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_3_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_4_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_4095,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_4_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_4_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_5_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_4095,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_5_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_5_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_6_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_4095,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_6_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_6_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_7_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_4095,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_7_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_7_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_1_4427
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_2_4426
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_3_4425
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_4_4424
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_5_4423
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_6_4422
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_7_4421
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_0_4420
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_0_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_4094,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_0_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_4093,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_1_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_4094,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_1_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_4093,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_2_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_4094,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_2_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_4093,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_3_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_4094,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_3_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_4093,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_4_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_4094,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_4_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_4093,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_5_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_4094,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_5_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_4093,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_6_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_4094,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_6_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_4093,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_7_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_4094,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_7_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_4093,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_1_4395
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_2_4394
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_3_4393
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_4_4392
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_5_4391
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_6_4390
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_7_4389
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_0_4388
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_0_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_4092,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_0_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_4091,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_1_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_4092,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_1_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_4091,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_2_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_4092,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_2_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_4091,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_3_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_4092,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_3_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_4091,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_4_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_4092,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_4_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_4091,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_5_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_4092,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_5_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_4091,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_6_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_4092,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_6_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_4091,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_7_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_4092,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_7_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_4091,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_1_4363
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_2_4362
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_3_4361
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_4_4360
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_5_4359
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_6_4358
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_7_4357
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_0_4356
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_0_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_4090,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_0_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_4089,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_1_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_4090,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_1_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_4089,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_2_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_4090,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_2_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_4089,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_3_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_4090,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_3_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_4089,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_4_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_4090,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_4_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_4089,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_5_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_4090,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_5_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_4089,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_6_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_4090,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_6_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_4089,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_7_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_4090,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_7_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_4089,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_587_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_1_4331
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_588_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_2_4330
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_589_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_3_4329
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_590_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_4_4328
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_591_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_5_4327
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_592_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_6_4326
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_593_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_7_4325
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_586_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_0_4324
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_0_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_4088,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_0_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_4087,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_1_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_4088,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_1_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_4087,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_2_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_4088,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_2_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_4087,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_3_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_4088,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_3_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_4087,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_4_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_4088,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_4_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_4087,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_5_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_4088,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_5_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_4087,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_6_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_4088,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_6_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_4087,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_7_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_4088,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_7_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_4087,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_rx_data_7_MUX_1971_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_4176
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_1002_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_4100
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_1002_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_4099
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_1002_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_4098
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_1002_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_4097
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_4167,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_4177
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_4169
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0577_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_address_match_MUX_2062_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_4147
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_reg : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_4086,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_reg_4133
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_6 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_7 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_7_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_8 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_9 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_10 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_11 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_12 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_12_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_13 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_14 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_14_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_15 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_16 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_16_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_17 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_18 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_18_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_19 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_20 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_21 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_22 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_23 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_24 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_24_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_25 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_26 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_26_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_27 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_28 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_28_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_29 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_30 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0621_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_0 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_1 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_2 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_3 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_4 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_5 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_6 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_7 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_4 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_4146,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_4_306
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_0 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_cy(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_4169,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2_4168
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_4096,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_4142
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg_4170
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0577_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_broadcastaddressmatch_int_MUX_1979_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_4158
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_4158,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_345
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0598_inv_4044,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0_configurable_match_cap_0_MUX_2043_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0_4151
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0598_inv_4044,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1_configurable_match_cap_1_MUX_2048_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1_4150
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0598_inv_4044,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2_configurable_match_cap_2_MUX_2053_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2_4149
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0598_inv_4044,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3_configurable_match_cap_3_MUX_2058_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3_4148
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_0_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_1_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_2_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_3_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_4_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_5_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_6_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_103_o_uc_ram_data_7_mux_133_OUT_7_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicastaddressmatch : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_4157,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicastaddressmatch_344
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2_GND_103_o_MUX_2014_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_4172
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_0 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_0_310
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_1_309
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_2_308
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_3 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_3_307
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0577_inv,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_specialpauseaddressmatch_int_MUX_2036_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_4152
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(16),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(17),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(18),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(19),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(20),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(21),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(22),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(23),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_16 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(24),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_17 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_18 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(26),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_19 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_20 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(28),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_21 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(29),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_22 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(30),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_23 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(31),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_24 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_25 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_26 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_27 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_28 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_29 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_30 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_31 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_4152,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_347
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_2018_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_4171
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0577_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_pauseaddressmatch_int_MUX_2024_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_4153
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_4153,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_346
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0574_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0574_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter1,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0574_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0574_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter3,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0574_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter4,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0574_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter5,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0586_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0586_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count1,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0586_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_0_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_4172,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_0_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_1_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930,
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931,
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_4172,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_1_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_2_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930,
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931,
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5929,
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_4172,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_2_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_3_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930,
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931,
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5929,
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_4172,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_3_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_4_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930,
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931,
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_4172,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_4_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_5_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930,
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931,
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5929,
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_4172,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_5_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_6_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930,
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931,
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_4172,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_6_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_7_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_4172,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_7_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_delay_rx_data_valid : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_delay_rx_data_valid_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_0_delay_configurable_match : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0_4151,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(0),
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_0_delay_configurable_match_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_1_delay_configurable_match : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1_4150,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(1),
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_1_delay_configurable_match_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_2_delay_configurable_match : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2_4149,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(2),
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_2_delay_configurable_match_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_3_delay_configurable_match : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3_4148,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(3),
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_3_delay_configurable_match_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_0_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"21"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_1_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5929,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_2_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5929,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_3_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5929,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_4_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5929,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_5_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5929,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_6_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5930,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5931,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5929,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_7_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_16 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_17 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(17),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_18 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(18),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_19 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(19),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_20 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(20),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_21 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(21),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_22 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(22),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_23 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(23),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_24 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(24),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_25 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_26 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(26),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_27 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_28 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(28),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_29 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(29),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_30 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(30),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_31 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(31),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_comb_bus2ip_ce_AND_931_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3942
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_n0188_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_n0188_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_promiscuous_mode_reg : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_n0188_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(31),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_2 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_addr(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_3 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_addr(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_pat_msk_slt_comb,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_7_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_12_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_14_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_16 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_16_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_17 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_18 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_18_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_19 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_20 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_21 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_22 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_23 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_24 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_24_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_25 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_26 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_26_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_27 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_28 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_28_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_29 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_30 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_31 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_rdce_int : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_419,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_rdce_int_3892
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_wrce_int : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_420,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_wrce_int_3893
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_3890
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_intr_sync_reg_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_intr_sync_reg_0_3891
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_GND_69_o_bus2ip_rdce_int_MUX_1553_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_304
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_wrack : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_GND_69_o_bus2ip_wrce_int_MUX_1554_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_wrack_303
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1 : FDR
    port map (
      C => rx_axi_clk,
      D => gmii_rx_dv,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_3873
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1 : FDR
    port map (
      C => rx_axi_clk,
      D => gmii_rx_er,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_3872
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3847
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3577,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_3854
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o12_3792,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o12_3792,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_14_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_15_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(14),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3846,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA1,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA3,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA4,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA5,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(8),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(9),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(10),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(11),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(12),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(13),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(14),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_15 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(15),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_3788
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_TO_TX : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_97_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_REQ_LOCAL,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3582
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_3788,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_3790
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_3790,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_3789
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(8),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(9),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(10),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(11),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(12),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(13),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(14),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(15),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_16 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(16),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_17 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(17),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_18 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(18),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_19 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(19),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_20 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(20),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_21 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(21),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_22 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(22),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_23 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(23),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_24 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(24),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_25 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(25),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_26 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(26),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_27 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(27),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_28 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(28),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_29 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(29),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_30 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(30),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_31 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(31),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_32 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(32),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_33 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(33),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_34 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(34),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_35 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(35),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_36 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(36),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_37 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(37),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_38 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(38),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_39 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(39),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_40 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(40),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_41 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(41),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_42 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(42),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_43 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(43),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_44 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(44),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(44)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_45 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(45),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(45)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_46 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(46),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(46)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_47 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(47),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(47)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(8),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(9),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(10),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(11),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(12),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(13),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(14),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(15),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_245,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3721
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_3720
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_44_o,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG_3702
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_COMB,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_299
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_Mux_26_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3711
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_0_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_1_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_2_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_3_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_4_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_5_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_6_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_7_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3676
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In_3677,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3722
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3675,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3675,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_ACK_OUT : MUXF5
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN,
      I1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3700,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_COMB
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_15 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_229,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_295
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_RETRANSMIT_OUT : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_181,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => tx_retransmit
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_COLLISION_OUT : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_182,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => tx_collision
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_246,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_3574
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_COMB,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_293
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_COMB,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_294
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_vector_sync_reg_3567
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_vector_sync_reg_3564
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_vector_sync_reg_3561
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_vector_sync_reg_3558
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_vector_sync_reg_3555
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_vector_sync_reg_3552
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_vector_sync_reg_3549
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_vector_sync_reg_3546
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_vector_sync_reg_3543
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(8),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_vector_sync_reg_3540
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(9),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_vector_sync_reg_3537
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(10),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_vector_sync_reg_3534
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(11),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_vector_sync_reg_3531
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(12),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_vector_sync_reg_3528
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(13),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_vector_sync_reg_3525
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(14),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_vector_sync_reg_3522
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(15),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_vector_sync_reg_3519
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(16),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_vector_sync_reg_3516
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(17),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_vector_sync_reg_3513
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(18),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_vector_sync_reg_3510
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(19),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_vector_sync_reg_3507
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(20),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_vector_sync_reg_3504
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(21),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_vector_sync_reg_3501
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(22),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_vector_sync_reg_3498
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(23),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_vector_sync_reg_3495
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(24),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_vector_sync_reg_3492
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(25),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_vector_sync_reg_3489
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(26),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_vector_sync_reg_3486
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(27),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_vector_sync_reg_3483
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(28),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_vector_sync_reg_3480
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(29),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_vector_sync_reg_3477
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(30),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_vector_sync_reg_3474
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(31),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_vector_sync_reg_3471
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(32),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_vector_sync_reg_3468
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(33),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_increment_vector_sync_reg_3465
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(34),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_34_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_increment_vector_sync_reg_3462
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(35),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_35_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_increment_vector_sync_reg_3459
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(36),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_36_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_increment_vector_sync_reg_3456
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(37),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_37_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_increment_vector_sync_reg_3453
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(38),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_38_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_increment_vector_sync_reg_3450
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(39),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_39_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_increment_vector_sync_reg_3447
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(40),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_40_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_increment_vector_sync_reg_3444
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(41),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_41_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_increment_vector_sync_reg_3441
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(42),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_42_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_increment_vector_sync_reg_3438
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(43),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_43_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R1_3435
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R1_3435,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2_3436
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R1_3431
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R1_3431,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2_3432
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => stats_ref_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RST,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R1_3427
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R1_3427,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RST,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R2_3428
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => bus2ip_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MGMT_HOST_RESET_INPUT,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R1_3423
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R1_3423,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MGMT_HOST_RESET_INPUT,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2_3424
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R1_3419
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R1_3419,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R2_3420
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R1_3415
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R1_3415,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R2_3416
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R1_3411
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R1_3411,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R2_3412
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R1_3407
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R1_3407,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R2_3408
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_1_accumulator_0_XOR_378_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_2_accumulator_1_XOR_377_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_3_accumulator_2_XOR_376_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_4_accumulator_3_XOR_375_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_5_accumulator_4_XOR_374_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_6_accumulator_5_XOR_373_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_7_accumulator_6_XOR_372_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_4 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_5 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_6 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_7 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_lut(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_3404,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_3404,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_3404,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_3404,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_3404,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_3404,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_3404,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_3404,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_1_accumulator_0_XOR_378_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_2_accumulator_1_XOR_377_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_3_accumulator_2_XOR_376_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_4_accumulator_3_XOR_375_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_5_accumulator_4_XOR_374_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_6_accumulator_5_XOR_373_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_7_accumulator_6_XOR_372_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_4 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_5 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_6 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_7 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_lut(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_3348,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_3348,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_3348,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_3348,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_3348,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_3348,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_3348,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_3348,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_1_accumulator_0_XOR_378_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_2_accumulator_1_XOR_377_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_3_accumulator_2_XOR_376_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_4_accumulator_3_XOR_375_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_5_accumulator_4_XOR_374_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_6_accumulator_5_XOR_373_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_7_accumulator_6_XOR_372_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_4 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_5 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_6 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_7 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_lut(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_3292,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_3292,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_3292,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_3292,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_3292,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_3292,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_3292,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_3292,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_1_accumulator_0_XOR_378_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_2_accumulator_1_XOR_377_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_3_accumulator_2_XOR_376_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_4_accumulator_3_XOR_375_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_5_accumulator_4_XOR_374_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_6_accumulator_5_XOR_373_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_7_accumulator_6_XOR_372_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_406_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_399_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_393_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_388_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_4 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_384_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_5 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_381_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_6 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_379_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_7 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_lut(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_3236,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_3236,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_3236,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_3236,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_3236,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_3236,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_3236,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_3236,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_21_increment_control_23_OR_515_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_1_2950
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_0_increment_control_3_OR_499_o_2505,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_2954
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_18_increment_control_20_OR_513_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_2951
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_24_increment_control_26_OR_517_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_2_2949
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_27_increment_control_29_OR_519_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_3_2948
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_4 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_30_increment_control_32_OR_521_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_4_2947
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_5 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_33_increment_control_35_OR_523_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_5_2946
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_6 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_36_increment_control_38_OR_525_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_6_2945
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_7 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_39_increment_control_41_OR_527_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_7_2944
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_0_inc_reg_2_OR_540_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg2_2939
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_8 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_41_increment_control_43_OR_529_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_8_2943
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_inc_rx_bin_OR_538_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_inc_other_3_OR_532_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_4_inc_other_8_OR_536_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_count_read_6_equal_10_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2936
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_inc_reg3_OR_547_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_tog_sync_request_reg_OR_548_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_X_56_o_Mux_52_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2598
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_return_error_OR_550_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_280
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_error : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_return_error_OR_551_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_error_281
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_toggle : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0479_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_toggle_INV_752_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_0 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0479_inv,
      D => bus2ip_addr(3),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_1 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0479_inv,
      D => bus2ip_addr(4),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_2 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0479_inv,
      D => bus2ip_addr(5),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_3 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0479_inv,
      D => bus2ip_addr(6),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_4 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0479_inv,
      D => bus2ip_addr(7),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0479_inv,
      D => bus2ip_addr(8),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg2_2939,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg3_2938
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2920,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_2919
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_wrack : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_GND_71_o_MUX_1827_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_wrack_279
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg2 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg_2633,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg2_2632
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg_2633
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_31 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_30 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_29 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_28 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_27 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_26 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_25 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_24 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_23 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_8_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_22 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_9_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_21 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_10_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_20 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_11_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_19 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_12_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_18 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_13_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_17 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_14_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_16 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_15_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_15 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_16_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_14 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_17_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_13 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_18_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_12 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_19_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_11 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_20_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_10 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_21_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_9 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_22_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_8 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_23_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_7 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_24_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_6 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_25_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_5 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_4 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_27_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_3 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_28_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_2 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_29_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_1 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_30_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0471_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_68_o_mux_6_OUT_31_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_2597
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read_1 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read_2 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read_3 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read_4 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read_5 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read_6 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_14_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_4 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_5 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_6 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_68_o_PWR_68_o_mux_2_OUT(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_1 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_2 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_3 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_4 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_5 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_71_o_mux_10_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_0 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_1 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_2 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_3 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_4 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_5 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_6 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_7 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_8 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(8),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_9 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(9),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_10 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(10),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_11 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(11),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_12 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(12),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_13 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(13),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_14 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(14),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_15 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(15),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_16 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(16),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_17 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(17),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_18 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(18),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_19 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(19),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_20 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(20),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_21 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(21),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_22 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(22),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_23 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(23),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_24 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(24),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_25 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(25),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_26 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(26),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_27 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(27),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_28 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(28),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_29 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(29),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_30 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(30),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_31 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(31),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_32 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_24_OUT(32),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_43 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_43_GND_71_o_MUX_1831_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_42 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_42_GND_71_o_MUX_1832_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_41 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_41_GND_71_o_MUX_1833_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_40 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_40_GND_71_o_MUX_1834_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_39 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_39_GND_71_o_MUX_1835_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_38 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_38_GND_71_o_MUX_1836_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_37 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_37_GND_71_o_MUX_1837_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_36 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_36_GND_71_o_MUX_1838_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_35 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_35_GND_71_o_MUX_1839_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_34 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_34_GND_71_o_MUX_1840_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_33 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_33_GND_71_o_MUX_1841_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_32 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_32_GND_71_o_MUX_1842_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_31 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_31_GND_71_o_MUX_1843_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_30 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_30_GND_71_o_MUX_1844_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_29 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_29_GND_71_o_MUX_1845_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_28 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_28_GND_71_o_MUX_1846_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_27 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_27_GND_71_o_MUX_1847_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_26 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_26_GND_71_o_MUX_1848_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_25 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_25_GND_71_o_MUX_1849_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_24 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_24_GND_71_o_MUX_1850_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_23 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_23_GND_71_o_MUX_1851_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_22 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_22_GND_71_o_MUX_1852_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_21 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_21_GND_71_o_MUX_1853_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_20 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_20_GND_71_o_MUX_1854_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_19 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_19_GND_71_o_MUX_1855_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_18 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_18_GND_71_o_MUX_1856_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_17 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_17_GND_71_o_MUX_1857_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_16 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_16_GND_71_o_MUX_1858_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_15 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_15_GND_71_o_MUX_1859_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_14 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_14_GND_71_o_MUX_1860_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_13 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_13_GND_71_o_MUX_1861_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_12 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_12_GND_71_o_MUX_1862_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_11 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_11_GND_71_o_MUX_1863_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_10 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_10_GND_71_o_MUX_1864_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_9 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_9_GND_71_o_MUX_1865_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_8 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_8_GND_71_o_MUX_1866_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_7 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_7_GND_71_o_MUX_1867_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_6 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_6_GND_71_o_MUX_1868_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_5 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_5_GND_71_o_MUX_1869_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_4 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_4_GND_71_o_MUX_1870_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_3 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_3_GND_71_o_MUX_1871_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_2 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_2_GND_71_o_MUX_1872_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_1 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_1_GND_71_o_MUX_1873_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_0 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_0_GND_71_o_MUX_1874_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write_1 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write_2 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write_3 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write_4 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write_5 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write_6 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra_0 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_19_OUT(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra_1 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_19_OUT(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra_2 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_19_OUT(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra_3 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_19_OUT(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra_4 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_19_OUT(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra_5 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_mux_19_OUT(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_0 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_1 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_2 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_3 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_4 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_5 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_6 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_7 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_8 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(8),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_9 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(9),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_10 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(10),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_11 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(11),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_12 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(12),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_13 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(13),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_14 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(14),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_15 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(15),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_16 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(16),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_17 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(17),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_18 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(18),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_19 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(19),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_20 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(20),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_21 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(21),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_22 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(22),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_23 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(23),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_24 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(24),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_25 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(25),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_26 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(26),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_27 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(27),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_28 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(28),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_29 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(29),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_30 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(30),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_31 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(31),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_32 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(32),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_33 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(33),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_34 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(34),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_35 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(35),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_36 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(36),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_37 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(37),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_38 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(38),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_39 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(39),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_40 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(40),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_41 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(41),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_42 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(42),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_43 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(43),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_44 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(44),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(44)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_45 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(45),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(45)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_46 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(46),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(46)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_47 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(47),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(47)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_48 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(48),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(48)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_49 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(49),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(49)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_50 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(50),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(50)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_51 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(51),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(51)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_52 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(52),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(52)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_53 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(53),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(53)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_54 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(54),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(54)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_55 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(55),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(55)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_56 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(56),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(56)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_57 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(57),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(57)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_58 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(58),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(58)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_59 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(59),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(59)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_60 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(60),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(60)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_61 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(61),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(61)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_62 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(62),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(62)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(63),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(63)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_0 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_1 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_2 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_3 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_4 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_5 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_6 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_7 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_7_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_8 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_9 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_10 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_11 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_12 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_12_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_13 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_14 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_14_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_15 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_16 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_16_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_17 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_18 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_18_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_19 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_20 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_21 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_22 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_23 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_24 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_24_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_25 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_26 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_26_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_27 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_28 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_28_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_29 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_30 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_31 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_0 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_1 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_2 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_3 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_4 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_5 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_6 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_7 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_8 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_9 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_10 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_11 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_12 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_13 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_14 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_15 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_16 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_17 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_18 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_19 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_20 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_21 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_22 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_23 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(16),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_24 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(17),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_25 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(18),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_26 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(19),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_27 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(20),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_28 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(21),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_29 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(22),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_30 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(23),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_31 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(24),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_32 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_33 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(26),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_34 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_35 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(28),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_36 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(29),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_37 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(30),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_38 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(31),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_39 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(32),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_40 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(33),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_41 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(34),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_42 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(35),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_43 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(36),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_44 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(37),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(44)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_45 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(38),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(45)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_46 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(39),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(46)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_47 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(40),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(47)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_48 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(41),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(48)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_49 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(42),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(49)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_50 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(43),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(50)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_51 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(44),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(51)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_52 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(45),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(52)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_53 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(46),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(53)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_54 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(47),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(54)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_55 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(48),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(55)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_56 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(49),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(56)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_57 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(50),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(57)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_58 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(51),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(58)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_59 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(52),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(59)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_60 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(53),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(60)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_61 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(54),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(61)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_62 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(55),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(62)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_63 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(56),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(63)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_64 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(57),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(64)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_65 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(58),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(65)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_66 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(59),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(66)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_67 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(60),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(67)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_68 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(61),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(68)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_69 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(62),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(69)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(63),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(70)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_71 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2921,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2751,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_7_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_12_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_14_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_16 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_16_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_17 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_18 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_18_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_19 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_20 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_21 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_22 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_23 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_24 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_24_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_25 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_26 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_26_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_27 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_28 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_28_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_29 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_30 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_31 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_610,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_113 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(34),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(35),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(33),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(32),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_113_2332
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_101 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(38),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(39),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(37),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(36),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_101_2331
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(6),
      I1 => bus2ip_addr(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_122_2327,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_13_2328,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_121_2326,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_112_2325,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_7_2329
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_13 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(15),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_13_2328
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_122 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(9),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_122_2327
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_121 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_121_2326
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_112 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_112_2325
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_6 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(6),
      I1 => bus2ip_addr(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_111_2322,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_12_2323,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_11_2321,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_10_2320,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_6_2324
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_12 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(29),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_12_2323
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_111 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(25),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_111_2322
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_11 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(22),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(23),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(21),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_11_2321
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(18),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(19),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_56_o_Mux_38_o_10_2320
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg2_2939,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(0),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(0),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_1_rt_5527,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_1_rt_5527,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(1),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_2_rt_5526,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_2_rt_5526,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(2),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_3_rt_5525,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_3_rt_5525,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(3),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_4_rt_5524,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_4_rt_5524,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(4),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_5_rt_5523,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_5_rt_5523,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(5),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_6_rt_5522,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_6_rt_5522,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(6),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_7_rt_5521,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_7_rt_5521,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(7),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_8_rt_5520,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_8_rt_5520,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(8),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_9_rt_5519,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_9_rt_5519,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(9),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_10_rt_5518,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_10_rt_5518,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(10),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_11_rt_5517,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_11_rt_5517,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(11),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_12_rt_5516,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_12_rt_5516,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(12),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_13_rt_5515,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_13_rt_5515,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_14_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(13),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_14_rt_5514,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_14_rt_5514,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_15_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(14),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_15_rt_5513,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_15_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(14),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_15_rt_5513,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_16_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(15),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_16_rt_5512,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_16_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(15),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_16_rt_5512,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_17_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(16),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_17_rt_5511,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_17_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(16),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_17_rt_5511,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_18_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(17),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_18_rt_5510,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_18_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(17),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_18_rt_5510,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_19_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(18),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_19_rt_5509,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_19_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(18),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_19_rt_5509,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_20_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(19),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_20_rt_5508,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_20_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(19),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_20_rt_5508,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_21_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(20),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_21_rt_5507,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_21_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(20),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_21_rt_5507,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_22_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(21),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_22_rt_5506,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_22_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(21),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_22_rt_5506,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_23_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(22),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_23_rt_5505,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_23_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(22),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_23_rt_5505,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_24_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(23),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_24_rt_5504,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_24_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(23),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_24_rt_5504,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_25_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(24),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_25_rt_5503,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_25_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(24),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_25_rt_5503,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_26_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(25),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_26_rt_5502,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_26_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(25),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_26_rt_5502,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_27_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(26),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_27_rt_5501,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_27_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(26),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_27_rt_5501,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_28_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(27),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_28_rt_5500,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_28_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(27),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_28_rt_5500,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_29_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(28),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_29_rt_5499,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_29_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(28),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_29_rt_5499,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_30_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(29),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_30_rt_5498,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_30_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(29),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_30_rt_5498,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_31_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(30),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_31_rt_5497,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_xor_31_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy(30),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_71_o_GND_71_o_add_23_OUT_cy_31_rt_5497,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_71_o_GND_71_o_add_23_OUT(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_113 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(34),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(35),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(33),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(32),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_113_2285
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_101 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(38),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(39),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(37),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(36),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_101_2284
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_122_2280,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_13_2281,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_121_2279,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_112_2278,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_7_2282
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_13 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(15),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(14),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_13_2281
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_122 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_122_2280
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_121 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_121_2279
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_112 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_112_2278
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_6 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_111_2275,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_12_2276,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_11_2274,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_10_2273,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_6_2277
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_12 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_12_2276
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_111 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(24),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(25),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(27),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_111_2275
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_11 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(20),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(21),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(23),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(22),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_11_2274
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_10 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(16),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(17),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(19),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(18),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_56_o_Mux_52_o_10_2273
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(32),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(32),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_lut_0_Q_2265
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(32),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_lut_0_Q_2265,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_0_Q_2264
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_lut_0_Q_2265,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_0_Q_2264,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_1_rt_5496,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_1_Q_2263
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_0_Q_2264,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_1_rt_5496,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_1_Q_2263,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_2_rt_5495,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_2_Q_2262
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_1_Q_2263,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_2_rt_5495,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_2_Q_2262,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_3_rt_5494,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_3_Q_2261
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_2_Q_2262,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_3_rt_5494,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_3_Q_2261,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_4_rt_5493,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_4_Q_2260
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_3_Q_2261,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_4_rt_5493,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_4_Q_2260,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_5_rt_5492,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_5_Q_2259
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_4_Q_2260,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_5_rt_5492,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_5_Q_2259,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_6_rt_5491,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_6_Q_2258
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_5_Q_2259,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_6_rt_5491,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_6_Q_2258,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_7_rt_5490,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_7_Q_2257
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_6_Q_2258,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_7_rt_5490,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_7_Q_2257,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_8_rt_5489,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_8_Q_2256
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_7_Q_2257,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_8_rt_5489,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_8_Q_2256,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_9_rt_5488,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_9_Q_2255
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_8_Q_2256,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_9_rt_5488,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_9_Q_2255,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_10_rt_5487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_10_Q_2254
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_9_Q_2255,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_10_rt_5487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_10_Q_2254,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_11_rt_5486,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_11_Q_2253
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_10_Q_2254,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_11_rt_5486,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_11_Q_2253,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_12_rt_5485,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_12_Q_2252
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_11_Q_2253,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_12_rt_5485,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_12_Q_2252,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_13_rt_5484,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_13_Q_2251
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_12_Q_2252,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_13_rt_5484,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_14_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_13_Q_2251,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_14_rt_5483,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_14_Q_2250
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_13_Q_2251,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_14_rt_5483,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_15_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_14_Q_2250,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_15_rt_5482,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_15_Q_2249
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_15_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_14_Q_2250,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_15_rt_5482,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_16_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_15_Q_2249,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_16_rt_5481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_16_Q_2248
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_16_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_15_Q_2249,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_16_rt_5481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_17_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_16_Q_2248,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_17_rt_5480,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_17_Q_2247
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_17_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_16_Q_2248,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_17_rt_5480,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_18_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_17_Q_2247,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_18_rt_5479,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_18_Q_2246
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_18_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_17_Q_2247,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_18_rt_5479,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_19_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_18_Q_2246,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_19_rt_5478,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_19_Q_2245
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_19_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_18_Q_2246,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_19_rt_5478,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_20_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_19_Q_2245,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_20_rt_5477,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_20_Q_2244
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_20_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_19_Q_2245,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_20_rt_5477,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_21_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_20_Q_2244,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_21_rt_5476,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_21_Q_2243
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_21_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_20_Q_2244,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_21_rt_5476,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_22_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_21_Q_2243,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_22_rt_5475,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_22_Q_2242
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_22_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_21_Q_2243,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_22_rt_5475,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_23_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_22_Q_2242,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_23_rt_5474,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_23_Q_2241
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_23_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_22_Q_2242,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_23_rt_5474,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_24_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_23_Q_2241,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_24_rt_5473,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_24_Q_2240
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_24_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_23_Q_2241,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_24_rt_5473,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_24_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_25_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_24_Q_2240,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_25_rt_5472,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_25_Q_2239
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_25_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_24_Q_2240,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_25_rt_5472,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_26_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_25_Q_2239,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_26_rt_5471,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_26_Q_2238
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_26_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_25_Q_2239,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_26_rt_5471,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_27_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_26_Q_2238,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_27_rt_5470,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_27_Q_2237
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_27_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_26_Q_2238,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_27_rt_5470,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_28_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_27_Q_2237,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_28_rt_5469,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_28_Q_2236
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_28_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_27_Q_2237,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_28_rt_5469,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_28_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_29_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_28_Q_2236,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_29_rt_5468,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_29_Q_2235
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_29_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_28_Q_2236,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_29_rt_5468,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_30_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_29_Q_2235,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_30_rt_5467,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_30_Q_2234
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_30_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_29_Q_2235,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_30_rt_5467,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_xor_31_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_71_o_add_26_OUT_cy_30_Q_2234,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(63),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_71_o_add_26_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_63_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(31),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(63),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(63)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_62_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(30),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(62),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(62)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_61_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(29),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(61),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(61)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_60_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(28),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(60),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(60)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_59_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(27),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(59),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(59)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_58_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(26),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(58),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(58)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_57_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(25),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(57),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(57)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_56_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(24),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(56),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(56)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_55_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(23),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(55),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(55)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_54_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(22),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(54),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(54)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_53_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(21),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(53),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(53)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_52_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(20),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(52),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(52)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_51_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(19),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(51),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(51)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_50_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(18),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(50),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(50)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_49_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(17),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(49),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(49)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_48_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(16),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(48),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(48)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_47_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(15),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(47),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(47)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_46_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(14),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(46),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(46)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_45_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(13),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(45),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(45)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_44_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(12),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(44),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(44)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_43_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(11),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(43),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_42_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(10),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(42),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_41_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(9),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(41),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_40_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(8),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(40),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_39_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(7),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(39),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_38_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(6),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(38),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_37_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(5),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(37),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_36_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(4),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(36),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_35_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(3),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(35),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_34_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(2),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(34),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_33_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(1),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(33),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_32_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(0),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(32),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_31_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(31),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(31),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_30_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(30),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(30),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_29_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(29),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(29),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_28_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(28),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(28),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_27_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(27),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(27),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_26_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(26),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(26),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_25_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(25),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(25),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_24_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(24),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(24),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_23_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(23),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(23),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_22_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(22),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(22),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_21_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(21),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(21),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_20_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(20),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(20),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_19_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(19),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(19),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_18_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(18),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(18),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_17_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(17),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(17),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_16_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(16),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(16),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_15_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(15),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(15),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_14_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(14),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(14),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_13_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(13),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(13),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_12_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(12),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(12),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_11_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(11),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(11),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_10_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(10),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(10),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_9_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(9),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(9),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_8_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(8),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(8),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_7_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(7),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_6_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(6),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_5_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(5),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_4_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(4),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_3_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(3),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_2_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(2),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_1_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(1),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_0_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(0),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2922,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_7_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2937,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_7_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_6_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(6),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2937,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_6_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_5_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(5),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2937,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_5_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_4_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(4),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2937,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_4_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_3_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(3),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2937,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_3_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_2_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(2),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2937,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_2_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_1_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(1),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2937,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_1_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_0_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(0),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2937,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_0_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_0_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      Q => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_0_shift_ram_count_i_Q_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_1_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_2_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_3_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_4_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_5_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_6_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_2205
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0280_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_0_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0280_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_1_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0280_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_2_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0280_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_3_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0280_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_4_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0280_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_5_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0280_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_6_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0280_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_7_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_73_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_2190
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_enable_reg_AND_32_o,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_2192
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_30_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_2172
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_2175,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_2194
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_2189
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_2173,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_2188
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_74_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_2195
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_24_o_equal_77_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_2193
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_75_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_2187
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_64_o_FRAME_COUNTER_7_equal_1_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_2170
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_375_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2169
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_381_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2168
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2166
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1942,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG_2165
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_395_o_2144,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2162
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_407_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_1896
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_569_o,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2161
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2160,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_1895
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv_2140,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv_2140,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv_2140,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv_2140,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv_2140,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv_2140,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv_2140,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_7 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv_2140,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_8 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv_2140,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_8_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0224_inv_2140,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_64_o_mux_9_OUT_9_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG_9 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_63_o_RXD_7_equal_9_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_2125
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_526_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_2124
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o_2073,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_2123
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_371_o_2071,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_2121
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_1183_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1910
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_60_o_RXD_7_equal_15_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_2120
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1867,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_2117
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_356_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1909
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_7 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_8 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_9 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_10 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_11 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_12 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_13 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0315_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_GND_63_o_MUX_1139_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_GND_63_o_MUX_1138_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_GND_63_o_MUX_1137_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_GND_63_o_MUX_1136_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_GND_63_o_MUX_1135_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_GND_63_o_MUX_1134_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_GND_63_o_MUX_1133_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_GND_63_o_MUX_1132_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_GND_63_o_MUX_1131_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_GND_63_o_MUX_1130_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0321_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_GND_63_o_MUX_1129_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_2116,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_1906
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_60_o_AND_561_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_63_o_MUX_1219_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_2113,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_235
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_0 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_0_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_1 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_1_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_2 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_2_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_3 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_3_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_4 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_4_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_5 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_5_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_6 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_6_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_7 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_7_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_8 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_8_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_9 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_9_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_10 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0461_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_60_o_mux_2_OUT_10_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_2119,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_2118
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1907
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_2118,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_234
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_552_o_inv,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_552_o_inv,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER13
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER1,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER3,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER4,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER5,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER6,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER7,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER8,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER9,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER10,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER11,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER12,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER13,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0437_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER14,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_lut_0_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_0_Q_1995
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_lut_0_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_0_Q_1995,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_1_rt_5466,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_1_Q_1994
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_0_Q_1995,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_1_rt_5466,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_1_Q_1994,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_2_rt_5465,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_2_Q_1993
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_1_Q_1994,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_2_rt_5465,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_2_Q_1993,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_3_rt_5464,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_3_Q_1992
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_2_Q_1993,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_3_rt_5464,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_3_Q_1992,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_4_rt_5463,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_4_Q_1991
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_3_Q_1992,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_4_rt_5463,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_4_Q_1991,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_5_rt_5462,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_5_Q_1990
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_4_Q_1991,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_5_rt_5462,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_5_Q_1990,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_6_rt_5461,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_6_Q_1989
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_5_Q_1990,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_6_rt_5461,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_6_Q_1989,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_7_rt_5460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_7_Q_1988
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_6_Q_1989,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_7_rt_5460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_7_Q_1988,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_8_rt_5459,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_8_Q_1987
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_7_Q_1988,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_8_rt_5459,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_8_Q_1987,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_9_rt_5458,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_9_Q_1986
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_8_Q_1987,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_9_rt_5458,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_cy_9_Q_1986,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_63_o_add_6_OUT_xor_10_rt_5530,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_63_o_add_6_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_484_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_1984
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_1064_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_5544
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_495_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1947
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_504_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1944
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_501_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1945
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_344_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1943
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_62_o_mux_2_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC50_EN : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_462_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC50_EN_1890
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_463_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_1888
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC1000_EN : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_465_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC1000_EN_1886
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_3873,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_3872,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_1866
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_JUMBO_EN_597,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_1817
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_VLAN_601,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD_1816
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CRC_MODE_598,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD_1815
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_LT_DISABLE_603,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1814
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PS_LT_DISABLE_604,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_1813
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_605,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1812
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_56_o_RX_ERR_REG6_AND_473_o_1783,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1811
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_59_o_RX_DV_REG6_AND_475_o_1782,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG_1810
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_1786,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG_1809
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1785,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG_1808
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_GND_59_o_MUX_928_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2_1835
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_1888,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_GND_59_o_MUX_962_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_1825
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_1_RESYNC_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_1_RESYNC_REG_1819
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_0_RESYNC_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_0_RESYNC_REG_1820
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_GND_59_o_MUX_913_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_1806
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_7 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_8 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_8_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_9 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_9_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_10 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_10_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_11 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_11_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_12 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_12_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_13 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_13_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0386_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_59_o_mux_5_OUT_14_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3_1869
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1865
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1865,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_1864
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_GND_59_o_MUX_914_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_1839
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2_GND_59_o_MUX_929_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2_1834
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_1888,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_GND_59_o_MUX_963_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_1824
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1868,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1867
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_GND_59_o_MUX_915_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_1838
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2_GND_59_o_MUX_930_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2_1833
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_1888,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_GND_59_o_MUX_964_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_1823
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_REG : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_1838,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_REG_1889
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_REG : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_1823,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_REG_1887
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_GND_59_o_MUX_916_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_1837
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2_GND_59_o_MUX_931_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2_1832
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_1888,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_GND_59_o_MUX_965_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_1822
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_1837,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_1836
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2_GND_59_o_MUX_932_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2_1831
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_1888,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_1822,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_1821
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1893,
      Q => rx_statistics_vector(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1892,
      Q => rx_statistics_vector(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_1896,
      Q => NlwRenamedSig_OI_rx_statistics_vector_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY,
      Q => rx_statistics_vector(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_1906,
      Q => rx_statistics_vector(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(0),
      Q => rx_statistics_vector(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(1),
      Q => rx_statistics_vector(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(2),
      Q => rx_statistics_vector(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(3),
      Q => rx_statistics_vector(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(4),
      Q => rx_statistics_vector(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(5),
      Q => rx_statistics_vector(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(6),
      Q => rx_statistics_vector(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(7),
      Q => rx_statistics_vector(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(8),
      Q => rx_statistics_vector(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(9),
      Q => rx_statistics_vector(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(10),
      Q => rx_statistics_vector(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(11),
      Q => rx_statistics_vector(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(12),
      Q => rx_statistics_vector(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(13),
      Q => rx_statistics_vector(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_235,
      Q => rx_statistics_vector(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_1895,
      Q => rx_statistics_vector(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1907,
      Q => rx_statistics_vector(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1894,
      Q => rx_statistics_vector(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VALID : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1897,
      Q => NlwRenamedSig_OI_rx_statistics_valid
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2_GND_59_o_MUX_933_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_1830
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_REG : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_1830,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_REG_1891
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_59_o_GND_59_o_MUX_1287_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_230
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_59_o_FRAME_SUCCESS_MUX_1288_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_231
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_GND_59_o_MUX_934_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_1829
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_GND_59_o_MUX_935_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_1828
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_GND_59_o_MUX_936_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1827
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1827,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1826
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_BROADCASTADDRESSMATCH : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_345,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_7_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_6_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_5_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_4_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_3_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_2_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_1_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_0_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RX_DV1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1870,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RX_DV2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3_1869,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RX_ERR : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_1866,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_31 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_30 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_29 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_28 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q_1726,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_27 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_26 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q_1728,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_25 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_24 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q_1730,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_22 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_21 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_20 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_19 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_18 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q_1736,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_17 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_16 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q_1738,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_15 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q_1740,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q_1742,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q_1747,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q_1748,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q_1750,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q_1751,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q_1752,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1818,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_5457,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TC_ASSIGN_I0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_5457,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TC_ASSIGN_I0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_5456,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_5456,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_5455,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_5455,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_5454,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_5454,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_5453,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_5453,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_5452,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_5452,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_5451,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_5451,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_5450,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_5450,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_5449,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_5449,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_5448,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_5448,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_5447,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_5447,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_5446,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_5446,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_5445,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_5445,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_5444,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_5444,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_5443,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_5443,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_5442,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_5442,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_5441,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_5441,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_5440,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_5440,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_5439,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_5439,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_5438,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_5438,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_5437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_5437,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_5436,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_5436,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_5435,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_5435,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_5434,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_5434,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_5433,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_5433,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_5432,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_5432,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_5431,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_5431,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_5430,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_5430,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_5429,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_5429,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_5428,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_5428,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_5427,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_5427,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_5426,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_5426,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_5425,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_5425,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_5424,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_5424,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_5423,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_5423,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_5422,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_5422,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_5421,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_5421,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_5420,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_5420,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_5419,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_5419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_5418,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_5418,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_5417,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_5417,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_5416,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_5416,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_5415,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_5415,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_5414,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_5414,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_5413,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_5413,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_5412,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_5412,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_5411,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_5411,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_5410,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_5410,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_5409,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_5409,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_5408,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_5408,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_5407,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_5407,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_5406,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_5406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_5405,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_5405,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_5404,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_5404,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_5403,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_5403,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_5402,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_5402,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_5401,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_5401,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_5400,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_5400,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_5399,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_5399,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_5398,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_5398,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_5397,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_5397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_5396,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_5396,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_5395,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_5395,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_5394,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_5394,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_5393,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_5393,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_5392,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_5392,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_5391,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_5391,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_5390,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_5390,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_5389,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_5389,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TC_ASSIGN_I0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_5388,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_5388,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TC_ASSIGN_I0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_1448,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14_1447
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_12_1461,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_1448
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_2_1451
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_2_1451,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_3_1452
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_3_1452,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_4_1453
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_4_1453,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_5_1454
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_5_1454,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_6_1455
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_6_1455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_7_1456
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_7_1456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_8_1457
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_8_1457,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_9_1458
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_9_1458,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_10_1459
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_10_1459,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_11_1460
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_11_1460,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_12_1461
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14_1447,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(8),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(0),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(1),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(2),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(3),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(4),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(5),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(6),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(7),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(8),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(9),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(10),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_dpot_5972,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1_dpot_5973,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2_dpot_5974,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3_dpot_5975,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4_dpot_5976,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5_dpot_5977,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6_dpot_5978,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7_dpot_5979,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8_dpot_5980,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9_dpot_5981,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10_dpot_5982,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11_dpot_5983,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_dpot_5984,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1437
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1436
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In_1376,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1373
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1372
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In_1374,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_1371
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT_0 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT_1 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT1,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT_2 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT2,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT_3 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT3,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q_1313,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q_1314,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q_1315,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q_1317,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q_1318,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q_1323,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q_1325,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_16 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q_1327,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_17 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_18 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q_1329,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_19 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_20 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_21 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_22 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_24 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q_1335,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_25 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_26 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q_1337,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_27 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_28 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q_1339,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_29 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_30 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_31 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_GND_52_o_MUX_515_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_1000
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_0 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1887_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_0_Q,
      S => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1887_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_1_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1887_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_2_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1887_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_3_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1887_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_4_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1887_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_5_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1887_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_6_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1887_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_7_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_77_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable21,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_77_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable21,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_77_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable21,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_0 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_1 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_2 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_3 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_4 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_5 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_6 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_7 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_8 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_8_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_9 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_9_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_10 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_10_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_11 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_11_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_12 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_12_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_13 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_13_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1575_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_14_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_DATA_REG_1_7_mux_83_OUT_7_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_411_o_inv,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_411_o_inv,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(0),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(1),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(2),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(3),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(4),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(5),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(6),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(7),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(8),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(9),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(10),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(11),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(12),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT13
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_297_o_inv,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_297_o_inv,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(0),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(1),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(2),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(3),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(4),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(5),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(6),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(7),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(8),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_234_o_inv,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_234_o_inv,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(0),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(1),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(2),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(3),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(4),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(5),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(6),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(7),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(8),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(9),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(10),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(11),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(12),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT13
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_14_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(13),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_15_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(14),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_15_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(14),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT15
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_16_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(15),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_16_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(15),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT16
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_17_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(16),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_17_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(16),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT17
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_18_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(17),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT18
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_2 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT2,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_3 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT3,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT4,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_5 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT5,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_6 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT6,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_9 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT9,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_7 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT7,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_8 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT8,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT10,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_11 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT11,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT12,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT13,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_14 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT14,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_8 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_9 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_10 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_13 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_11 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_12 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT5,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT3,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT4,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT6,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT7,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT8,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT9,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_0_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1925_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT10,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_1_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_2_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_3_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_4_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_7_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_5_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_6_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_8_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_9_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_0 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_1 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT1,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_4 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT4,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_2 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT2,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_3 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT3,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_5 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT5,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_6 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT6,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_7 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT7,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_8 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT8,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5745,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT11,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT9,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT10,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT12,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT13,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT14,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT15,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_18 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT18,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_16 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT16,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_17 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1897_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT17,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_5811,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1909_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_0_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_1150,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_0_Q_731
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_0_Q_731,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_0_Q_730
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_1_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_1151,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_1152,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_1_Q_729
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_0_Q_730,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_1_Q_729,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_1_Q_728
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_2_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_2_Q_727
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_1_Q_728,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_2_Q_727,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_2_Q_726
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_3_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_3_Q_725
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_2_Q_726,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_3_Q_725,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_3_Q_724
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_4_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(13),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_4_Q_723
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_3_Q_724,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_4_Q_723,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_5387,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_5387,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_5386,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_5386,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_5385,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_5385,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_5384,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_5384,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_5383,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_5383,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_5382,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_5382,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_5381,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_5381,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_5380,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_5380,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_5379,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_5379,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_5378,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_5378,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_5377,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_5377,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_5376,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_5376,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_5375,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_5375,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_5529,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_0_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(0),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt_5374,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt_5374,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_1_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(1),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt_5373,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt_5373,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_2_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(2),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt_5372,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt_5372,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_3_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(3),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt_5371,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt_5371,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_4_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(4),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt_5370,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt_5370,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_5_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(5),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt_5369,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt_5369,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(6),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt_5368,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt_5368,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_7_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(7),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt_5367,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt_5367,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_8_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_rt_5528,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_9_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_95_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE_653
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_in,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_652
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_JUMBO_EN_589,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE_651
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_EN_592,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_650
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_VLAN_ENABLE_OUT,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE_649
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_IFG_DEL_EN_595,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN_648
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC50_EN : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_119_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC50_EN_638
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_GND_34_o_MUX_296_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_674
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_663,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_GND_34_o_MUX_332_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_662
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_0_RESYNC_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_0_RESYNC_REG_655
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_1_RESYNC_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_1_RESYNC_REG_654
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_GND_34_o_MUX_281_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_647
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_GND_34_o_MUX_363_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_640
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_GND_34_o_MUX_282_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_677
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_GND_34_o_MUX_297_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_673
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_663,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_GND_34_o_MUX_333_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_661
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_GND_34_o_MUX_283_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_5531
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_GND_34_o_MUX_298_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_672
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_663,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_GND_34_o_MUX_334_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_660
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV10_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_5531,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV10_REG_664
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV100_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_660,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV100_REG_657
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_GND_34_o_MUX_284_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_676
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_GND_34_o_MUX_299_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_671
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_663,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_GND_34_o_MUX_335_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_659
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_676,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_675
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_GND_34_o_MUX_300_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_670
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_663,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_659,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_658
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_GND_34_o_MUX_301_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_669
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_REG : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_669,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_REG_639
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_GND_34_o_MUX_302_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_668
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_GND_34_o_MUX_303_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_667
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_GND_34_o_MUX_304_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_666
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_666,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_665
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_BYTECNTSRL : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN,
      CLK => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXSTATSADDRESSMATCH_DEL : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_348,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_statistics_vector(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_727_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_443
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_724_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_442
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_rx_statistics_vector_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_XST_VCC : VCC
    port map (
      P => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_TX_CLKEN
    );

end STRUCTURE;

-- synthesis translate_on
