// Seed: 3125867814
module module_0 (
    input wor id_0,
    input uwire id_1,
    output tri0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    output supply0 id_5
);
  assign id_4 = 1'b0;
  module_2(
      id_1, id_5
  );
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output wor id_2,
    input supply1 id_3,
    input wand id_4,
    input uwire id_5
);
  module_0(
      id_3, id_0, id_2, id_2, id_2, id_2
  );
  wire id_7;
  tri0 id_8 = id_1;
endmodule
module module_2 (
    input supply1 id_0,
    output tri0 id_1
);
  wor id_3;
  assign id_3 = 1;
endmodule
