Project Description: Architected the class-based verification environment in UVM. Verified the RTL with the single master and single slave for test cases which included different kinds of wrap and increment bursts. Generated functional and code coverage for the RTL verification sign-off.

The code was executed in Aldec Riviera Pro.