#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug 20 11:21:37 2024
# Process ID: 11224
# Current directory: E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20036 E:\FYP\FPGA_XILINX\Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP\Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.xpr
# Log file: E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/vivado.log
# Journal file: E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/Four_Bit_Adder.bd}
close_bd_design [get_bd_designs Four_Bit_Adder]
generate_target Simulation [get_files E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/Four_Bit_Adder.bd]
export_ip_user_files -of_objects [get_files E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/Four_Bit_Adder.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/Four_Bit_Adder.bd] -directory E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/sim_scripts -ip_user_files_dir E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files -ipstatic_source_dir E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.cache/compile_simlib/modelsim} {questa=E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.cache/compile_simlib/questa} {riviera=E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.cache/compile_simlib/riviera} {activehdl=E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_wrapper_behav.wcfg
source Four_Bit_Adder_wrapper.tcl
add_force {/Four_Bit_Adder_wrapper/a} -radix hex {4 0ns}
add_force {/Four_Bit_Adder_wrapper/b} -radix hex {5 0ns}
add_force {/Four_Bit_Adder_wrapper/z_0} -radix hex {0 0ns}
run 100 s
close_sim
