/*
 * SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_pci_ta.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_PCI_TA_
#define _NTHW_FPGA_REG_DEFS_PCI_TA_

/* PCI_TA */
#define NTHW_MOD_PCI_TA (0xfb431997UL)
#define PCI_TA_CONTROL (0xa707df59UL)
#define PCI_TA_CONTROL_ENABLE (0x87cdcc9aUL)
#define PCI_TA_LENGTH_ERROR (0x8648b862UL)
#define PCI_TA_LENGTH_ERROR_AMOUNT (0x8774bd63UL)
#define PCI_TA_PACKET_BAD (0xaaa256d4UL)
#define PCI_TA_PACKET_BAD_AMOUNT (0x601f72f3UL)
#define PCI_TA_PACKET_GOOD (0xfc13da6cUL)
#define PCI_TA_PACKET_GOOD_AMOUNT (0xd936d64dUL)
#define PCI_TA_PAYLOAD_ERROR (0x69d7a09bUL)
#define PCI_TA_PAYLOAD_ERROR_AMOUNT (0x445da330UL)

#endif	/* _NTHW_FPGA_REG_DEFS_PCI_TA_ */

/*
 * Auto-generated file - do *NOT* edit
 */
