<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>S32 SDK: platform/devices/S32K142/include/S32K142.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top" style="height:auto; width:100%"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
  <img id="projectlogo" style="height:auto; width:100%" alt="Logo" src="s32sdk_logo_small.jpg"/>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_s32_k142_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">S32K142.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s32_k142_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processor:           S32K142</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**     Reference manual:    S32K1XX RM Rev.13</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**     Version:             rev. 4.4, 2021-04-26</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**     Build:               b210426</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Abstract:</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**         Peripheral Access Layer for S32K142</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**     Copyright 1997-2016 Freescale Semiconductor, Inc.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Copyright 2016-2021 NXP</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**     NXP Confidential. This software is owned or controlled by NXP and may only be</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     used strictly in accordance with the applicable license terms. By expressly</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     accepting such terms or by downloading, installing, activating and/or otherwise</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**     using the software, you are agreeing that you have read, and that you agree to</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     comply with and are bound by, such license terms. If you do not agree to be</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     bound by the applicable license terms, then you may not retain, install,</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**     activate or otherwise use the software. The production use license in</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     Section 2.3 is expressly granted for this software.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**     http:                 www.nxp.com</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     mail:                 support@nxp.com</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**     Revisions:</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     - rev. 1.0 (2016-11-24) - Iulian Talpiga</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**         Initial version.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**     - rev. 1.1 (2017-01-09) - Iulian Talpiga</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**         Fix interrupts</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**     - rev. 2.0 (2017-02-23) - Iulian Talpiga</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**         Update header as per rev S32K14XRM Rev. 2, 02/2017</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**         Updated modules AIPS, CAN, LPI2C, LPSPI, MCM, MPU, SCG and SIM</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     - rev. 2.1 (2017-06-08) - Iulian Talpiga</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**         Correct FTM module - add dithering registers.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     - rev. 3.0 (2017-08-04) - Mihai Volmer</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**         Update header as per rev S32K1XXRM Rev. 4, 06/2017</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**         Updated modules CAN, MCM and PORTn</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     - rev. 3.1 (2017-09-25) - Andrei Bolojan</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**         Update NVIC Size of Registers Arrays</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     - rev. 4.0 (2018-02-28) - Mihai Volmer</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**         Updated header as per rev S32K1XXRM Rev. 6, 12/2017</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**         Updated modules ERM, I2C, MSCM, PCC and SIM</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     - rev. 4.1 (2018-07-19) - Dan Nastasa</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**         Updated the header based on S32K1XXRM Rev. 8, 06/2018.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     - rev. 4.2 (2019-02-19) - Ionut Pavel</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**         Updated the header based on S32K1XXRM Rev. 9, 09/2018.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**     - rev. 4.3 (2020-05-14) - Van Nguyen Nam</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**         Updated the header based on S32K1XXRM Rev. 12.1, 02/2020.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**     - rev. 4.4 (2021-04-26) - Minh Quan Trinh</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Updated the header based on S32K1XXRM Rev. 13, 04/2020.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Modified AIPS Register Layout</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         Modified LPI2C_MTDR, LPI2C_STDR and LPIT_CLRTEN registers to Write-Only</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         Modified SIM_FCFG1 registers to Read-Only</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         Added RCM_PARAM_ECMU_LOC bit field</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">** ###################################################################</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">   -- MCU activation</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* Prevention from multiple including the same memory map */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#if !defined(S32K142_H_)  </span><span class="comment">/* Check if memory map has not been already included */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define S32K142_H_</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="_s32_k142_8h.html#a5e306a077f2bf9e97ab3af565512d43a">  115</a></span>&#160;<span class="preprocessor">#define MCU_S32K142</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* Check if another memory map has not been also included */</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#if (defined(MCU_ACTIVE))</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">  #error S32K142 memory map: There is already included another memory map. Only one memory map can be included.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(MCU_ACTIVE)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="_s32_k142_8h.html#a8514d8d6cd73e72192314d085ffaa555">  121</a></span>&#160;<span class="preprocessor">#define MCU_ACTIVE</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="_s32_k142_8h.html#acb0f54172ffa1052aec8b964bf7642d6">  127</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0400u</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="_s32_k142_8h.html#a548743cf2764e560797b15c2a8b82e59">  129</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0004u</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">   -- Generic macros</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#ifndef __IO</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">  145</a></span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">  147</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">  148</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#if !defined(REG_READ32)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="_s32_k142_8h.html#aae7f8bc31c33e246b87ce9fc7e7718b9">  156</a></span>&#160;<span class="preprocessor">  #define REG_READ32(address)               (*(volatile uint32_t*)(address))</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#if !defined(REG_WRITE32)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="_s32_k142_8h.html#ad228f96e3e1fe045cd42e27ca5ca6b8b">  163</a></span>&#160;<span class="preprocessor">  #define REG_WRITE32(address, value)       ((*(volatile uint32_t*)(address))= (uint32_t)(value))</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#if !defined(REG_BIT_SET32)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="_s32_k142_8h.html#a1bd6cb171cc7382ab7318866cfe8834c">  170</a></span>&#160;<span class="preprocessor">  #define REG_BIT_SET32(address, mask)      ((*(volatile uint32_t*)(address))|= (uint32_t)(mask))</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#if !defined(REG_BIT_CLEAR32)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="_s32_k142_8h.html#a39f85483c6d3bfa2fae845d6cc93b338">  177</a></span>&#160;<span class="preprocessor">  #define REG_BIT_CLEAR32(address, mask)    ((*(volatile uint32_t*)(address))&amp;= ((uint32_t)~((uint32_t)(mask))))</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#if !defined(REG_RMW32)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="_s32_k142_8h.html#a8af31ad83e19dd86c4f8ce8b7c4093e8">  185</a></span>&#160;<span class="preprocessor">  #define REG_RMW32(address, mask, value)   (REG_WRITE32((address), ((REG_READ32(address)&amp; ((uint32_t)~((uint32_t)(mask))))| ((uint32_t)(value)))))</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">   -- Interrupt vector numbers for S32K142</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gafe46d81f4fa2c4f6ed1361f24f046fa8">  199</a></span>&#160;<span class="preprocessor">#define NUMBER_OF_INT_VECTORS 139u               </span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#ga7e1129cd8a196f4284d41db3e82ad5c8">  208</a></span>&#160;<span class="preprocessor">typedef enum</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">/* Auxiliary constants */</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">  211</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>                = -128,             </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="comment">/* Core interrupts */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">  214</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">  215</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              </div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">  216</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>        = -12,              </div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">  217</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                = -11,              </div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">  218</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>              = -10,              </div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">  219</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">  220</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>            = -4,               </div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">  221</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">  222</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">  225</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0u,               </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">  226</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1u,               </div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">  227</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2u,               </div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">  228</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3u,               </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">  229</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a>                    = 4u,               </div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">  230</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a>                    = 5u,               </div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">  231</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a>                    = 6u,               </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">  232</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a>                    = 7u,               </div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">  233</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a>                    = 8u,               </div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">  234</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a>                    = 9u,               </div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">  235</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a>                   = 10u,              </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">  236</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a>                   = 11u,              </div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">  237</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a>                   = 12u,              </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">  238</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a>                   = 13u,              </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">  239</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a>                   = 14u,              </div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">  240</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a>                   = 15u,              </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">  241</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a>               = 16u,              </div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b">  242</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a>                     = 17u,              </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8">  243</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8">FTFC_IRQn</a>                    = 18u,              </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3caf4837979a4a300de12aa1ec8fc74">  244</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a>          = 19u,              </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa4897ad7f6f60bb37f339af7cc9c4477">  245</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a>                 = 20u,              </div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a07f3a0627762eda831e83401b88ccbe8">  246</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a07f3a0627762eda831e83401b88ccbe8">FTFC_Fault_IRQn</a>              = 21u,              </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3">  247</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3">WDOG_EWM_IRQn</a>                = 22u,              </div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936">  248</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936">RCM_IRQn</a>                     = 23u,              </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb5a57206d153fc2508abfedb2aec17d">  249</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb5a57206d153fc2508abfedb2aec17d">LPI2C0_Master_IRQn</a>           = 24u,              </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fd3054a4bfa086fa044b625e7365fcf">  250</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fd3054a4bfa086fa044b625e7365fcf">LPI2C0_Slave_IRQn</a>            = 25u,              </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">  251</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">LPSPI0_IRQn</a>                  = 26u,              </div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6">  252</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6">LPSPI1_IRQn</a>                  = 27u,              </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">  253</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">LPUART0_RxTx_IRQn</a>            = 31u,              </div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">  254</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">LPUART1_RxTx_IRQn</a>            = 33u,              </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">  255</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 39u,              </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">  256</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                    = 40u,              </div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">  257</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 41u,              </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0be22e8a72e850a4febb9c6dc9788a0">  258</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0be22e8a72e850a4febb9c6dc9788a0">ERM_single_fault_IRQn</a>        = 44u,              </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8acec5abaef46914fb83dfed6cde5cd9a4">  259</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8acec5abaef46914fb83dfed6cde5cd9a4">ERM_double_fault_IRQn</a>        = 45u,              </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">  260</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 46u,              </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">  261</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 47u,              </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86">  262</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86">LPIT0_Ch0_IRQn</a>               = 48u,              </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7">  263</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7">LPIT0_Ch1_IRQn</a>               = 49u,              </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c">  264</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c">LPIT0_Ch2_IRQn</a>               = 50u,              </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83">  265</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83">LPIT0_Ch3_IRQn</a>               = 51u,              </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">  266</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a>                    = 52u,              </div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8a3344fccdd744fcc9e864c05c6d1ad">  267</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8a3344fccdd744fcc9e864c05c6d1ad">SCG_IRQn</a>                     = 57u,              </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">  268</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a>                  = 58u,              </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  269</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 59u,              </div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">  270</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>                   = 60u,              </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">  271</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>                   = 61u,              </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">  272</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>                   = 62u,              </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">  273</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a>                   = 63u,              </div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">  274</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a>                     = 64u,              </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a789cd743e930dfe612ced954acd47d1b">  275</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a789cd743e930dfe612ced954acd47d1b">PDB1_IRQn</a>                    = 68u,              </div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa">  276</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa">FLEXIO_IRQn</a>                  = 69u,              </div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">  277</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">CAN0_ORed_IRQn</a>               = 78u,              </div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37">  278</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a>              = 79u,              </div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9">  279</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a>            = 80u,              </div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3">  280</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3">CAN0_ORed_0_15_MB_IRQn</a>       = 81u,              </div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1">  281</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1">CAN0_ORed_16_31_MB_IRQn</a>      = 82u,              </div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">  282</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">CAN1_ORed_IRQn</a>               = 85u,              </div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a">  283</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a">CAN1_Error_IRQn</a>              = 86u,              </div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15">  284</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15">CAN1_ORed_0_15_MB_IRQn</a>       = 88u,              </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d">  285</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d">FTM0_Ch0_Ch1_IRQn</a>            = 99u,              </div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59">  286</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59">FTM0_Ch2_Ch3_IRQn</a>            = 100u,             </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b">  287</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b">FTM0_Ch4_Ch5_IRQn</a>            = 101u,             </div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc">  288</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc">FTM0_Ch6_Ch7_IRQn</a>            = 102u,             </div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">  289</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">FTM0_Fault_IRQn</a>              = 103u,             </div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">  290</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">FTM0_Ovf_Reload_IRQn</a>         = 104u,             </div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528">  291</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528">FTM1_Ch0_Ch1_IRQn</a>            = 105u,             </div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251">  292</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251">FTM1_Ch2_Ch3_IRQn</a>            = 106u,             </div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab">  293</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab">FTM1_Ch4_Ch5_IRQn</a>            = 107u,             </div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c">  294</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c">FTM1_Ch6_Ch7_IRQn</a>            = 108u,             </div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">  295</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">FTM1_Fault_IRQn</a>              = 109u,             </div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">  296</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">FTM1_Ovf_Reload_IRQn</a>         = 110u,             </div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf">  297</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf">FTM2_Ch0_Ch1_IRQn</a>            = 111u,             </div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad">  298</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad">FTM2_Ch2_Ch3_IRQn</a>            = 112u,             </div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c">  299</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c">FTM2_Ch4_Ch5_IRQn</a>            = 113u,             </div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c">  300</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c">FTM2_Ch6_Ch7_IRQn</a>            = 114u,             </div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9">  301</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9">FTM2_Fault_IRQn</a>              = 115u,             </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b">  302</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b">FTM2_Ovf_Reload_IRQn</a>         = 116u,             </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe">  303</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe">FTM3_Ch0_Ch1_IRQn</a>            = 117u,             </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222">  304</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222">FTM3_Ch2_Ch3_IRQn</a>            = 118u,             </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc">  305</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc">FTM3_Ch4_Ch5_IRQn</a>            = 119u,             </div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76">  306</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76">FTM3_Ch6_Ch7_IRQn</a>            = 120u,             </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57">  307</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57">FTM3_Fault_IRQn</a>              = 121u,             </div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488">  308</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488">FTM3_Ovf_Reload_IRQn</a>         = 122u              </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;} <a class="code" href="group___interrupt__vector__numbers___s32_k142.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers_S32K142 */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">   -- Cortex M4 Core Configuration</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#ga4127d1b31aaf336fab3d7329d117f448">  325</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  1         </span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gae3fe3587d5100c787e02102ce3944460">  326</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               4         </span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gab58771b4ec03f9bdddc84770f7c95c68">  327</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0         </span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gac1ba8a48ca926bddc88be9bfd7d42641">  328</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT                  1          </span><span class="comment">/* end of group Cortex_Core_Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">   -- Device Peripheral Access Layer for S32K142</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* @brief This module covers memory mapped registers available on SoC */</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">  358</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COUNT                            16u</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga2017fd646769acfc9ad3fab489690612">  359</a></span>&#160;<span class="preprocessor">#define ADC_R_COUNT                              16u</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga2ef8fd71cc55a49d26442b33afccd6d4">  360</a></span>&#160;<span class="preprocessor">#define ADC_CV_COUNT                             2u</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html">  363</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ab58b54a0ba7a5775f3e832830915f4b3">  364</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[<a class="code" href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">ADC_SC1_COUNT</a>];                </div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a2314d393ce787ca615413fa5facc0d09">  365</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a2314d393ce787ca615413fa5facc0d09">CFG1</a>;                              </div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a6010bfe153bb7c546adcd33f3dd0c23a">  366</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a6010bfe153bb7c546adcd33f3dd0c23a">CFG2</a>;                              </div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ad71d047fa8bd0d5f42deb18f44b43c28">  367</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t R[<a class="code" href="group___a_d_c___peripheral___access___layer.html#ga2017fd646769acfc9ad3fab489690612">ADC_R_COUNT</a>];                    </div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ace66166543f038bebfdf47bf620f81e0">  368</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV[<a class="code" href="group___a_d_c___peripheral___access___layer.html#ga2ef8fd71cc55a49d26442b33afccd6d4">ADC_CV_COUNT</a>];                  </div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#aabe574618303c04161b15ce38a004a47">  369</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#aabe574618303c04161b15ce38a004a47">SC2</a>;                               </div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a7023434818d13fc0d19731bb86a84385">  370</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a7023434818d13fc0d19731bb86a84385">SC3</a>;                               </div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#af4ca5278a602c650ad3f47e04a60ec7f">  371</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#af4ca5278a602c650ad3f47e04a60ec7f">BASE_OFS</a>;                          </div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a2bd0ed2cc1443cac0817a338b04db32f">  372</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a2bd0ed2cc1443cac0817a338b04db32f">OFS</a>;                               </div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a6abad4411d6724fd580ab27799cbb348">  373</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a6abad4411d6724fd580ab27799cbb348">USR_OFS</a>;                           </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a0124538c41e84a3f291d454e4d56ec7a">  374</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a0124538c41e84a3f291d454e4d56ec7a">XOFS</a>;                              </div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a7899b629cddb8cf8bfb2b2b6c14be35d">  375</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a7899b629cddb8cf8bfb2b2b6c14be35d">YOFS</a>;                              </div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a41536b27cf815e400faa65612ade73e5">  376</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a41536b27cf815e400faa65612ade73e5">G</a>;                                 </div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#adda076e64439ab820a94da85ec66b066">  377</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#adda076e64439ab820a94da85ec66b066">UG</a>;                                </div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a9cf961898bffd2b81a6ad4ac2820ea08">  378</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a9cf961898bffd2b81a6ad4ac2820ea08">CLPS</a>;                              </div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ae756ee319ea84bba4635f7fad92775f3">  379</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ae756ee319ea84bba4635f7fad92775f3">CLP3</a>;                              </div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a4e623e3042c4e5a69c7c03e841604f06">  380</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a4e623e3042c4e5a69c7c03e841604f06">CLP2</a>;                              </div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ad5ec5c7f51a1cf8ae99ce85397fddbca">  381</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ad5ec5c7f51a1cf8ae99ce85397fddbca">CLP1</a>;                              </div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ae8f3fc8c17867bbad0cfed126ca9f202">  382</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ae8f3fc8c17867bbad0cfed126ca9f202">CLP0</a>;                              </div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a4fef1318486b1b40aa3089f201d81b2e">  383</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a4fef1318486b1b40aa3089f201d81b2e">CLPX</a>;                              </div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ac7ff11fc454143e6e75e41425415e595">  384</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ac7ff11fc454143e6e75e41425415e595">CLP9</a>;                              </div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#abb024be4a4d7417e33e2d0c1b639b290">  385</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#abb024be4a4d7417e33e2d0c1b639b290">CLPS_OFS</a>;                          </div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a57c22f5ded93156d12cef2833d8a5a45">  386</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a57c22f5ded93156d12cef2833d8a5a45">CLP3_OFS</a>;                          </div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ab3b979ccdbc625bf2123ce821cb8afa0">  387</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ab3b979ccdbc625bf2123ce821cb8afa0">CLP2_OFS</a>;                          </div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a9075121493c2006027ac28e823b218c5">  388</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a9075121493c2006027ac28e823b218c5">CLP1_OFS</a>;                          </div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a8eab67b17cc8c1c5fb4a56f9f5618784">  389</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a8eab67b17cc8c1c5fb4a56f9f5618784">CLP0_OFS</a>;                          </div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a5259a613dc6b9dcc8d3580fa98901ec5">  390</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a5259a613dc6b9dcc8d3580fa98901ec5">CLPX_OFS</a>;                          </div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a9db78852ccf8cfdab51f76f053d7bd58">  391</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a9db78852ccf8cfdab51f76f053d7bd58">CLP9_OFS</a>;                          </div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;} <a class="code" href="struct_a_d_c___type.html">ADC_Type</a>, *<a class="code" href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a>;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaa099a8c9e68a5f4d2753def209f2e59a">  395</a></span>&#160;<span class="preprocessor">#define ADC_INSTANCE_COUNT                       (2u)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  400</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  402</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga695c9a2f892363a1c942405c8d351b91">  404</a></span>&#160;<span class="preprocessor">#define ADC1_BASE                                (0x40027000u)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga90d2d5c526ce5c0a551f533eccbee71a">  406</a></span>&#160;<span class="preprocessor">#define ADC1                                     ((ADC_Type *)ADC1_BASE)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaf635223a5796d02fc2f731139925696d">  408</a></span>&#160;<span class="preprocessor">#define ADC_BASE_ADDRS                           { ADC0_BASE, ADC1_BASE }</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  410</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0, ADC1 }</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaf61035d9ec52f2f56792e159878255a1">  412</a></span>&#160;<span class="preprocessor">#define ADC_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0d850b5bb6409c8f545e7578ba3da3e6">  414</a></span>&#160;<span class="preprocessor">#define ADC_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga87c1a48633af604e5c7c6a64383398b9">  416</a></span>&#160;<span class="preprocessor">#define ADC_IRQS                                 { ADC0_IRQn, ADC1_IRQn }</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">   -- ADC Register Masks</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7450ced3c2b2df20023c2152f1470640">  428</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ba46d5132224f2920c1881e2c1b6fe">  429</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0u</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0046fac9670adad2c5c32406778cb6c5">  430</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_WIDTH                       5u</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga84ca57710a5589aed16fdd78629a1105">  431</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa698d898e077003de10a42184de8f124">  432</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf2cde8fb207dd348e6313d6d0a5b3761">  433</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6u</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab68ea2489a9dc1ff87bae31ec7274b0c">  434</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_WIDTH                       1u</span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabf9a3ba6ca40b5f78ac054ab85a48324">  435</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_AIEN_SHIFT))&amp;ADC_SC1_AIEN_MASK)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga698a3a178a5b412febc8c0cc849e8896">  436</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad708b138ec734a371a20a990f0c9a27f">  437</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7u</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7a8179ad1951c841c5d9897f9021f2dc">  438</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_WIDTH                       1u</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6871b81bf928262d0bb13faaa20e9337">  439</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_COCO_SHIFT))&amp;ADC_SC1_COCO_MASK)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga849c3ef9995df85776d7d739475cfdd0">  441</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga889634c9b4122a2d39f3a986688a1662">  442</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0u</span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8fa2164045d99bef7460c95c28cb4c55">  443</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_WIDTH                    2u</span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaac48d0b77fd1d5056c29cee81565798c">  444</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad484c90743265c228af52bf695aaec83">  445</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0dc0ce86ab632e5fa2344da9f8617f64">  446</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2u</span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gade75565f2366a6435ea80b91998e7c5f">  447</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_WIDTH                      2u</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad41333101d9de382b4bc5f0a402073c1">  448</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaffbe8246d864b7889a3ce04b94e6d948">  449</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacbe42773bc1f15c2870c2422c89bfe67">  450</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5u</span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga63a22b10722c4d62a3324fd6ea4c3f47">  451</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_WIDTH                      2u</span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa362fe571350f53f76404664a1643079">  452</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab23a7aa5f12ee524dd24d95a0034e615">  453</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG_MASK                    0x100u</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4cd2adfa93dcf8f93a3169d36db2e8e1">  454</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG_SHIFT                   8u</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga27b986f9eb6e4de98520c11ed854a374">  455</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG_WIDTH                   1u</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab720bff41d6fdfec0d6798274fb794df">  456</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_CLRLTRG_SHIFT))&amp;ADC_CFG1_CLRLTRG_MASK)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9d5cf0dbf9e27dac045f935e91d14194">  458</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS_MASK                     0xFFu</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga073886c0229fc19f43b7d7866da5e1db">  459</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS_SHIFT                    0u</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga03aa5f8f80c65cfee26ff721c85a76f8">  460</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS_WIDTH                    8u</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga102576cc222b0a5778b3a6b3137bbf74">  461</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_SMPLTS_SHIFT))&amp;ADC_CFG2_SMPLTS_MASK)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/* R Bit Fields */</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7dadc81f58826b303fb83918820cd177">  463</a></span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFu</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e2365e522772584a5ee2dd6a8b0987a">  464</a></span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0u</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6ebc6a2da6646c9490242aad02a7f256">  465</a></span>&#160;<span class="preprocessor">#define ADC_R_D_WIDTH                            12u</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac290b62bcc12e9558deed30ee02b3208">  466</a></span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">/* CV Bit Fields */</span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga06e38e8b489f1d1f8e47621b830e93a3">  468</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV_MASK                           0xFFFFu</span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6d8235945d9a0cade86ecb5a467c2887">  469</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV_SHIFT                          0u</span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaacf4889f3466798c6e2c71e7135ce728">  470</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV_WIDTH                          16u</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac27a47688da413011232078da08928d3">  471</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV_CV_SHIFT))&amp;ADC_CV_CV_MASK)</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa821d1e2e4575c757e9446da61b2230a">  473</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaab9b293eb54de2d9d246766002e44556">  474</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0u</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1496a450e28c3a3e8c5e42f2ea8b128c">  475</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_WIDTH                     2u</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab917ad82f292ba65ae5b3fddb400bd70">  476</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga50fc5fed4844c3ceb8da9b595029da11">  477</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5554f538c0c6d7b3e2dfa502fdfed488">  478</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2u</span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2a633ef97e7f3c787aaf3c02a62d5a69">  479</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_WIDTH                      1u</span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga32ea356b1fe3ca13980adc6fa740e3c6">  480</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_DMAEN_SHIFT))&amp;ADC_SC2_DMAEN_MASK)</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25f7f0c6a6513cbfbd4684513b373f9c">  481</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga34954b7e5cb86e290b281e2f97b63187">  482</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3u</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2966e0d0aec7702984ea3fbbcf19d55e">  483</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_WIDTH                      1u</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0dd53ebb4e9ac2e831275090931c7f8c">  484</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACREN_SHIFT))&amp;ADC_SC2_ACREN_MASK)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf61a6fdf74bec8c24415e590dc98b572">  485</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa27da559ff9959f248db75fbb95dae6b">  486</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4u</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4e218c948672d8a5db323ab5e570437a">  487</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_WIDTH                      1u</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga76241520b3dac1e0c4d3ca3e3d88921b">  488</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFGT_SHIFT))&amp;ADC_SC2_ACFGT_MASK)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gace8c45960f30bb960fd14d268b7eafde">  489</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga195dec335492d561b06a4cc443bae019">  490</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5u</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga45b99dd6f1cb246685d7e615ee18efd8">  491</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_WIDTH                       1u</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5b51e291cc6951115dfd6f9daf71745b">  492</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFE_SHIFT))&amp;ADC_SC2_ACFE_MASK)</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25669c020c8970b55cd619752bdc84d2">  493</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaf095f7499b92bc748f7fa7c0aaa8bc1">  494</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6u</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga24c172267f18356dad141ce0f335e69d">  495</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_WIDTH                      1u</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga242d458d802bc808f83fdfa943b69b02">  496</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADTRG_SHIFT))&amp;ADC_SC2_ADTRG_MASK)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad053a37ef205c8611605d1dc4e89bf8d">  497</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0e05ad49280a025a87a91279caaf7403">  498</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7u</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b068246e1bbec777ed479ea7aeb5e30">  499</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_WIDTH                      1u</span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab522ca357817ce0fcc4fcbc14971ccda">  500</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADACT_SHIFT))&amp;ADC_SC2_ADACT_MASK)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae5afb194b27e3d72a5f66023503e3da0">  501</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM_MASK                    0x6000u</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga49b52d9efe704e52067b1dd184c735b5">  502</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM_SHIFT                   13u</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa7b32ad2ace796e5509c347d5737d632">  503</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM_WIDTH                   2u</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaacc3f846396e95c130397977b1b9cc2d">  504</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_TRGPRNUM_SHIFT))&amp;ADC_SC2_TRGPRNUM_MASK)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa3263536cef4657af93d381e382f9734">  505</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT_MASK                    0xF0000u</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6e2ee52d363118bac96c19e2e1463ff6">  506</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT_SHIFT                   16u</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2b690e6d61344564dfcc9daf012cb1e4">  507</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT_WIDTH                   4u</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad5293ae907525449e1aeb4e583d67784">  508</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_TRGSTLAT_SHIFT))&amp;ADC_SC2_TRGSTLAT_MASK)</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3ff425f715462cc254fd9702f85a8a9d">  509</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR_MASK                    0xF000000u</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabc6212caf4cc8420e1ae1d923da2afec">  510</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR_SHIFT                   24u</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0b6bb9ee7e6f5861940784401493fc09">  511</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR_WIDTH                   4u</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad0b93ac41437f06468816b6efd66fe65">  512</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_TRGSTERR_SHIFT))&amp;ADC_SC2_TRGSTERR_MASK)</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga677b69b096f22ecc80fff1a789d3c48d">  514</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad00e65ae5553df8fbeef6430a61d2f74">  515</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0u</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5c93062e04d7c6bdb1dd029b4ec64a61">  516</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_WIDTH                       2u</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8262f4d59481660caf360cdb5739d30f">  517</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafcb3a8cfe1a126545673ddcf733b74da">  518</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga56d9621785ea853cf450f1b06d15e1d5">  519</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2u</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2dac2a63e6695131f9a6a010d8b359b2">  520</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_WIDTH                       1u</span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaffd83d3bb7e9b928e65b2af4614606a">  521</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGE_SHIFT))&amp;ADC_SC3_AVGE_MASK)</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9054cd805b818a928ca4309c717466db">  522</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e5f5e3a1378880d2a03d1662f39c308">  523</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3u</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga27799cbecb37d0b0fc6d7b38525a6ab1">  524</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_WIDTH                       1u</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2379aa05abaa1487b0e392e0937b6703">  525</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_ADCO_SHIFT))&amp;ADC_SC3_ADCO_MASK)</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0ec589c9101684eeac4af85452ed3673">  526</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga808101f85e6ceff194c212faacf4bd9d">  527</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7u</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga497daa0b976fb712b07c7b99af3c1c9d">  528</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_WIDTH                        1u</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa98152997ba638e88d5452fa26960240">  529</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_CAL_SHIFT))&amp;ADC_SC3_CAL_MASK)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/* BASE_OFS Bit Fields */</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5dbe80b00931863c8c9791c5d5a96275">  531</a></span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS_MASK                 0xFFu</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4ec847adb8d208ae4e35d20cc5792dc9">  532</a></span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS_SHIFT                0u</span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad71bcceda7b40ba31e5568ccb3795ab4">  533</a></span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS_WIDTH                8u</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6179f8fd7f49bf0fe6b53869b5ec4590">  534</a></span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_BASE_OFS_BA_OFS_SHIFT))&amp;ADC_BASE_OFS_BA_OFS_MASK)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1532ae43eb63d6c071f531cca89fdb68">  536</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga86de5d25a5433db6e96700e2d000ad07">  537</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0u</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga276c4139f34ff98c28f21ca5c12ba04d">  538</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_WIDTH                        16u</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga05a86dc2179bf28986dac6c3b8f2ad86">  539</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/* USR_OFS Bit Fields */</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga998510438f41d4513742c52004eb5648">  541</a></span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS_MASK                 0xFFu</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0f05ad61c517624150287da72e7ab5af">  542</a></span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS_SHIFT                0u</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab67b5327478870af33ff5444cc513568">  543</a></span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS_WIDTH                8u</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1d42b52ae77d24e72179f5d22037f5b2">  544</a></span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_USR_OFS_USR_OFS_SHIFT))&amp;ADC_USR_OFS_USR_OFS_MASK)</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/* XOFS Bit Fields */</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5419363e80f10cec5b9bee14fcb63587">  546</a></span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa01e8916dd4102af52ea88991a0264d2">  547</a></span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS_SHIFT                      0u</span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6a0abd7c59b0ce8580ab8be18134e4f8">  548</a></span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS_WIDTH                      6u</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1476192ff2bf89d2c2dcefda7b7b6e34">  549</a></span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_XOFS_XOFS_SHIFT))&amp;ADC_XOFS_XOFS_MASK)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">/* YOFS Bit Fields */</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga40ef60bd4f41352a7b5415500dbd9e11">  551</a></span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS_MASK                       0xFFu</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga64a5f8194d764a428c97463f72341f7f">  552</a></span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS_SHIFT                      0u</span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga476bdb9eb28e6655be9f001ea79d1206">  553</a></span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS_WIDTH                      8u</span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga41e183d5ec7ba63ec1aad19987698751">  554</a></span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_YOFS_YOFS_SHIFT))&amp;ADC_YOFS_YOFS_MASK)</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* G Bit Fields */</span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga67254580818b9c9434e385e376966ee6">  556</a></span>&#160;<span class="preprocessor">#define ADC_G_G_MASK                             0x7FFu</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabb943eb705facefd2862a51e64f9ec67">  557</a></span>&#160;<span class="preprocessor">#define ADC_G_G_SHIFT                            0u</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8cfd1de1fce5a4e0b624d008c01f9ef3">  558</a></span>&#160;<span class="preprocessor">#define ADC_G_G_WIDTH                            11u</span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga22af5baf7e2b60bd61888186026bf6a4">  559</a></span>&#160;<span class="preprocessor">#define ADC_G_G(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_G_G_SHIFT))&amp;ADC_G_G_MASK)</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/* UG Bit Fields */</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae902788364eee178c217ce9070d43c87">  561</a></span>&#160;<span class="preprocessor">#define ADC_UG_UG_MASK                           0x3FFu</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gadd984b1226043155da3bee654a3ebf40">  562</a></span>&#160;<span class="preprocessor">#define ADC_UG_UG_SHIFT                          0u</span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafd174c024fc5aa88929d8951ab000834">  563</a></span>&#160;<span class="preprocessor">#define ADC_UG_UG_WIDTH                          10u</span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga308a945bcc81e6a54af6279f100d74de">  564</a></span>&#160;<span class="preprocessor">#define ADC_UG_UG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_UG_UG_SHIFT))&amp;ADC_UG_UG_MASK)</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccedf61066feb0b1c6d6bd7794d2a79c">  566</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga94f5e6c337622e8c4b8d03201e1c2d11">  567</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0u</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8d279839f0eecfe25ec2a9b950021ea7">  568</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_WIDTH                      7u</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga41a46959a24ace39179d4305e102e44d">  569</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaeae73e0daf3e9a9174024850a719768d">  571</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x3FFu</span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9eef257b72d4181481aa5e3bf0a85732">  572</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0u</span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2a9aa9ff8142549e4afd697e5267eaf5">  573</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_WIDTH                      10u</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga73644af55f7d12673bbb70d8fc743a9d">  574</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2d10a369ac0c13f4ee3535e9f45a5d17">  576</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0x3FFu</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga071963a7a6ff4f1b72c79c66aee09043">  577</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0u</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8fa7c0afca0bdb804fcf82e3d6648378">  578</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_WIDTH                      10u</span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac6511aa3238e7d5eb858c3dfbd0068b5">  579</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga597fddbb6d859ea54a49dd4a1eea72fb">  581</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x1FFu</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab34e145666bb569d17f381665d6f5156">  582</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0u</span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga271788786ba82ca0cf0bb248c4439bad">  583</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_WIDTH                      9u</span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga214e6735f8151ad43f51f86364386036">  584</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7a8099e7e4fcb450308767ab0df8e458">  586</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0xFFu</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad3035c445e10948c653ac0a028008109">  587</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0u</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga61b35be32cc0e2950e790885f09f5fd4">  588</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_WIDTH                      8u</span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4474d62a7ce00adb7467954027539676">  589</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">/* CLPX Bit Fields */</span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaf627f70bacabfc2b2f6b7a061f33894">  591</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae60df9a2826c5db0bf19867c2f0bfea8">  592</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX_SHIFT                      0u</span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga42164a8ccabdb11c5ce726b39b894a77">  593</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX_WIDTH                      7u</span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga928d095fd42cc1f373764cdc1d738aae">  594</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPX_CLPX_SHIFT))&amp;ADC_CLPX_CLPX_MASK)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/* CLP9 Bit Fields */</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gace183b92831910ab35b1a85c90c60975">  596</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga847faa01e63cfb930c59f2612fa3da97">  597</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9_SHIFT                      0u</span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gadd5b87fe60b4329dda7443e2c690d5de">  598</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9_WIDTH                      7u</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga129472805d411b50baa0305f35fa0e30">  599</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP9_CLP9_SHIFT))&amp;ADC_CLP9_CLP9_MASK)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/* CLPS_OFS Bit Fields */</span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0142f351073aa3bdb3ee56fdab7e7ae7">  601</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4d9a3d0359e46c04ba9a5d2d3b516a1f">  602</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2c9a30738d853f39fde7fe85227dd132">  603</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9512e0f956aa891f82e46e39651d9347">  604</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_OFS_CLPS_OFS_SHIFT))&amp;ADC_CLPS_OFS_CLPS_OFS_MASK)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/* CLP3_OFS Bit Fields */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad9f17dd274091808820bc579851e18dc">  606</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga315c78442e22b98b2dbaced325124ae5">  607</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0c1b2a71d48e83fee0641e0325d6cc07">  608</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3fcbc83d591ce97afd16f192b9bc4129">  609</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_OFS_CLP3_OFS_SHIFT))&amp;ADC_CLP3_OFS_CLP3_OFS_MASK)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/* CLP2_OFS Bit Fields */</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1e4fef0ef926bb5f2bbfa5f076580acc">  611</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1a7e36590baecccf7a3d71aace92a1da">  612</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga28a5dcb6991ec57ac11417db2caa4b70">  613</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga88b40b3636a94111c5d889decb8b3f3b">  614</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_OFS_CLP2_OFS_SHIFT))&amp;ADC_CLP2_OFS_CLP2_OFS_MASK)</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">/* CLP1_OFS Bit Fields */</span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7ffc0007cd8d5b7f5cf5a842d98bb6e9">  616</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9a9a061079f5256257844a70ea1d127a">  617</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gada96248cfa8c00df350f31821d04fc99">  618</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab00a573df1441c7717e2b8f5975525a4">  619</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_OFS_CLP1_OFS_SHIFT))&amp;ADC_CLP1_OFS_CLP1_OFS_MASK)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">/* CLP0_OFS Bit Fields */</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga720698e081da5a72f69f06b8eba226a5">  621</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac740269f38aa694269f8b13923754356">  622</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad113c6678c8f8f06d156083829921a87">  623</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga88487201cfbfcd24adba72ece4999ff3">  624</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_OFS_CLP0_OFS_SHIFT))&amp;ADC_CLP0_OFS_CLP0_OFS_MASK)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/* CLPX_OFS Bit Fields */</span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7e0641a411bb346e1acf0407361084c5">  626</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS_MASK               0xFFFu</span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9fa2cfc97b0567da481498dd371bec73">  627</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabd2bb041787980e084fe00fd1ad53298">  628</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS_WIDTH              12u</span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5579efe2f32d1ae6b4be7a95b04c0e52">  629</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPX_OFS_CLPX_OFS_SHIFT))&amp;ADC_CLPX_OFS_CLPX_OFS_MASK)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">/* CLP9_OFS Bit Fields */</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4751f44b500f9b1e2fc3cfce37fcb9e9">  631</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS_MASK               0xFFFu</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacfa12d77b740109d272ac706b18be6ce">  632</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1a8307e8abd411a3df6968d5cff3b80b">  633</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS_WIDTH              12u</span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5d05a360cd51e933d54cceea8769bec7">  634</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP9_OFS_CLP9_OFS_SHIFT))&amp;ADC_CLP9_OFS_CLP9_OFS_MASK)</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160; <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">   -- AIPS Peripheral Access Layer</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gae88712494e27c15236ef0c5b65f6ef6b">  657</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_COUNT                          4u</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga1eb778bc7ddf0465c7951b4f172b958b">  658</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_COUNT                         12u</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html">  661</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a78f0746723bab332a3d5fa341ea60561">  662</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_i_p_s___type.html#a78f0746723bab332a3d5fa341ea60561">MPRA</a>;                              </div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#abc36545658b11a98b00c51de3a3c5d42">  663</a></span>&#160;  uint8_t RESERVED_0[28];</div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a9a54278694896418dc7ef2c9f6646603">  664</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_i_p_s___type.html#a9a54278694896418dc7ef2c9f6646603">PACRA</a>;                             </div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a06fe152674b55735b1e6a7e29bcc773d">  665</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_i_p_s___type.html#a06fe152674b55735b1e6a7e29bcc773d">PACRB</a>;                             </div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a422ac2beba1cc5c797380d1c5832b885">  666</a></span>&#160;  uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a754d90b47a8ef5190be3f94f13398b17">  667</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_i_p_s___type.html#a754d90b47a8ef5190be3f94f13398b17">PACRD</a>;                             </div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a290262cc4edb96ebeefaae3da3cda0d7">  668</a></span>&#160;  uint8_t RESERVED_2[16];</div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a7c76ab7b294fe3329b272bc0f3044d21">  669</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPACR[<a class="code" href="group___a_i_p_s___peripheral___access___layer.html#ga1eb778bc7ddf0465c7951b4f172b958b">AIPS_OPACR_COUNT</a>];           </div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;} <a class="code" href="struct_a_i_p_s___type.html">AIPS_Type</a>, *<a class="code" href="group___a_i_p_s___peripheral___access___layer.html#ga87c70c8b8ae4bd5c488bd1e36989719c">AIPS_MemMapPtr</a>;</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga1af92203d416b715de4b769a8c94cc98">  673</a></span>&#160;<span class="preprocessor">#define AIPS_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/* AIPS - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga098ceea9159bc6929c5bae3b5bb798a3">  678</a></span>&#160;<span class="preprocessor">#define AIPS_BASE                                (0x40000000u)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga783553fe0a5d01525540e0cae643bbbd">  680</a></span>&#160;<span class="preprocessor">#define AIPS                                     ((AIPS_Type *)AIPS_BASE)</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga8aa4e4d4ece25fca4cf74a31f58951ec">  682</a></span>&#160;<span class="preprocessor">#define AIPS_BASE_ADDRS                          { AIPS_BASE }</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gacdda032ccd174e1d8c1a02b1e0f7a441">  684</a></span>&#160;<span class="preprocessor">#define AIPS_BASE_PTRS                           { AIPS }</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">   -- AIPS Register Masks</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6fa61f1f86b84741e5a4e3484a3906d6">  698</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_MASK                      (0x100000U)</span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09c44f94729b70aab309dcbbd100071d">  699</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_SHIFT                     (20U)</span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga443c2a5d85b0066915e114f4f283a275">  700</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2d4a8ceee8c88f7546808972e6af90cb">  701</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MPL2_SHIFT)) &amp; AIPS_MPRA_MPL2_MASK)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22f665d4b34bc36d18f7840834c2d8ec">  703</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_MASK                      (0x200000U)</span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacba4e2743a846f34382eb36a1b5b96fb">  704</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_SHIFT                     (21U)</span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3521e6283ee3e7298ef16bb3c73a97ed">  705</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga967ab7eb3e66535bfa6a6c276325b949">  706</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTW2_SHIFT)) &amp; AIPS_MPRA_MTW2_MASK)</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f0788074eb8af6b49e1e4731657d51d">  708</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_MASK                      (0x400000U)</span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d422270654f5185914f5f7e3956242b">  709</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_SHIFT                     (22U)</span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga86fcc46961582930d01801cc1c326be0">  710</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga87c3b0fd014f39168f1710e95f6d8d9c">  711</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTR2_SHIFT)) &amp; AIPS_MPRA_MTR2_MASK)</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b89cb1cc59abd5339afd1a1f01e3ee4">  713</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_MASK                      (0x1000000U)</span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae0eb7bf97dc1d63e94c93c7f6f690785">  714</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_SHIFT                     (24U)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab7119b5d7ecae173d921885c74b91670">  715</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7bcc43de2b2dd0359ce43be683d0cb1">  716</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MPL1_SHIFT)) &amp; AIPS_MPRA_MPL1_MASK)</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54a1962c09edd7b129e2dd4b67a7b5ec">  718</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_MASK                      (0x2000000U)</span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8b5e668ac41d155473af3519b08e114c">  719</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_SHIFT                     (25U)</span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabf88452e31d526c9e4c6c18de1d971ad">  720</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71f3ac18c61866e8c3737ba184dee5d3">  721</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTW1_SHIFT)) &amp; AIPS_MPRA_MTW1_MASK)</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89303525553285ea9f444821628d92af">  723</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_MASK                      (0x4000000U)</span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4382b84815388eda50c7775ab6c5d21">  724</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_SHIFT                     (26U)</span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5e6808d78751eeea67c5f654d86fbc70">  725</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7418dd76a9a504a472f1524d42a8c486">  726</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTR1_SHIFT)) &amp; AIPS_MPRA_MTR1_MASK)</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga640ea29414892ddc0f47e1180953d72c">  728</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_MASK                      (0x10000000U)</span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea845919f2f15a046304226437e9eb60">  729</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_SHIFT                     (28U)</span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae57735dcd752d21615c239b7d17c2c89">  730</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9d6257413b9f664c9c415033bf1ec17e">  731</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MPL0_SHIFT)) &amp; AIPS_MPRA_MPL0_MASK)</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0919bce3b10414e45d53ac21b329222e">  733</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_MASK                      (0x20000000U)</span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga901e75ccb4b546a07d81aa6cd484dc3e">  734</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_SHIFT                     (29U)</span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga05986c04a4d6e4d51a16f2624a2a3016">  735</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaebe73dbbcf3be41b676cdd99f320e626">  736</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTW0_SHIFT)) &amp; AIPS_MPRA_MTW0_MASK)</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa68ee45071324871f38ab8d2afcc6bef">  738</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_MASK                      (0x40000000U)</span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15ba628750b5bb7f2ca634208ee31189">  739</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_SHIFT                     (30U)</span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac10ab9785ae04289d9e75eaa6a6d1166">  740</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8abed77a45ffb26518133255d796d72b">  741</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_MPRA_MTR0_SHIFT)) &amp; AIPS_MPRA_MTR0_MASK)</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa9ebd1bff158d65e3bb7f77c8342da1f">  747</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga628f05d8495846197d30edcf2f2b8124">  748</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe2d609b7d15899b3b34f7c390b66e8b">  749</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4eedca12883b2676b8d37f2fce5d362b">  750</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_TP1_SHIFT)) &amp; AIPS_PACRA_TP1_MASK)</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3e1d1ddbb4f1a72e4161ff3a3947fd37">  752</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4de52ee500d270b40469284b847ad104">  753</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ccbd85d5c8fa4aa1e18b1b0a70539e0">  754</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabfb0b3fa254d1d2f811fccee0dc56745">  755</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_WP1_SHIFT)) &amp; AIPS_PACRA_WP1_MASK)</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2dd11dbd526cf34cbe3115f557488787">  757</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6277f8f693688829febd2a5445672be7">  758</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9b1937ef8289aab86a6010a6473c7f21">  759</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab27e23cddb45908a2ac789e16397dd98">  760</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_SP1_SHIFT)) &amp; AIPS_PACRA_SP1_MASK)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e60cecb13c7963ae381bd9f4a0c9aa7">  762</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14b0fbe8a5d4d3c2c687090698f4d307">  763</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf9c9939724e63d1c00ef4df394daba63">  764</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae678656f06dd72e7a2d43ac29cc427fa">  765</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_TP0_SHIFT)) &amp; AIPS_PACRA_TP0_MASK)</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0dbe95e59c91126a667fc20a0d1f061">  767</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga452355a55a160bcfb7e17f060569d0b8">  768</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac50c36d5e84a1710c139596078ebfe30">  769</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga07e6f8bfb7b3abcf36de2a99657faea0">  770</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_WP0_SHIFT)) &amp; AIPS_PACRA_WP0_MASK)</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga11109b3502f454b24cff8a1de4f0c5eb">  772</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7a99d46f8a65968fe1ec041bb24e4643">  773</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga02c47aa8876a8f9bf040a673c0fdf729">  774</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae403705bd7d711026db5a10eeed86e8f">  775</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRA_SP0_SHIFT)) &amp; AIPS_PACRA_SP0_MASK)</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga64db55385ee3e8c1f47003ffd64de4d8">  781</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga855a70742669846050b00ee244a74fdc">  782</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37f9a053ded0cab30927ac50a747bb73">  783</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gada3dc27d58f4725941accc9160cae190">  784</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP5_SHIFT)) &amp; AIPS_PACRB_TP5_MASK)</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25b565014770d74ea1ac88022084f874">  786</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71fcc393eda33ff430ed027a61bc8b26">  787</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac811bbe036c22be319def365ce01eeab">  788</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga06e0f8e1224ebedb9fea8740125942aa">  789</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP5_SHIFT)) &amp; AIPS_PACRB_WP5_MASK)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga52c3df23f1b065e739d26df962af3651">  791</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafecd0d166e8b8f4a9810ba87cc786884">  792</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf8606be8465314eb19ece67cd2e4ce43">  793</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaece8f0bdcf252259e4c4de78f2bec271">  794</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP5_SHIFT)) &amp; AIPS_PACRB_SP5_MASK)</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae937628c6d0eb166336c0f432110c118">  796</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48fadbc800728c286a968bdb5468ced8">  797</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1638727f0ff36775de8b52502d0a7c43">  798</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga424d8c0bef15c2994e7c6c22685cf025">  799</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP1_SHIFT)) &amp; AIPS_PACRB_TP1_MASK)</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd63112c58fb22cde7130bf7a0aec3d2">  801</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b3e2ec4b285ab5b5ce6667a05ef7ad1">  802</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadaf50bed9f1a751ba22e36681c6fb349">  803</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7c3227c2c78bafa2aa31250a5a6501f2">  804</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP1_SHIFT)) &amp; AIPS_PACRB_WP1_MASK)</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2eb0bc5160930c4b4e1a45f98267785">  806</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacd1757a9bf7adb1995c5e5ffebd7b9b8">  807</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3ac4ef52eb2ca640b9a4cdcd2d0e0e60">  808</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5266e1c546db1f78dd03af43cf8e4f6c">  809</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP1_SHIFT)) &amp; AIPS_PACRB_SP1_MASK)</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga06911e10e7c4fb7a6efe6ec5c2234521">  811</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadfe5ca43a0feeca2dec0c39051c9c2e2">  812</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4aae065a37d0fef49fedcaa1e4687fb5">  813</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafcabab29fc77c84362b9cef38a47427b">  814</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_TP0_SHIFT)) &amp; AIPS_PACRB_TP0_MASK)</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab296240a3309bbec807d04984f43afc7">  816</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92ba26e1b70a4103215a4843f8682bb6">  817</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga16c7d8b7df220849ed48db0223667441">  818</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga97ebe6441bd5ce6c8c3a7b439c7ac96b">  819</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_WP0_SHIFT)) &amp; AIPS_PACRB_WP0_MASK)</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c4083394fd1c5a1bdf0f5e75a3eada3">  821</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacc4da8bd7ed1f2724720ba203ab6a7a1">  822</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga69b4ee677479d107a109fc754fea7777">  823</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga39f194406c17e5d29db25f0b6fbbc2fe">  824</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRB_SP0_SHIFT)) &amp; AIPS_PACRB_SP0_MASK)</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcd4b3b6c8f30bfb2c00734085d672ee">  830</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac9dda4ac143e1f9b192d0c3881a5ab19">  831</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad9cb1a7b47a3a71874de3c8152c45f54">  832</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0aa8e16512533c3f94e7dacb0f8f1b6d">  833</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_TP1_SHIFT)) &amp; AIPS_PACRD_TP1_MASK)</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7b7df71ca00c77a7bc509549669454c">  835</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga644673f7f2e0212bd11a3f1a6b85884a">  836</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6df7929e903894a64d24a79bba713fe1">  837</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e639eadd7c0eea080eb1cf513efe68c">  838</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_WP1_SHIFT)) &amp; AIPS_PACRD_WP1_MASK)</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga241bd7210bde69f69f42d0b09b255044">  840</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2016362f517305d3780b3db76654c9e2">  841</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga406b43de3f2fa925a18f184d8f57b04d">  842</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2c863fa9d0f53142e78752379aa8ae23">  843</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_SP1_SHIFT)) &amp; AIPS_PACRD_SP1_MASK)</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6c35b9973f892499844b50d600f19e2">  845</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga393a80798d513d45177147291c0d3da6">  846</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac2c03e28bafcf6bcd8998043677da2c7">  847</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec829b508c14ea8563db124d5332c957">  848</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_TP0_SHIFT)) &amp; AIPS_PACRD_TP0_MASK)</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71e04e5cf8734bccacc3a6611df85704">  850</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga673fcdf4f6746f32014d13feb92a0944">  851</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa91707fe72563e03c42472a933a17b87">  852</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga324f3cde9b3149c68df13bf524bd859b">  853</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_WP0_SHIFT)) &amp; AIPS_PACRD_WP0_MASK)</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4b4b9b7c34e414f70b7bec814e4d4188">  855</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9fdb80a8a443be4b480e4174d9f94866">  856</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2c796a39540f0115f76fb9186c947d42">  857</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0853463baaa7404ef761f69c77781bc0">  858</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_PACRD_SP0_SHIFT)) &amp; AIPS_PACRD_SP0_MASK)</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga61ff1f2cf3b6aac2e138ed96e166be6c">  864</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7_MASK                      (0x1U)</span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad020dd59244433ac0bc2819f48094da9">  865</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7_SHIFT                     (0U)</span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54c7dcc70cce56f060f62bb98f01d260">  866</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae1a17711361f49ee74f920c40d9510d3">  867</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP7_SHIFT)) &amp; AIPS_OPACR_TP7_MASK)</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab83c8b86fb0763bd376d9b5ee776e0b3">  869</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7_MASK                      (0x2U)</span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5224e71ac6792342b34930df8fda57f8">  870</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7_SHIFT                     (1U)</span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae439f50c1ca9a33a453d40f3f9409457">  871</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf485254811096c9e177c1e9c0cae71cf">  872</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP7_SHIFT)) &amp; AIPS_OPACR_WP7_MASK)</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb8e9df2162444e947648c79d8a56731">  874</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7_MASK                      (0x4U)</span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga70d0035ab3eb50b86877fa4e2942dd0f">  875</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7_SHIFT                     (2U)</span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9b07e513af3ee812c844ef8403d7cc90">  876</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1a09f349e364ba9120614c5d8b8e573b">  877</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP7_SHIFT)) &amp; AIPS_OPACR_SP7_MASK)</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa13d97dfe53e084b4738cc6d5962b4df">  879</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6_MASK                      (0x10U)</span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad24a9a89db1bcc2a89892f42b1544c25">  880</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6_SHIFT                     (4U)</span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2dd72aaf75db848e8c944053121c1635">  881</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae11b22a11dd09d46f1e04789b0a93c7e">  882</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP6_SHIFT)) &amp; AIPS_OPACR_TP6_MASK)</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga01cb6107441210c67274a625aaec97ed">  884</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6_MASK                      (0x20U)</span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga52cd939134b4f0f4b39b21c1be8d2fab">  885</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6_SHIFT                     (5U)</span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga392d8e0860fd8012afe8303fe481a6f1">  886</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga469191244aeb269ec6eca82b01c51c0c">  887</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP6_SHIFT)) &amp; AIPS_OPACR_WP6_MASK)</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9d49883c9447d712a15adcebc04e563e">  889</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6_MASK                      (0x40U)</span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f12c85d906fbc8eaae7579b346d4d89">  890</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6_SHIFT                     (6U)</span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7237631aa9edf88dc794e72a9992fc1f">  891</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1426765bca2d5af956e1d8ce35083b55">  892</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP6_SHIFT)) &amp; AIPS_OPACR_SP6_MASK)</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab66014b73c54c96af625f086be7fefaa">  894</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5_MASK                      (0x100U)</span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8d4c0aed8b66411ffe205fe3bc427d4">  895</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5_SHIFT                     (8U)</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga755931e8abc71d8b2a746c722f6f8ef9">  896</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9eb9e01ea0b5f562f0078310ed3278e9">  897</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP5_SHIFT)) &amp; AIPS_OPACR_TP5_MASK)</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7429644bf187fdb461a6e8808a20ed9b">  899</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5_MASK                      (0x200U)</span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99cb4ef8948076e312fd3f3ecd6f0006">  900</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5_SHIFT                     (9U)</span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae1acc41ea41681a4116d557ed4c5cb35">  901</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99b3da1c59c556f0640c9def0b48abee">  902</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP5_SHIFT)) &amp; AIPS_OPACR_WP5_MASK)</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48293e6259fb7c2805c753283d426237">  904</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5_MASK                      (0x400U)</span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7da6ccf6173df01d16980c1d9a1ff516">  905</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5_SHIFT                     (10U)</span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga426d8859cbaee3f1ccdbf162bce263ec">  906</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga88e403ac5627a6bd5f01c3f3d145aed7">  907</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP5_SHIFT)) &amp; AIPS_OPACR_SP5_MASK)</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga446a330d30900f9a83a428a015bec41d">  909</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4_MASK                      (0x1000U)</span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2b97def71c96c58571107e01deacbe1a">  910</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4_SHIFT                     (12U)</span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3cfe8cd65de1776e944538493ed14f95">  911</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac12edfddbc2267e1e101478d2afd8570">  912</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP4_SHIFT)) &amp; AIPS_OPACR_TP4_MASK)</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga996d6f0f3b29439015f97b2279a1c16d">  914</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4_MASK                      (0x2000U)</span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad6eb56e83e0db6b11b3e20c60c47c77b">  915</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4_SHIFT                     (13U)</span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad55d45d3ed12daed94c9d494f6f6a6f0">  916</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea25d754687bfc5fc987334d7358ee8b">  917</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP4_SHIFT)) &amp; AIPS_OPACR_WP4_MASK)</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6132ae1374c3e8a2caa085ca9afacbc6">  919</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4_MASK                      (0x4000U)</span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga08453f1651559bfd1ab20e797d84fd25">  920</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4_SHIFT                     (14U)</span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga054ffffa8fa3ca8f8027d320e2e9a52d">  921</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac5623b8006cc9c9a567f56c5dad48306">  922</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP4_SHIFT)) &amp; AIPS_OPACR_SP4_MASK)</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3712d57f7bb3dc2e2ea862d24aa81b65">  924</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3_MASK                      (0x10000U)</span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3bfe7854c2072cc7b04b2c1591cdb4b2">  925</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3_SHIFT                     (16U)</span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaedee6c3bfd73dbaea25dc323af852168">  926</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4ac78d6b2b64e5f0df241778faa70520">  927</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP3_SHIFT)) &amp; AIPS_OPACR_TP3_MASK)</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1d1bee7ca95cac72bd6e9b6cb4e8b9e8">  929</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3_MASK                      (0x20000U)</span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e6884b1f97c5482281449985e126e82">  930</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3_SHIFT                     (17U)</span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9dc73f7f3971a1de0149dac266ad2c16">  931</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa28ea04debf006248b21ac61a15e25d9">  932</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP3_SHIFT)) &amp; AIPS_OPACR_WP3_MASK)</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaddef57691bd177d204a244143b6ca8a6">  934</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3_MASK                      (0x40000U)</span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3ae6d75b9c87e1f674e02bfdbbfd35b">  935</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3_SHIFT                     (18U)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga23a076832ec5b9cc15c6295ecd5e5107">  936</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadbe909099236625340093d7647ca4d23">  937</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP3_SHIFT)) &amp; AIPS_OPACR_SP3_MASK)</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga93ef29da681be18293dc4725c5794025">  939</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2_MASK                      (0x100000U)</span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga59f928143f1861efd0305088084255eb">  940</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2_SHIFT                     (20U)</span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e50582721466ba1e8c7ccf7af6f9a41">  941</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9fa8616f53978f64e9941b855989f9f2">  942</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP2_SHIFT)) &amp; AIPS_OPACR_TP2_MASK)</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9eea725ace896529a3f2e2456668a2f1">  944</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2_MASK                      (0x200000U)</span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5981227b991e0c4a29a6a422fbe7eb53">  945</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2_SHIFT                     (21U)</span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad214c4dec7d9212be4b1b2419ae47140">  946</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7cb7435ea53950f02be1f920b3652fd7">  947</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP2_SHIFT)) &amp; AIPS_OPACR_WP2_MASK)</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47ec8e26beb6daad588b2beb741d290c">  949</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2_MASK                      (0x400000U)</span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga82da8f4fb58070b9ed226319eaf9d09a">  950</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2_SHIFT                     (22U)</span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6f7546e425c2646ad00bd6d309528447">  951</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5823f39f79788636e683f989802eef66">  952</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP2_SHIFT)) &amp; AIPS_OPACR_SP2_MASK)</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8529c5fa51fa40b0214e9b5f8ffb9163">  954</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1_MASK                      (0x1000000U)</span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1ccd5624ef505fdb3c698984bbad9d79">  955</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1_SHIFT                     (24U)</span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae7736753e282ddbd8670d118dd728158">  956</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34216ffbeaebc8e0af2483ccd4ef516e">  957</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP1_SHIFT)) &amp; AIPS_OPACR_TP1_MASK)</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e57c2960f1133aa45a862b798ca95a8">  959</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1_MASK                      (0x2000000U)</span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga86a8865f495e3e5b9487f4aab30e2006">  960</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1_SHIFT                     (25U)</span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac4f7bd5915963558c84a9b3a92251146">  961</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa1ef588ccdc937822b6d3ec1a1e54617">  962</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP1_SHIFT)) &amp; AIPS_OPACR_WP1_MASK)</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga68b3c6ccd95f6fb7b73cd5f72f323e7b">  964</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1_MASK                      (0x4000000U)</span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga43fb8c31149b61804d4a996843f4b9f3">  965</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1_SHIFT                     (26U)</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeea7a129a9a9d05d95b23b7914dbe387">  966</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac09d07fbb14a4139d8536731e2a2ba70">  967</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP1_SHIFT)) &amp; AIPS_OPACR_SP1_MASK)</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga815bed5594ea734bd019bb425d2798a5">  969</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0_MASK                      (0x10000000U)</span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad5466b1decde289578ed31a164120f75">  970</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0_SHIFT                     (28U)</span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga98705da97618a9d5473ee56cfc75800b">  971</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad0155cf0203f52b27782c01b8ea14c9f">  972</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_TP0_SHIFT)) &amp; AIPS_OPACR_TP0_MASK)</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga88c4af9043b29fe0ee588c919468ef5b">  974</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0_MASK                      (0x20000000U)</span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e0af0424feb525a0a110e8ed31a18e3">  975</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0_SHIFT                     (29U)</span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54088334c3401c5a67b8c1faf237a492">  976</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf01e6500a5184e9012fea3218f2d9f0a">  977</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_WP0_SHIFT)) &amp; AIPS_OPACR_WP0_MASK)</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee36cc394caebf8189bdc0dd60c23245">  979</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0_MASK                      (0x40000000U)</span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5daf99672fd92a3e1c4139a7ed71d439">  980</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0_SHIFT                     (30U)</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf5d3827410d3a665bc6918095fcf3464">  981</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0_WIDTH                     (1U)</span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga57d1da59173c8dcf99ffe4a679489e7f">  982</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; AIPS_OPACR_SP0_SHIFT)) &amp; AIPS_OPACR_SP0_MASK)</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160; <span class="comment">/* end of group AIPS_Register_Masks */</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160; <span class="comment">/* end of group AIPS_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">   -- CAN Peripheral Access Layer</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4"> 1006</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_COUNT                           128u</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf43c8a3f50f289b5bb877205570ac1cc"> 1007</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_COUNT                          32u</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf6eba9dfa1f7077b183d7cf804810f16"> 1008</a></span>&#160;<span class="preprocessor">#define CAN_WMB_COUNT                            4u</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html"> 1011</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ad3c0913041a0bb730c55fb725b58c247"> 1012</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ad3c0913041a0bb730c55fb725b58c247">MCR</a>;                               </div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a284d8436b14ee74511cfe66c6d73bc13"> 1013</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a284d8436b14ee74511cfe66c6d73bc13">CTRL1</a>;                             </div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ab1a78b7b4e4789c9a26f65bc14a15626"> 1014</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ab1a78b7b4e4789c9a26f65bc14a15626">TIMER</a>;                             </div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a71277aaa40be4473ac2521981f273bd3"> 1015</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a24cd0555fe1fe7218ceecc0ec9f48bae"> 1016</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a24cd0555fe1fe7218ceecc0ec9f48bae">RXMGMASK</a>;                          </div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a9f5d3a3e649b1e91d0ce4dc26fd8b8d7"> 1017</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a9f5d3a3e649b1e91d0ce4dc26fd8b8d7">RX14MASK</a>;                          </div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a8aebc49f87aef56e59b251d22be36cca"> 1018</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a8aebc49f87aef56e59b251d22be36cca">RX15MASK</a>;                          </div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a62e42976d7ca374c19c6826ca0991989"> 1019</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a62e42976d7ca374c19c6826ca0991989">ECR</a>;                               </div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a1d0e86ba8264cc9a0432a8514304dd22"> 1020</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a1d0e86ba8264cc9a0432a8514304dd22">ESR1</a>;                              </div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a422ac2beba1cc5c797380d1c5832b885"> 1021</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#aa806888c6453a40e643f206738e44f4c"> 1022</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#aa806888c6453a40e643f206738e44f4c">IMASK1</a>;                            </div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#acc19a07675d1806592b3ed4a92f91e1c"> 1023</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#aceec86abd3bd818e9139f909a3285912"> 1024</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#aceec86abd3bd818e9139f909a3285912">IFLAG1</a>;                            </div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ab92d2a1cef22b377db49af2586207a84"> 1025</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ab92d2a1cef22b377db49af2586207a84">CTRL2</a>;                             </div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ace3bd87a1622b4d5165419791148062b"> 1026</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#ace3bd87a1622b4d5165419791148062b">ESR2</a>;                              </div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a86684537b595133db57a7bcc73843d2a"> 1027</a></span>&#160;       uint8_t RESERVED_3[8];</div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ad559120ca986210d7428c2751722de7d"> 1028</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#ad559120ca986210d7428c2751722de7d">CRCR</a>;                              </div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ad8c8037f918643ed664aee91d4cc688a"> 1029</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ad8c8037f918643ed664aee91d4cc688a">RXFGMASK</a>;                          </div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ab546d9c18ae7d8027631ad202ffb04b6"> 1030</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#ab546d9c18ae7d8027631ad202ffb04b6">RXFIR</a>;                             </div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a25fb768963147e18beed915f2b51db5c"> 1031</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a25fb768963147e18beed915f2b51db5c">CBT</a>;                               </div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ac69a17463d0d60995aaf9c4a6ebaee8e"> 1032</a></span>&#160;       uint8_t RESERVED_4[44];</div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ae3f66087b76ba2c1e664498086cce818"> 1033</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAMn[<a class="code" href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">CAN_RAMn_COUNT</a>];              </div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a754a74ec9bbb332248582984f052e5a0"> 1034</a></span>&#160;       uint8_t RESERVED_5[1536];</div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ac5e072a880ea033a422fa9d3b09414ac"> 1035</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXIMR[<a class="code" href="group___c_a_n___peripheral___access___layer.html#gaf43c8a3f50f289b5bb877205570ac1cc">CAN_RXIMR_COUNT</a>];            </div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#af4adcabd25db4bb33167566bc997cdc5"> 1036</a></span>&#160;       uint8_t RESERVED_6[512];</div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#abc01d9fc29e511884e6189e374a65880"> 1037</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#abc01d9fc29e511884e6189e374a65880">CTRL1_PN</a>;                          </div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a523823994078ad514e107ecaac96fcd0"> 1038</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a523823994078ad514e107ecaac96fcd0">CTRL2_PN</a>;                          </div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a40e05a8c665341a31eb5910f88922e55"> 1039</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a40e05a8c665341a31eb5910f88922e55">WU_MTC</a>;                            </div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a09e6629c4fbe99f513bba25c7ca69873"> 1040</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a09e6629c4fbe99f513bba25c7ca69873">FLT_ID1</a>;                           </div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a4e968ee38bd7903e165459d2e604cfaa"> 1041</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a4e968ee38bd7903e165459d2e604cfaa">FLT_DLC</a>;                           </div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#abcf1b2f24347735324fb34ff523825d1"> 1042</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#abcf1b2f24347735324fb34ff523825d1">PL1_LO</a>;                            </div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#acaf1ac1f92556e0f5a99de65c6a8b804"> 1043</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#acaf1ac1f92556e0f5a99de65c6a8b804">PL1_HI</a>;                            </div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a41c40e48b5123fad5e06a1ade1075e38"> 1044</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a41c40e48b5123fad5e06a1ade1075e38">FLT_ID2_IDMASK</a>;                    </div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a22eee88c771f55f89a59533638a4cdc6"> 1045</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a22eee88c771f55f89a59533638a4cdc6">PL2_PLMASK_LO</a>;                     </div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a1a8e102cede24da7a795850f2e698877"> 1046</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a1a8e102cede24da7a795850f2e698877">PL2_PLMASK_HI</a>;                     </div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a12b0f5b94b46e307d64707e334c71093"> 1047</a></span>&#160;       uint8_t RESERVED_7[24];</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xB40, array step: 0x10 */</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ad146ad61097c765cbf69fe3f3f3411e7"> 1049</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#ad146ad61097c765cbf69fe3f3f3411e7">WMBn_CS</a>;                           </div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#abccc222eedaed32429b3764ca5b7d93b"> 1050</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#abccc222eedaed32429b3764ca5b7d93b">WMBn_ID</a>;                           </div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#af3df8542249fc4cd9b760ad407477a3f"> 1051</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#af3df8542249fc4cd9b760ad407477a3f">WMBn_D03</a>;                          </div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ad7605588a774ea8c48f2618abf9289cf"> 1052</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#ad7605588a774ea8c48f2618abf9289cf">WMBn_D47</a>;                          </div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  } WMB[<a class="code" href="group___c_a_n___peripheral___access___layer.html#gaf6eba9dfa1f7077b183d7cf804810f16">CAN_WMB_COUNT</a>];</div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a7be48f9221b3280f367c322a84c4f80d"> 1054</a></span>&#160;       uint8_t RESERVED_8[128];</div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a3294ad0a047191420c2d21c374e85b8f"> 1055</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a3294ad0a047191420c2d21c374e85b8f">FDCTRL</a>;                            </div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a7fade9bae0904e418f1ef95f5602e529"> 1056</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a7fade9bae0904e418f1ef95f5602e529">FDCBT</a>;                             </div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a3744ec603f9bde04eddaa77b2e725816"> 1057</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a3744ec603f9bde04eddaa77b2e725816">FDCRC</a>;                             </div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;} <a class="code" href="struct_c_a_n___type.html">CAN_Type</a>, *<a class="code" href="group___c_a_n___peripheral___access___layer.html#ga36550870fb66103634284e98ec2dbaed">CAN_MemMapPtr</a>;</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gafd01fb85304b17e511f1f581b1eaffbd"> 1061</a></span>&#160;<span class="preprocessor">#define CAN_INSTANCE_COUNT                       (2u)</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">/* CAN - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf28059909d16b304a2d26930aac760fd"> 1066</a></span>&#160;<span class="preprocessor">#define CAN0_BASE                                (0x40024000u)</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga8882ee5d18ec64b8193396ec6bc66fe5"> 1068</a></span>&#160;<span class="preprocessor">#define CAN0                                     ((CAN_Type *)CAN0_BASE)</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gad8e45ea6c032d9fce1b0516fff9d8eaa"> 1070</a></span>&#160;<span class="preprocessor">#define CAN1_BASE                                (0x40025000u)</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga4964ecb6a5c689aaf8ee2832b8093aac"> 1072</a></span>&#160;<span class="preprocessor">#define CAN1                                     ((CAN_Type *)CAN1_BASE)</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gae13d94ba45c7672726f65ae76ba7242d"> 1074</a></span>&#160;<span class="preprocessor">#define CAN_BASE_ADDRS                           { CAN0_BASE, CAN1_BASE }</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf9ce8b815aacb2022a8a7454f4028a6c"> 1076</a></span>&#160;<span class="preprocessor">#define CAN_BASE_PTRS                            { CAN0, CAN1 }</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gab5a72fb92419fe266bdff06e123984e9"> 1078</a></span>&#160;<span class="preprocessor">#define CAN_IRQS_ARR_COUNT                       (7u)</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga95cdfc13d13db45a4080bc2904c29587"> 1080</a></span>&#160;<span class="preprocessor">#define CAN_Rx_Warning_IRQS_CH_COUNT             (1u)</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gacabd590b6272c02d8d36bbe6af34c706"> 1082</a></span>&#160;<span class="preprocessor">#define CAN_Tx_Warning_IRQS_CH_COUNT             (1u)</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga1751bd225b350591178ba212ea1a247b"> 1084</a></span>&#160;<span class="preprocessor">#define CAN_Wake_Up_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga659e068b0b952ea0d0c92e2962063027"> 1086</a></span>&#160;<span class="preprocessor">#define CAN_Error_IRQS_CH_COUNT                  (1u)</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga1f74e60256af47f0222559bc1aa47e5c"> 1088</a></span>&#160;<span class="preprocessor">#define CAN_Bus_Off_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gad4a1681aaf0aac7ab2c6473a0de28292"> 1090</a></span>&#160;<span class="preprocessor">#define CAN_ORed_0_15_MB_IRQS_CH_COUNT           (1u)</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gac91955c1bdcf7314db698b2c21a978bd"> 1092</a></span>&#160;<span class="preprocessor">#define CAN_ORed_16_31_MB_IRQS_CH_COUNT          (1u)</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga5609c3f62c9fe288c8362a6e1948375e"> 1094</a></span>&#160;<span class="preprocessor">#define CAN_Rx_Warning_IRQS                      { CAN0_ORed_IRQn, CAN1_ORed_IRQn }</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga4e858b19eac173235a4e58b2a3e69f3c"> 1095</a></span>&#160;<span class="preprocessor">#define CAN_Tx_Warning_IRQS                      { CAN0_ORed_IRQn, CAN1_ORed_IRQn }</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaab18753c846eb2768096c229c071ae71"> 1096</a></span>&#160;<span class="preprocessor">#define CAN_Wake_Up_IRQS                         { CAN0_Wake_Up_IRQn, NotAvail_IRQn }</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga47edac921401ee8f0df52d065b601a53"> 1097</a></span>&#160;<span class="preprocessor">#define CAN_Error_IRQS                           { CAN0_Error_IRQn, CAN1_Error_IRQn }</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga604a6aaa0be9157da90a6e389cd04875"> 1098</a></span>&#160;<span class="preprocessor">#define CAN_Bus_Off_IRQS                         { CAN0_ORed_IRQn, CAN1_ORed_IRQn }</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga81f9a6f2eeb214eaa1b26e7d97e7f1e7"> 1099</a></span>&#160;<span class="preprocessor">#define CAN_ORed_0_15_MB_IRQS                    { CAN0_ORed_0_15_MB_IRQn, CAN1_ORed_0_15_MB_IRQn }</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gad832e5940f87bdffb578fc218c7b45b4"> 1100</a></span>&#160;<span class="preprocessor">#define CAN_ORed_16_31_MB_IRQS                   { CAN0_ORed_16_31_MB_IRQn, NotAvail_IRQn }</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">   -- CAN Register Masks</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86b59c74c0b9f310c3922c7c8c04dd03"> 1112</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_MASK                       0x7Fu</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0807275385d5041baeca3bb7ddb4bdf5"> 1113</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_SHIFT                      0u</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacfdd03819df5bfbd2dd5b0f66bb1367c"> 1114</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_WIDTH                      7u</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7d840ec6bea7287110c94cda3613bb7d"> 1115</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MAXMB_SHIFT))&amp;CAN_MCR_MAXMB_MASK)</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga758ccb033a3d823109f8bf4e23b46827"> 1116</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_MASK                        0x300u</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae76a75d680b0c33f41429f14132ee78f"> 1117</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_SHIFT                       8u</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5cee2f981d27845b0a65f7545a36b80f"> 1118</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_WIDTH                       2u</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga18ead0b4277d8ce2b1bd4fe80769c46f"> 1119</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IDAM_SHIFT))&amp;CAN_MCR_IDAM_MASK)</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9eeca9b1afc6883a6f830ddc08086a64"> 1120</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN_MASK                        0x800u</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa5c5665cb38919ce4204735d6c335447"> 1121</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN_SHIFT                       11u</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabee86ed3b1c5e42225f004d319faeee9"> 1122</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN_WIDTH                       1u</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5235c56dca4df4017c625ba83ca33ac"> 1123</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_FDEN_SHIFT))&amp;CAN_MCR_FDEN_MASK)</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf788111bd2bf9a69160d0a0cb713c926"> 1124</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_MASK                         0x1000u</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c610bd65cb9471ad0ca511dbe2c86d4"> 1125</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_SHIFT                        12u</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7162303d9da3c6e67f9605cfb690db4f"> 1126</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_WIDTH                        1u</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf7c06be4fb08d64868227f0cc4f8dd04"> 1127</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_AEN_SHIFT))&amp;CAN_MCR_AEN_MASK)</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420cc0cb40d414296a741397ee07116"> 1128</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_MASK                     0x2000u</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaf89fabb5183062196edf8dc4a3f6770"> 1129</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_SHIFT                    13u</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga546a6632a9a22b3e373dbf51acc0381e"> 1130</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_WIDTH                    1u</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafc16201242cd3ee2e7f7f1f8fba26872"> 1131</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_LPRIOEN_SHIFT))&amp;CAN_MCR_LPRIOEN_MASK)</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafe610da0100368baf921960b531963f6"> 1132</a></span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN_MASK                     0x4000u</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3353ab2ef35da2dd83686b6e9c492dba"> 1133</a></span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN_SHIFT                    14u</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacb86c1643e5409a7a0cd726d9589479d"> 1134</a></span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN_WIDTH                    1u</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga182dc805502d0bcd9711777fc55daeb3"> 1135</a></span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_PNET_EN_SHIFT))&amp;CAN_MCR_PNET_EN_MASK)</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bef4b319bca5571bc48820a4ffbf50d"> 1136</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DMA_MASK                         0x8000u</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga131dcc60cfe5323b4973b5a33c877b74"> 1137</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DMA_SHIFT                        15u</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9eb25ca76bdf5e1478d6ea9afbf9b62c"> 1138</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DMA_WIDTH                        1u</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a1f76d4b3ddffc36a4a092da4b098df"> 1139</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DMA(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_DMA_SHIFT))&amp;CAN_MCR_DMA_MASK)</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad68843c21c6243f255601d8973f4e7eb"> 1140</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_MASK                        0x10000u</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae30b928fb3ce512c48cb0be04af69acd"> 1141</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_SHIFT                       16u</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad61f271548cf1ad8eb0f04d2f052a92a"> 1142</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_WIDTH                       1u</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac2f0cf6252484aba8df2f746bd9a177e"> 1143</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IRMQ_SHIFT))&amp;CAN_MCR_IRMQ_MASK)</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29b3d428d19a7204c53f56c7467172f1"> 1144</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_MASK                      0x20000u</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae2513ad87a72bc6f2bb88be59a3e0836"> 1145</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_SHIFT                     17u</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd1aa12086ae8fad4c9fbdf18a0e1788"> 1146</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_WIDTH                     1u</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86c714a0ac512b163e29cfadc4d2b590"> 1147</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_SRXDIS_SHIFT))&amp;CAN_MCR_SRXDIS_MASK)</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga599f0c162d665f019269aace68e3fb17"> 1148</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_MASK                      0x100000u</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3bd209cf2829ba4c96fc00ec18c6e2d6"> 1149</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_SHIFT                     20u</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d205ce311ab9135cff649d092db8455"> 1150</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_WIDTH                     1u</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad9bb9f85a373ccc16e404e00e490ad00"> 1151</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_LPMACK_SHIFT))&amp;CAN_MCR_LPMACK_MASK)</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga235a7c2b04cfd0765fa2a9313fc1fcd1"> 1152</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_MASK                       0x200000u</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga728f73a79721a9cc4b1b82ce6eaa74a7"> 1153</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_SHIFT                      21u</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae37a693b0577c03380851f2c88eb7d33"> 1154</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_WIDTH                      1u</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafa2bea77f3c2944627aa3bcf638d8b54"> 1155</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_WRNEN_SHIFT))&amp;CAN_MCR_WRNEN_MASK)</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga00521c6adbee738b0f73380052600203"> 1156</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_MASK                        0x800000u</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5a448e496f0243c035ddcb70b8a07c4e"> 1157</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_SHIFT                       23u</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5dc7dbde5844d657dae17864fe75ee80"> 1158</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_WIDTH                       1u</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8306476d7d77e90b296edd2c61446484"> 1159</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_SUPV_SHIFT))&amp;CAN_MCR_SUPV_MASK)</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabec15eb427d7b249e72902c35bfc5f6e"> 1160</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga666c7d11b911c7803d94b85ba54a05c3"> 1161</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_SHIFT                     24u</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3aec8d5970d67f14a9cc55cc514f9c5d"> 1162</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_WIDTH                     1u</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadbc38753e3cc9d5bdce7a62c8b5287e6"> 1163</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_FRZACK_SHIFT))&amp;CAN_MCR_FRZACK_MASK)</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9b1cfdb7014655d12f0a5ebafb3fc9b"> 1164</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_MASK                     0x2000000u</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadff8b8b1d5645fca57a02109df3e507b"> 1165</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_SHIFT                    25u</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab524691632f84b99ca11e979bb88a9b6"> 1166</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_WIDTH                    1u</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1af1f42ae7900278d46078a9a073cd29"> 1167</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_SOFTRST_SHIFT))&amp;CAN_MCR_SOFTRST_MASK)</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga013a34c0c5b808052d13ed4b9db2af75"> 1168</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_MASK                      0x8000000u</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga90886e532a436fbd5b6e94e723acd148"> 1169</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_SHIFT                     27u</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga17120f045c6411dc9e02233db468db0d"> 1170</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_WIDTH                     1u</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8a18fa1ebc019e65900394e768619770"> 1171</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_NOTRDY_SHIFT))&amp;CAN_MCR_NOTRDY_MASK)</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad5282ba01498ad05fa9ce4387050f1df"> 1172</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_MASK                        0x10000000u</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab976a082962ddeb0a7738bc5385b35da"> 1173</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_SHIFT                       28u</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad9f577fad1d4989d76550c87717ee61b"> 1174</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_WIDTH                       1u</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5acd84f6d102a25ce5f70b274b4550e3"> 1175</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_HALT_SHIFT))&amp;CAN_MCR_HALT_MASK)</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55cd060ac6cdad670aeb97522a118930"> 1176</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_MASK                        0x20000000u</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaffab6b0e09ace8e09cb1487dd6639955"> 1177</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_SHIFT                       29u</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8a1df3ce0baef4e0ed033df1e217bbdb"> 1178</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_WIDTH                       1u</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac72d4d80ed9c6034f5ff33cd5033568b"> 1179</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_RFEN_SHIFT))&amp;CAN_MCR_RFEN_MASK)</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b55e4024cec7ad30bcba945a70c3383"> 1180</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_MASK                         0x40000000u</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3aac50a6bba3516d60fd881e8a8b069"> 1181</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_SHIFT                        30u</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac6dae2c196f184d1cc3234d469b5b1ff"> 1182</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_WIDTH                        1u</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga350c63f4bb4d7b83f75ae46df03d1af9"> 1183</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_FRZ_SHIFT))&amp;CAN_MCR_FRZ_MASK)</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaadea43214ec6dcbab21d59988ae401bb"> 1184</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_MASK                        0x80000000u</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga15f1bf3b87536155c2b13f279b06ba93"> 1185</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_SHIFT                       31u</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6e4278c71f9289717c65b3305b9c0b66"> 1186</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_WIDTH                       1u</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5781522fd85e9280ff7ec52dba8faebc"> 1187</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MDIS_SHIFT))&amp;CAN_MCR_MDIS_MASK)</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">/* CTRL1 Bit Fields */</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0541429f7e3d35ec374c462a83c3ef49"> 1189</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_MASK                   0x7u</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7eada40e9f9aafd9d58c38b3a3b295b5"> 1190</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_SHIFT                  0u</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad53cef9d75e36ad42ebd16841b247f2f"> 1191</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_WIDTH                  3u</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga44e0e76a89da9ed9a1e5d71deb8f3d54"> 1192</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PROPSEG_SHIFT))&amp;CAN_CTRL1_PROPSEG_MASK)</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac216e0dd5c6df92a49c15077ca628187"> 1193</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_MASK                       0x8u</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafd8f79e66670cb6df0d70e93795649c6"> 1194</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_SHIFT                      3u</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9c3392152461634a3951c1e06147a834"> 1195</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_WIDTH                      1u</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8f67d0b8754d5f371f23dbb53ef0cd4f"> 1196</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_LOM_SHIFT))&amp;CAN_CTRL1_LOM_MASK)</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga91b1b6502a9996e9639d28760d00ee88"> 1197</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_MASK                      0x10u</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ebb72a42560e1f78bb6f10cfeec8945"> 1198</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_SHIFT                     4u</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2e7d73aaacf22963d645edf4f0699a59"> 1199</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_WIDTH                     1u</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacaa6d117bd0df69c5cb9b739df484d7b"> 1200</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_LBUF_SHIFT))&amp;CAN_CTRL1_LBUF_MASK)</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ceb4b7bca561020b4899dd2087e5260"> 1201</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_MASK                      0x20u</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff5bfe8a985c0511b72d2518b0bb1708"> 1202</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_SHIFT                     5u</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gada23f68b9d427fe052cdf8691a8d1f44"> 1203</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_WIDTH                     1u</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2f73c6d0a2cc286f7eb42154d5c4cbe1"> 1204</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_TSYN_SHIFT))&amp;CAN_CTRL1_TSYN_MASK)</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga830ac693c34ebcc732acb2649afd87b2"> 1205</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_MASK                   0x40u</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0c22289dc934d1dcc577a77f1c7130a4"> 1206</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_SHIFT                  6u</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga23f7f40fc7a16d59b6b8571ff838b214"> 1207</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_WIDTH                  1u</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga038dfdd99633dafa380ebecd9123ca28"> 1208</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_BOFFREC_SHIFT))&amp;CAN_CTRL1_BOFFREC_MASK)</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3f5256ab5fbe54468bce422ba7ee4fbf"> 1209</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_MASK                       0x80u</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51311c5bddb44be7525e317cde09d9b4"> 1210</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_SHIFT                      7u</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga80c8c778b97a583b751b4c0fdef63bd7"> 1211</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_WIDTH                      1u</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga141b9ed4ff99b5d0480655b3f9ffcc7a"> 1212</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_SMP_SHIFT))&amp;CAN_CTRL1_SMP_MASK)</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f1140aae7ce80eb8ee0793c3171f841"> 1213</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_MASK                   0x400u</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaaa2935c6f8490bc19c7514f9a3eea5c"> 1214</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_SHIFT                  10u</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga94c6944b84136acd3520ecf05561a69f"> 1215</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_WIDTH                  1u</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3d96bb52ddde1a1de531b6639a072332"> 1216</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RWRNMSK_SHIFT))&amp;CAN_CTRL1_RWRNMSK_MASK)</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga87f6ef900cc1d1a39b28eb8ac2a47493"> 1217</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_MASK                   0x800u</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1bd84bad38306a14085dc57cb8728bf"> 1218</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_SHIFT                  11u</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5736b020b63e375c5bc96b2cf7962dc"> 1219</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_WIDTH                  1u</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad55280492564a7807a416e3dffcdb43e"> 1220</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_TWRNMSK_SHIFT))&amp;CAN_CTRL1_TWRNMSK_MASK)</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c3587074ec8b0646ec8c99f659bc90b"> 1221</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_MASK                       0x1000u</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga61cd46b497234d979cda54fa0952b848"> 1222</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_SHIFT                      12u</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3e8112e6932299eeef9a848776ac218"> 1223</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_WIDTH                      1u</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga31da4268dd94f0c37e6644516f037285"> 1224</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_LPB_SHIFT))&amp;CAN_CTRL1_LPB_MASK)</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga24eac1a19c79f750c2ed88506155179d"> 1225</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_MASK                    0x2000u</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaba9b9a37df4f732cbd5b994aafe50eed"> 1226</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_SHIFT                   13u</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gada01a0bdaa34d5ba115955f8b62113bc"> 1227</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_WIDTH                   1u</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga69e5f6be2d853ec679e9515c10d121ba"> 1228</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_CLKSRC_SHIFT))&amp;CAN_CTRL1_CLKSRC_MASK)</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga108c8ae37e8122ea29d48b9e68fbcc43"> 1229</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_MASK                    0x4000u</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga16b53de26664898f76f1cd545181782b"> 1230</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_SHIFT                   14u</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga592748a9f07e48ce0cc832fbd845f25f"> 1231</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_WIDTH                   1u</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4e324211140a9725231ef71eeab312cf"> 1232</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_ERRMSK_SHIFT))&amp;CAN_CTRL1_ERRMSK_MASK)</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafda1924bc397205b585b128187af9634"> 1233</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_MASK                   0x8000u</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9f3df553dda57c9cb36c599ee20bc598"> 1234</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_SHIFT                  15u</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1cd47e5f404a343b3f892d8473fbc6e"> 1235</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_WIDTH                  1u</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae56735c7791c5e7b6123ed17ed5b1a0f"> 1236</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_BOFFMSK_SHIFT))&amp;CAN_CTRL1_BOFFMSK_MASK)</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga204a1f6435e791f02d599543020b4b15"> 1237</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_MASK                     0x70000u</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga667a8faa98245aa9fa5afc6e71b7f640"> 1238</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_SHIFT                    16u</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaadbd2f7c662f760571a7705ce5fbfbe3"> 1239</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_WIDTH                    3u</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaca5a6aa4c0a109e51dc0b26f59b840a4"> 1240</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG2_SHIFT))&amp;CAN_CTRL1_PSEG2_MASK)</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac32963f42638264064b58687c249c994"> 1241</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_MASK                     0x380000u</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab92532aaca53b7fae9c2d9d7186e3a91"> 1242</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_SHIFT                    19u</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad937098c01d6ca6f75288a936a387894"> 1243</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_WIDTH                    3u</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1982e1c68b1837d71d6c39be8e5f21b4"> 1244</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG1_SHIFT))&amp;CAN_CTRL1_PSEG1_MASK)</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10512d44b72e4fcf8fff8052dba9fd3a"> 1245</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_MASK                       0xC00000u</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6fbcc0f866380f763269138136a2a92e"> 1246</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_SHIFT                      22u</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga73970e7dfcefb4da859bf1f0698bd063"> 1247</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_WIDTH                      2u</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3bb08577b4b9ee2cfba3a2f21f840942"> 1248</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RJW_SHIFT))&amp;CAN_CTRL1_RJW_MASK)</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad8d384c87d48a3fc0b1ae52949823818"> 1249</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga762ed1bd89d4db4a6f34a12f8ae0afcf"> 1250</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_SHIFT                  24u</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0ba4cdf5800fb089754c4f513e6dd726"> 1251</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_WIDTH                  8u</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae4f2537b17cd4d3cf314a10cec573fbd"> 1252</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PRESDIV_SHIFT))&amp;CAN_CTRL1_PRESDIV_MASK)</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">/* TIMER Bit Fields */</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa7323a19c6c05a13fdf8489331e9671f"> 1254</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac979f0c3637eddae258cc50c0e9bb9cf"> 1255</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_SHIFT                    0u</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9f85c5846a7a17cec7a080bd2392c0c"> 1256</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_WIDTH                    16u</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga48012976326bd0be5c71b2ce472a19ae"> 1257</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_TIMER_TIMER_SHIFT))&amp;CAN_TIMER_TIMER_MASK)</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">/* RXMGMASK Bit Fields */</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2d7a5f68a7047b3c535a554cc113ef4b"> 1259</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ace67c70d9f25a27ca39ce78cb0034d"> 1260</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_SHIFT                    0u</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8cff1323638f0dbad55bd32ba8c9506a"> 1261</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_WIDTH                    32u</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafff55f047dbc3c1e1bccd43c79897c08"> 1262</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXMGMASK_MG_SHIFT))&amp;CAN_RXMGMASK_MG_MASK)</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">/* RX14MASK Bit Fields */</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4687420a607d4279e24fa93f4b486ec3"> 1264</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e74b131e8180656fe9eb73191b73869"> 1265</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_SHIFT                 0u</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gade5f1f3c4952d881e1ad1b4bac49b292"> 1266</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_WIDTH                 32u</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacbd7b6fc756ed286b025102797e7b562"> 1267</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX14MASK_RX14M_SHIFT))&amp;CAN_RX14MASK_RX14M_MASK)</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">/* RX15MASK Bit Fields */</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf81f33076f662d5f4c737076e36e93b7"> 1269</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420efdd894578fe2a31563c25b58e59"> 1270</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_SHIFT                 0u</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga992426fa26785946c7f9d3335ce5adc1"> 1271</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_WIDTH                 32u</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga442945803e790f2d1173abcee249ae7e"> 1272</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX15MASK_RX15M_SHIFT))&amp;CAN_RX15MASK_RX15M_MASK)</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae4da1b026e86291036b8b7d7e78bffa7"> 1274</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_MASK                    0xFFu</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4f1e9e374563ef6c0502d1a441caf396"> 1275</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_SHIFT                   0u</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad40d083f93f1aa2fe2ed83f5e2d81dee"> 1276</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_WIDTH                   8u</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga821c6b239c15bbb81da5c7abe4c92841"> 1277</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_SHIFT))&amp;CAN_ECR_TXERRCNT_MASK)</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaed0f3cf7cea69b12a5166e67ad58b98e"> 1278</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_MASK                    0xFF00u</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8211d5f10448105a549f3f4085813922"> 1279</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_SHIFT                   8u</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7c409b7a44b10df8fcb7946ef918bfa6"> 1280</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_WIDTH                   8u</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafe28c53e9c183d95b4570010e4529a84"> 1281</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_SHIFT))&amp;CAN_ECR_RXERRCNT_MASK)</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4e4d353d8ea7afb7f2a3c3fa0713087d"> 1282</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST_MASK               0xFF0000u</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0594d718b2edbec48b8b3c74ea2fd114"> 1283</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST_SHIFT              16u</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabb8a043483a64be92317f7c0586f4600"> 1284</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST_WIDTH              8u</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafaa6bf07601f25f1571dda9878821aab"> 1285</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_FAST_SHIFT))&amp;CAN_ECR_TXERRCNT_FAST_MASK)</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf4273c0d85ab83598e88a4e81b5df320"> 1286</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST_MASK               0xFF000000u</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga723e6e34eb2a142b74e264fccb74e13e"> 1287</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST_SHIFT              24u</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga79ca6d44a05f3974f574a881642dd2ba"> 1288</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST_WIDTH              8u</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8489efbee22a28c7e66af868c7685bef"> 1289</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_FAST_SHIFT))&amp;CAN_ECR_RXERRCNT_FAST_MASK)</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">/* ESR1 Bit Fields */</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga18448e13304efd0d4fe37d26c60c3a05"> 1291</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_MASK                     0x2u</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacee94f8f13909a6e02234076eecda564"> 1292</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_SHIFT                    1u</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaba532ff4cd0eff402f08eacf1f333f3f"> 1293</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_WIDTH                    1u</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga18b18c85c59f980be427d8278fdfcd50"> 1294</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ERRINT_SHIFT))&amp;CAN_ESR1_ERRINT_MASK)</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0f997f1d2ad00476745755aa74ce5084"> 1295</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_MASK                    0x4u</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5e04e60e6627e38eaf02023308703a2e"> 1296</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_SHIFT                   2u</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae8f87f324cc4ce133f0f4db381ec79bf"> 1297</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_WIDTH                   1u</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff0660530a96cbb77163056f4b15cd4d"> 1298</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BOFFINT_SHIFT))&amp;CAN_ESR1_BOFFINT_MASK)</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga246ad2ff9dd50d1d6b931b5e42ef90b3"> 1299</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_MASK                         0x8u</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f5f765579cea7bfb561f84e62b96623"> 1300</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_SHIFT                        3u</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe43b3400a795bf9847880417763e8de"> 1301</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_WIDTH                        1u</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaca42a4dc219f1ebacc317ebc69f0ff56"> 1302</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_RX_SHIFT))&amp;CAN_ESR1_RX_MASK)</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c81fa9d3bec21a97a304319968216a8"> 1303</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_MASK                    0x30u</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadb93c702b83c1240d7b1a07fba1b33a3"> 1304</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_SHIFT                   4u</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga617723e41e71e7631ca688d790f42311"> 1305</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_WIDTH                   2u</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga660b16c6a75cea6de61b6e6f37cc43ee"> 1306</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FLTCONF_SHIFT))&amp;CAN_ESR1_FLTCONF_MASK)</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29052f7ad6fc3da4cbcd9dce8ffa59f5"> 1307</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_MASK                         0x40u</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga054c570f7af7ef5b09d3d5f5b3edaa3e"> 1308</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_SHIFT                        6u</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad2ead39fef813161bda231a7d071d247"> 1309</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_WIDTH                        1u</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f420e52c548d94492f13eb76613d87a"> 1310</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_TX_SHIFT))&amp;CAN_ESR1_TX_MASK)</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga68402932c750edd9ad719585c3be03d2"> 1311</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_MASK                       0x80u</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1eccf60cd0f2bf9a3a426f1ff05f8869"> 1312</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_SHIFT                      7u</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga330f06d0ac6b49d9fd678540268d5728"> 1313</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_WIDTH                      1u</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacdada323d3826d06cf2086075d3a7ce1"> 1314</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_IDLE_SHIFT))&amp;CAN_ESR1_IDLE_MASK)</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga805a12fba10c76a26fddedeb8634bbe6"> 1315</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_MASK                      0x100u</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga879a6ef8506f66a73cfc185d6814ee4e"> 1316</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_SHIFT                     8u</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10a17ec1b7c4f4656e920dec79edaef2"> 1317</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_WIDTH                     1u</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6489be400e39ce0e7a9d47e2550ea9c6"> 1318</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_RXWRN_SHIFT))&amp;CAN_ESR1_RXWRN_MASK)</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62d716c6701375e3106853152e62a312"> 1319</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_MASK                      0x200u</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62114b41b2b2c5fb95cedde48d06d361"> 1320</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_SHIFT                     9u</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf2aa4ccb1bf239073cec900162f4e82b"> 1321</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_WIDTH                     1u</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga26d3441b03c7f6817cba1d9ca00b9275"> 1322</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_TXWRN_SHIFT))&amp;CAN_ESR1_TXWRN_MASK)</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8af394ab6bb4356bc5fa71e2278332ad"> 1323</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_MASK                     0x400u</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f22b1b4cc45dbd63a5adb638b7c61a2"> 1324</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_SHIFT                    10u</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e62974140ed4f8be385583a5026e460"> 1325</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_WIDTH                    1u</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga03a999b747b17247dc5a666bbc7dc01c"> 1326</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_STFERR_SHIFT))&amp;CAN_ESR1_STFERR_MASK)</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga85fea1af50a657cc862d71d166949cbd"> 1327</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_MASK                     0x800u</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0efc518d9eecfd7ed1eaefac3fd8ec23"> 1328</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_SHIFT                    11u</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa340ac2c608fbd96bc89508d94092c11"> 1329</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_WIDTH                    1u</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9b24b139d6583eff7940f924d04c39b2"> 1330</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FRMERR_SHIFT))&amp;CAN_ESR1_FRMERR_MASK)</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaafa0a40c19015f5bc060267b18f2433"> 1331</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_MASK                     0x1000u</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1df87f92bcad133cc7c2677958c95ce4"> 1332</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_SHIFT                    12u</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae2c9343c9b142ed6ee2fdddadf5a100c"> 1333</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_WIDTH                    1u</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga71998c76525e920f0aff6a45b93659ce"> 1334</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_CRCERR_SHIFT))&amp;CAN_ESR1_CRCERR_MASK)</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10e077761a90dda3310ffc53a98569a7"> 1335</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_MASK                     0x2000u</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe4b1042038801b2ec9d302339d6869b"> 1336</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_SHIFT                    13u</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8cc0dc00d66265fb049edfe78a0e99d9"> 1337</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_WIDTH                    1u</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae0b4d378b874d909f2b933747fb5495d"> 1338</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ACKERR_SHIFT))&amp;CAN_ESR1_ACKERR_MASK)</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd6b78abb7a9321af68208f318c7c116"> 1339</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_MASK                    0x4000u</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga949e83e6333f8b4ddd5b2fb77585e2e9"> 1340</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_SHIFT                   14u</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae455b7d8692c87c0118b3d75a45983cc"> 1341</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_WIDTH                   1u</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga18c6fa237df2b84de1ccdd6559067012"> 1342</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT0ERR_SHIFT))&amp;CAN_ESR1_BIT0ERR_MASK)</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8a260202c5a157354042a1fba8cbc882"> 1343</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_MASK                    0x8000u</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2118504746ecc7ba810d5ed44dd7c31f"> 1344</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_SHIFT                   15u</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga35914593a2c21bd18f15478fcb4a3b04"> 1345</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_WIDTH                   1u</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadcf0d7421f22e1c539fd0bf962e14760"> 1346</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT1ERR_SHIFT))&amp;CAN_ESR1_BIT1ERR_MASK)</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf0e71745a764581c68a93feef2db8602"> 1347</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_MASK                    0x10000u</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafcbf44277d9766061369a79e2ff761a2"> 1348</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_SHIFT                   16u</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3df47e3494cf35ed3c0560fcb276b4e4"> 1349</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_WIDTH                   1u</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9e4f302b482022dd82b1d7cc87c6a4c"> 1350</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_RWRNINT_SHIFT))&amp;CAN_ESR1_RWRNINT_MASK)</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf6b96813ed300d4649d7daec40351861"> 1351</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_MASK                    0x20000u</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga651c6aee47d004060a9dbc10369cf784"> 1352</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_SHIFT                   17u</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaac13672fc76159c28d1e450ba88db53d"> 1353</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_WIDTH                   1u</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga079adcad12a24e74394371bcddbf5f6a"> 1354</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_TWRNINT_SHIFT))&amp;CAN_ESR1_TWRNINT_MASK)</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga908135f00230ede2890a9db408908d34"> 1355</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_MASK                      0x40000u</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bd04d8052247b76f7bde4e6d936c0ac"> 1356</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_SHIFT                     18u</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga76ff275552c8d1bfc70251ec93fd4582"> 1357</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_WIDTH                     1u</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac7e58600ff2c0832fa03393a3cfc10e7"> 1358</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_SYNCH_SHIFT))&amp;CAN_ESR1_SYNCH_MASK)</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacc187e03ab8b0ad446e8b2d61e9efd85"> 1359</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT_MASK                0x80000u</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad6282ede6a2a673a6176e35ef753fef7"> 1360</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT_SHIFT               19u</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac7ae1193d6adfce9a6852751d875e8f3"> 1361</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT_WIDTH               1u</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1509aaf00f67ffef3f9a230908657d53"> 1362</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BOFFDONEINT_SHIFT))&amp;CAN_ESR1_BOFFDONEINT_MASK)</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa207169406659634bb5c4b0119f691e2"> 1363</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST_MASK                0x100000u</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga987079eb62436d3402a91fe2590007b4"> 1364</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST_SHIFT               20u</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6bf2a2cfa479c99409e344058b5e58b0"> 1365</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST_WIDTH               1u</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab627d10577a4932640fd17cd1749b2e6"> 1366</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ERRINT_FAST_SHIFT))&amp;CAN_ESR1_ERRINT_FAST_MASK)</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga23d9babcfaa0485d54b43a5482f5cffd"> 1367</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR_MASK                     0x200000u</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4246c8c04625772797192d6b2cf0abbf"> 1368</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR_SHIFT                    21u</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1a4bc19191c5e4f9bf0e227765e7fd54"> 1369</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR_WIDTH                    1u</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8023f296f1ea75b2251cbc6ac3b7cf48"> 1370</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ERROVR_SHIFT))&amp;CAN_ESR1_ERROVR_MASK)</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3970b13d59729690e323290255c65245"> 1371</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST_MASK                0x4000000u</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4e50641748ad6396327697dd8e571d0e"> 1372</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST_SHIFT               26u</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ce8e05e322471f64e6372bf2f9a0aef"> 1373</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST_WIDTH               1u</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga105a6229ddc4539062666cd135afe1e0"> 1374</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_STFERR_FAST_SHIFT))&amp;CAN_ESR1_STFERR_FAST_MASK)</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad7b48fcc1cc368fcfa45b15c46275e1e"> 1375</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST_MASK                0x8000000u</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7edc93798074cbaeaa0ecbba27bbcf3c"> 1376</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST_SHIFT               27u</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4d32d71eb7fad66c07ef2165cc9a64d9"> 1377</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST_WIDTH               1u</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5b7f1146f97c6017e6d95804c131b1b7"> 1378</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FRMERR_FAST_SHIFT))&amp;CAN_ESR1_FRMERR_FAST_MASK)</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga339bced7cf644ae7324cbda147a43136"> 1379</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST_MASK                0x10000000u</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae49b2e895e31c050f7f856e0b80d635d"> 1380</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST_SHIFT               28u</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga144bef7e6cc4bb56cde18462a5ff3dc5"> 1381</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST_WIDTH               1u</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafe7d216d2643131da03bbb1f5aa22113"> 1382</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_CRCERR_FAST_SHIFT))&amp;CAN_ESR1_CRCERR_FAST_MASK)</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga32702ffebc21529b3502c8a9e4175b45"> 1383</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST_MASK               0x40000000u</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0b5a9289aff2f78c0b3468275a37e129"> 1384</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST_SHIFT              30u</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae20ad91bbfa4b7b40a250524bbfff936"> 1385</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST_WIDTH              1u</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga693505a42ed6377c2b051e5c4b1159f9"> 1386</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT0ERR_FAST_SHIFT))&amp;CAN_ESR1_BIT0ERR_FAST_MASK)</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafe38efae9709dfcc76b69391734ed675"> 1387</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST_MASK               0x80000000u</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5ea2a5e68758bad3e762abd3325805ca"> 1388</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST_SHIFT              31u</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga38a2663b356b3e3c983662138c551608"> 1389</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST_WIDTH              1u</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae65a4070a008704a57bae6df9c3df6b1"> 1390</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT1ERR_FAST_SHIFT))&amp;CAN_ESR1_BIT1ERR_FAST_MASK)</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">/* IMASK1 Bit Fields */</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6312052ac35a0cc15147d327c34f0eaa"> 1392</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf2f9432da850232fc18a714e3b24da4d"> 1393</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M_SHIFT               0u</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabcc0a404b02ea4c2c356f96ba641f64e"> 1394</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M_WIDTH               32u</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9693e4068830ff8558b62c03d3ce725f"> 1395</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IMASK1_BUF31TO0M_SHIFT))&amp;CAN_IMASK1_BUF31TO0M_MASK)</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">/* IFLAG1 Bit Fields */</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d36a4819a3f3bf511cea99565f3e852"> 1397</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_MASK                    0x1u</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae705acf892fbfc2484510abc75a3ef18"> 1398</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_SHIFT                   0u</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga489ab92f32effae5a886204dea81ff4c"> 1399</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_WIDTH                   1u</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe3fa8b21388db4569d473100c2430df"> 1400</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF0I_SHIFT))&amp;CAN_IFLAG1_BUF0I_MASK)</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ea95efbf4b491b30529894ea5fd1e70"> 1401</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_MASK                 0x1Eu</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51d99b1c0de884a6dda6fba3e6826284"> 1402</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_SHIFT                1u</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab8dc8a80d78e83718dfecc63485420dd"> 1403</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_WIDTH                4u</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad4583f1077fc726db7f83935fb6c4299"> 1404</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF4TO1I_SHIFT))&amp;CAN_IFLAG1_BUF4TO1I_MASK)</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5ba2a22d90a915a0504e74e0be2ae46e"> 1405</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_MASK                    0x20u</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4eef45eb97993797f0e4d25d84ae98ae"> 1406</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_SHIFT                   5u</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8c2e7ef7b72369a5b50858914dde6635"> 1407</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_WIDTH                   1u</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9d908ce40d42cbe9f4ce3d5385f60971"> 1408</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF5I_SHIFT))&amp;CAN_IFLAG1_BUF5I_MASK)</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0aec3c62d96f6f8e8afd046065838df7"> 1409</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_MASK                    0x40u</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac3a088607f853fdddfc0011293e1c336"> 1410</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_SHIFT                   6u</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5eee1229b6f1e6cbb608637798f40574"> 1411</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_WIDTH                   1u</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4131fe10aefcc05c8591014b6f17b9a1"> 1412</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF6I_SHIFT))&amp;CAN_IFLAG1_BUF6I_MASK)</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacc148d0c9e26a80f08110dc2c5045809"> 1413</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_MASK                    0x80u</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga327609a9678df5c8c34053d43b550422"> 1414</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_SHIFT                   7u</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a4d067d3f4d126a3673bc427bc24c1d"> 1415</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_WIDTH                   1u</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa2ab257085569b360f70572f76bd92c4"> 1416</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF7I_SHIFT))&amp;CAN_IFLAG1_BUF7I_MASK)</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga70c705b79c7bd7451ebdee6bc0ba6f1c"> 1417</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_MASK                0xFFFFFF00u</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeb0d9f42c855b318796736ab6cc2de75"> 1418</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_SHIFT               8u</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga63e61d14e663185e0b3438d04803749c"> 1419</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_WIDTH               24u</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4355b6ce0f94c35f6a96ad4ad4165502"> 1420</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF31TO8I_SHIFT))&amp;CAN_IFLAG1_BUF31TO8I_MASK)</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">/* CTRL2 Bit Fields */</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga255ab1d35cde66e8b6d33ba97341ffa1"> 1422</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS_MASK                  0x800u</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2831ae01e35f429e907332821e597472"> 1423</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS_SHIFT                 11u</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad438f51370821fcaec0c4010122de705"> 1424</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS_WIDTH                 1u</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga18f68bfe0afde96b2340aff21e6cf211"> 1425</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_EDFLTDIS_SHIFT))&amp;CAN_CTRL2_EDFLTDIS_MASK)</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafe9181e468cdc084be268f50c973bd74"> 1426</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN_MASK                0x1000u</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaa6701c8e634af4c97cb961a4a866c43"> 1427</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN_SHIFT               12u</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac2edd1e1581ef199d1cff67bc0dcd11e"> 1428</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN_WIDTH               1u</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga675cb5ec0c7f83295a38e20997d3b07e"> 1429</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_ISOCANFDEN_SHIFT))&amp;CAN_CTRL2_ISOCANFDEN_MASK)</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3ddba7226a6ef6e03c7c371dfc5c0122"> 1430</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN_MASK                   0x4000u</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5ee9a81f43f14f7c7b348230ca7deba7"> 1431</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN_SHIFT                  14u</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7f9cd922d6ab47386d360b0aee03535b"> 1432</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN_WIDTH                  1u</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b1d4d818198e05265bd9ce5fb603ae0"> 1433</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_PREXCEN_SHIFT))&amp;CAN_CTRL2_PREXCEN_MASK)</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga648be5db9c6eb1b99cecfdb911826488"> 1434</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC_MASK                 0x8000u</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0b6ef1cdca0d4538dc1dc1dadde3d8e7"> 1435</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC_SHIFT                15u</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga861ddca6e3641875f316242a74bddd52"> 1436</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC_WIDTH                1u</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaff59a82e0fa051f68e9c9d01ac5c3a5"> 1437</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TIMER_SRC_SHIFT))&amp;CAN_CTRL2_TIMER_SRC_MASK)</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf49e8d44f1f8993cda6e29a36c7a90f"> 1438</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_MASK                     0x10000u</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae0e425b33b8b975d6a33b8e090e040e8"> 1439</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_SHIFT                    16u</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0eb99929410d9f084d4978270a85f6c6"> 1440</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_WIDTH                    1u</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2547b5f362d990918b1ced1cf4353fcd"> 1441</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_EACEN_SHIFT))&amp;CAN_CTRL2_EACEN_MASK)</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5776a65b75ea42afc810081a66d4e1b4"> 1442</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_MASK                       0x20000u</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga143cc0bdd4c88978ccbe42849d3fc038"> 1443</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_SHIFT                      17u</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga801cd92087fd5f7a9390e31df7c7f0ce"> 1444</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_WIDTH                      1u</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga66b21575faf0521122b5e003ceab6311"> 1445</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RRS_SHIFT))&amp;CAN_CTRL2_RRS_MASK)</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7f07676c379363d679cfcb6c362e1cc6"> 1446</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_MASK                       0x40000u</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga868c342244c921f9824c4d0c172f4081"> 1447</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_SHIFT                      18u</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0451ca425fd08364b1be8df0ecc29a46"> 1448</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_WIDTH                      1u</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b11690b246208695bd80ce92b21982a"> 1449</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_MRP_SHIFT))&amp;CAN_CTRL2_MRP_MASK)</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga50bd2b3ca86be2357515614d717e8167"> 1450</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_MASK                      0xF80000u</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac9265ea7ee9b07803fdb62c92aa85ea0"> 1451</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_SHIFT                     19u</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5547ee6a38933ee55d27195b7d43eb6"> 1452</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_WIDTH                     5u</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6fa49bff7c2059e6da16b4442e09814e"> 1453</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TASD_SHIFT))&amp;CAN_CTRL2_TASD_MASK)</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2cf8e472f27dccf6b1e9b9af80f76542"> 1454</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_MASK                      0xF000000u</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga573803e007b6904ec3b8c5ab45acf33e"> 1455</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_SHIFT                     24u</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga32b384fd5f8a6c7ee7e3d35ae129be9e"> 1456</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_WIDTH                     4u</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51f2e92ec3d4aed43f48ede13f13457b"> 1457</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RFFN_SHIFT))&amp;CAN_CTRL2_RFFN_MASK)</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga57d4203e1256d40017f0e1243d54d6e3"> 1458</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK_MASK               0x40000000u</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5323ab2c38c1c4c2f3ae6c8231dd81f2"> 1459</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK_SHIFT              30u</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b3aab17feda786a4cb722ffdab22e89"> 1460</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK_WIDTH              1u</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bab615e82ff26eca730583efccb20f5"> 1461</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_BOFFDONEMSK_SHIFT))&amp;CAN_CTRL2_BOFFDONEMSK_MASK)</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d1fee40eeba5dd5d8d230dd4e1422a5"> 1462</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST_MASK               0x80000000u</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga30d5bba8df1805c1a28d7b1be5d42d8b"> 1463</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST_SHIFT              31u</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaba958a14e694c0a0c16f08f41cae4475"> 1464</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST_WIDTH              1u</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6f8830ec99869e601f0b79b537e8eb56"> 1465</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_ERRMSK_FAST_SHIFT))&amp;CAN_CTRL2_ERRMSK_FAST_MASK)</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">/* ESR2 Bit Fields */</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8e8d269c3e59c20582dd8d0c5ea07daf"> 1467</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_MASK                        0x2000u</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5b6c49733501a621096ab8226acafd0"> 1468</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_SHIFT                       13u</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7e864f04e95a970352b987ace28b43dc"> 1469</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_WIDTH                       1u</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa84c646a497b2869782d476fc1763683"> 1470</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_IMB_SHIFT))&amp;CAN_ESR2_IMB_MASK)</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5fc376e62f61a97583edf7a54b8753be"> 1471</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_MASK                        0x4000u</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7c22b4e9fdd8beae74e86b256db23665"> 1472</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_SHIFT                       14u</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad64f165e92c51821e78ae2c7aeda0a07"> 1473</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_WIDTH                       1u</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bbc482aa4817f4f14db99132c7ea123"> 1474</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_VPS_SHIFT))&amp;CAN_ESR2_VPS_MASK)</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga864e9e1cd2a2b0e354b284bd5488f29e"> 1475</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_MASK                       0x7F0000u</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gace1651295c821917bb5b37915baa3771"> 1476</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_SHIFT                      16u</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga624b463f2cf5865f33e8e3239dc7b15e"> 1477</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_WIDTH                      7u</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf5f092143c11fc809fc6a6108828bfe7"> 1478</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_LPTM_SHIFT))&amp;CAN_ESR2_LPTM_MASK)</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">/* CRCR Bit Fields */</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga84c305cf0ec60d0624b454e280c69c4b"> 1480</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_MASK                      0x7FFFu</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga56fca714ec47e9786fdf7e9378c660aa"> 1481</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_SHIFT                     0u</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga49da4443ce75221aad795eba7250725a"> 1482</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_WIDTH                     15u</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0349217f6b6cb17e679907753cb1b580"> 1483</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_TXCRC_SHIFT))&amp;CAN_CRCR_TXCRC_MASK)</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8b17ddaa608ead97f25b59e5919d079c"> 1484</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_MASK                      0x7F0000u</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d18c789e52dbae45dc581a3327a1bde"> 1485</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_SHIFT                     16u</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bf2502438692d3bf66b1a46eece2470"> 1486</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_WIDTH                     7u</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadf313688a0803a57a7daa1f21876c6c7"> 1487</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_MBCRC_SHIFT))&amp;CAN_CRCR_MBCRC_MASK)</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">/* RXFGMASK Bit Fields */</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5db0253c73d24a846f3f3ce6cd67e74c"> 1489</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga65e590b20d692e367f4ee9dc8a4585e2"> 1490</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_SHIFT                   0u</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff7ccc90d329ec2e17315b95896cfbad"> 1491</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_WIDTH                   32u</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9f806f5a8e9cd528fe08688ef1794e5"> 1492</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFGMASK_FGM_SHIFT))&amp;CAN_RXFGMASK_FGM_MASK)</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">/* RXFIR Bit Fields */</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga097ddfd77b23ddd23341d8ea269ce64b"> 1494</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_MASK                     0x1FFu</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a1b5e43de75851c0bdc5690c1715a14"> 1495</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_SHIFT                    0u</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad4c6d058b144e1620c843ee46d5df432"> 1496</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_WIDTH                    9u</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadffc40bb06741a25f5370981de441db3"> 1497</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFIR_IDHIT_SHIFT))&amp;CAN_RXFIR_IDHIT_MASK)</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">/* CBT Bit Fields */</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4124d5508b61005b7d299a50256df4a9"> 1499</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2_MASK                      0x1Fu</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeb5a829131259edac69ec87339b25d0b"> 1500</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2_SHIFT                     0u</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafdb945731b2fb88fb889744eb884bb1e"> 1501</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2_WIDTH                     5u</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab897fec7f1ec23c9f323ea4b9e284d57"> 1502</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPSEG2_SHIFT))&amp;CAN_CBT_EPSEG2_MASK)</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga45d5e87ccab4533cd0bdc26e12761fe3"> 1503</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1_MASK                      0x3E0u</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga535125304ba608e4c3b7881b43c83a64"> 1504</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1_SHIFT                     5u</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7ded15f0c81cb97eb62e6dc01f3107e5"> 1505</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1_WIDTH                     5u</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf59f192bc6409ac2a8963c093b0d2f2"> 1506</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPSEG1_SHIFT))&amp;CAN_CBT_EPSEG1_MASK)</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3174bcd83bb233ade8a0f6ac244a3ada"> 1507</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG_MASK                    0xFC00u</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf9409d92bd26595e54736f10ccf107ce"> 1508</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG_SHIFT                   10u</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabea5072e032981945dd8b7b0772c9957"> 1509</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG_WIDTH                   6u</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa504ed9ec920a796dd205ced3dcebd4b"> 1510</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPROPSEG_SHIFT))&amp;CAN_CBT_EPROPSEG_MASK)</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga44e79ff16f5e8335401870089a260d2a"> 1511</a></span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW_MASK                        0x1F0000u</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaddd06eec2fdc03202cbef53c3d896676"> 1512</a></span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW_SHIFT                       16u</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6897f82f4084772d023bbe86a2f2a96f"> 1513</a></span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW_WIDTH                       5u</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga05ea8eb0d4d66457e0857c23186290f7"> 1514</a></span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_ERJW_SHIFT))&amp;CAN_CBT_ERJW_MASK)</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga98948807dd62b122f90594606ebfb98f"> 1515</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV_MASK                    0x7FE00000u</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga52fb1fe76876cd7572069ac0b72b467f"> 1516</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV_SHIFT                   21u</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1e9e18b34ed65bae21b476c90e185329"> 1517</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV_WIDTH                   10u</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa29d69b78fc3fed91aaf47397607b127"> 1518</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPRESDIV_SHIFT))&amp;CAN_CBT_EPRESDIV_MASK)</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10653d98a9eab530fd39987c77548c37"> 1519</a></span>&#160;<span class="preprocessor">#define CAN_CBT_BTF_MASK                         0x80000000u</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d86845977c1cebeed3f455723caa0a4"> 1520</a></span>&#160;<span class="preprocessor">#define CAN_CBT_BTF_SHIFT                        31u</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8e05f68d6d24713fb5243dd3cbe89f92"> 1521</a></span>&#160;<span class="preprocessor">#define CAN_CBT_BTF_WIDTH                        1u</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0f72a37fe3a16dac49e7b34e1e7af298"> 1522</a></span>&#160;<span class="preprocessor">#define CAN_CBT_BTF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_BTF_SHIFT))&amp;CAN_CBT_BTF_MASK)</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">/* RAMn Bit Fields */</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5bc87e14c4be43229321145f580d2d1e"> 1524</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3_MASK                0xFFu</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafdffdf1d9ea5d872d808ef147a0a06c4"> 1525</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3_SHIFT               0u</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7f10ac04bd257550f44d52a06906b7f3"> 1526</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3_WIDTH               8u</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5edd556c4552c61bcaca103586aa6eb4"> 1527</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_3_SHIFT))&amp;CAN_RAMn_DATA_BYTE_3_MASK)</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga240f3f5899859ad578d8888daceb5b56"> 1528</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2_MASK                0xFF00u</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf4ca7b0ca65cde443ba4342e4504aafb"> 1529</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2_SHIFT               8u</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab74280ecacefe00b41376bacacf808f9"> 1530</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2_WIDTH               8u</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga57d712abdb495d3cc07cf8ad19c6daa9"> 1531</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_2_SHIFT))&amp;CAN_RAMn_DATA_BYTE_2_MASK)</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8734393e28ad1ec275e91dbba033e070"> 1532</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1_MASK                0xFF0000u</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1e9c1c51c42d465a562cf642a6460c66"> 1533</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1_SHIFT               16u</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae25d0bd13d10a5c77143500968b6b7e1"> 1534</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1_WIDTH               8u</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7b3b94d54243c418538494458eb030e4"> 1535</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_1_SHIFT))&amp;CAN_RAMn_DATA_BYTE_1_MASK)</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6fe2a23b8402d33369f48757512a8893"> 1536</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0_MASK                0xFF000000u</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a97511e4e514c45c6fb3bdc3d1a5b4d"> 1537</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0_SHIFT               24u</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf79a6b4095a5c49a102aa5221b9503c4"> 1538</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0_WIDTH               8u</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9bc364fa8b50be510214ac2695def750"> 1539</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_0_SHIFT))&amp;CAN_RAMn_DATA_BYTE_0_MASK)</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">/* RXIMR Bit Fields */</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3cef91282e43c8e5d2c30e65d375f964"> 1541</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3dd7acc84e521ca0a05beb33f7b434c"> 1542</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_SHIFT                       0u</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga038f91f262509a56aa5881ba12949209"> 1543</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_WIDTH                       32u</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab51c9bf30934a1eec4e00ac689d76540"> 1544</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXIMR_MI_SHIFT))&amp;CAN_RXIMR_MI_MASK)</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">/* CTRL1_PN Bit Fields */</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga978c6e9bce6b7ac8a711229cfcbbd88e"> 1546</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS_MASK                    0x3u</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9a9ecb1bfb74719a7b2e68cfd5529b68"> 1547</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS_SHIFT                   0u</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4797f6c778405c7ffacffb2eb7c2482a"> 1548</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS_WIDTH                   2u</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga714713d68c82d8f44a45767b4b094bb6"> 1549</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_FCS_SHIFT))&amp;CAN_CTRL1_PN_FCS_MASK)</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6991d3031bc4db19b5bf6bdc268942c1"> 1550</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS_MASK                   0xCu</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac69d039fc81e540595f22f1eb1343387"> 1551</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS_SHIFT                  2u</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga27b48cc4a9fc858205c9c2e4c5ab1164"> 1552</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS_WIDTH                  2u</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa3a4b9ddc918917e3e6e6ac32babb4d3"> 1553</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_IDFS_SHIFT))&amp;CAN_CTRL1_PN_IDFS_MASK)</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ff7b7b704738b5592be6c07a7f2286e"> 1554</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS_MASK                   0x30u</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga659a9915dd1e721a931c41ad6422ef62"> 1555</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS_SHIFT                  4u</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9f5511b59aa1dbd1ddbb651db492594"> 1556</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS_WIDTH                  2u</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga824798eedc161a41c66959309f8ad13b"> 1557</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_PLFS_SHIFT))&amp;CAN_CTRL1_PN_PLFS_MASK)</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d5095ca99a5944c622c9914ddd05185"> 1558</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH_MASK                 0xFF00u</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga59cd02820741dcc9c644dc1356339ac7"> 1559</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH_SHIFT                8u</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2e65bc02665fde18c3d2d93db779be74"> 1560</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH_WIDTH                8u</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e6d35ed8ad87d4e0f3edcf49c55d771"> 1561</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_NMATCH_SHIFT))&amp;CAN_CTRL1_PN_NMATCH_MASK)</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8095aef9e7e8d1378990c6c59e539dfd"> 1562</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK_MASK               0x10000u</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabb317a1df51d0d74119da956f6537dce"> 1563</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK_SHIFT              16u</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3655d709e198df7bde9961a9a19d24f"> 1564</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK_WIDTH              1u</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga601a182593c087d9ce001d24602a7b78"> 1565</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_WUMF_MSK_SHIFT))&amp;CAN_CTRL1_PN_WUMF_MSK_MASK)</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2440ff84adbe408f7bdd4724cb376884"> 1566</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK_MASK               0x20000u</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga43deae6fd68e185427bb587c05e564d6"> 1567</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK_SHIFT              17u</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa82ece42de124b39d5c832c08692de7a"> 1568</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK_WIDTH              1u</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacb07c9aa943cf35ab5742d9c09284811"> 1569</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_WTOF_MSK_SHIFT))&amp;CAN_CTRL1_PN_WTOF_MSK_MASK)</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">/* CTRL2_PN Bit Fields */</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaef71eb8f3bac42735d7d9e1e5974b430"> 1571</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO_MASK                0xFFFFu</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga46ecc58a60e2ca2fdb5ed0401955d3d4"> 1572</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO_SHIFT               0u</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8ba327146403e6c0b4bbb7661a2f6f7a"> 1573</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO_WIDTH               16u</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa19154adc9faabe9cadfc55774a75d3a"> 1574</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_PN_MATCHTO_SHIFT))&amp;CAN_CTRL2_PN_MATCHTO_MASK)</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">/* WU_MTC Bit Fields */</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad050cda396a30fe353b632c13cb73b34"> 1576</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER_MASK                 0xFF00u</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac697819e3f7d99476841fc6996980df4"> 1577</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER_SHIFT                8u</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae6bb8eadf0a26e61213703d4692a9e7e"> 1578</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER_WIDTH                8u</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0aa29d8488ea37fb3fc20d926d516f0f"> 1579</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WU_MTC_MCOUNTER_SHIFT))&amp;CAN_WU_MTC_MCOUNTER_MASK)</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaae96fa7cda0b62d132d5dd1afc88f58a"> 1580</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF_MASK                     0x10000u</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga03a46578c6b5747b38144e3222c2e598"> 1581</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF_SHIFT                    16u</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad02b34b6d488d0c9802e818e69c5e229"> 1582</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF_WIDTH                    1u</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga646845f26de63b032fda06971275eb59"> 1583</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WU_MTC_WUMF_SHIFT))&amp;CAN_WU_MTC_WUMF_MASK)</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaf34b91bad88a31cf0ff06d4b121161e"> 1584</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF_MASK                     0x20000u</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad10bc634c7189739b1cf3d167741edcb"> 1585</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF_SHIFT                    17u</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51dbb85781ff2ce857927d2e69b6b50a"> 1586</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF_WIDTH                    1u</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga573d1e2b4fefab5a55731707903a50c5"> 1587</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WU_MTC_WTOF_SHIFT))&amp;CAN_WU_MTC_WTOF_MASK)</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">/* FLT_ID1 Bit Fields */</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf2d9448d5e348af7e0f54da922046ff"> 1589</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1_MASK                 0x1FFFFFFFu</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga48544eca2311fd8a9b8141e0b60a1a3b"> 1590</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1_SHIFT                0u</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf533b9924f665187040ccc67676a5746"> 1591</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1_WIDTH                29u</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0319e52a994f8a7600688f938f32a0ee"> 1592</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID1_FLT_ID1_SHIFT))&amp;CAN_FLT_ID1_FLT_ID1_MASK)</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5bb7d95b4e0fff8fcb6774ecf076de12"> 1593</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR_MASK                 0x20000000u</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga98f3089427556d31cc1fd4899c79ac47"> 1594</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR_SHIFT                29u</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab1739bf9af5a482d6972c05c13b06bdf"> 1595</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR_WIDTH                1u</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2790cb04e34d711c57ac718f01d75090"> 1596</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID1_FLT_RTR_SHIFT))&amp;CAN_FLT_ID1_FLT_RTR_MASK)</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaef565967274c0ce3c8c090e84fdf4671"> 1597</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE_MASK                 0x40000000u</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga58ec5b0c68182cdde5604f2389629206"> 1598</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE_SHIFT                30u</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf0119c9ea47d7f45586ce9bce57386a3"> 1599</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE_WIDTH                1u</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaf7320f760d3da02326551ca845eb308"> 1600</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID1_FLT_IDE_SHIFT))&amp;CAN_FLT_ID1_FLT_IDE_MASK)</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">/* FLT_DLC Bit Fields */</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabb86151e356105a61a5bcbe9f76e762c"> 1602</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI_MASK              0xFu</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga39110431874840f3959c4dcac0a29b41"> 1603</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI_SHIFT             0u</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9c888c1de16bd24aa87c8ce3f422f2e0"> 1604</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI_WIDTH             4u</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga95fc78e5122917f85acda3b0d5e7c537"> 1605</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_DLC_FLT_DLC_HI_SHIFT))&amp;CAN_FLT_DLC_FLT_DLC_HI_MASK)</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6ebd5e208d0640ccccdaa8b26dfaebb3"> 1606</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO_MASK              0xF0000u</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0b62e48f66b9784cb002a3db54d2e84e"> 1607</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO_SHIFT             16u</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga56da917086ad65356052bd5834b77d86"> 1608</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO_WIDTH             4u</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab591a53d9bea707492eb224dc7325252"> 1609</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_DLC_FLT_DLC_LO_SHIFT))&amp;CAN_FLT_DLC_FLT_DLC_LO_MASK)</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">/* PL1_LO Bit Fields */</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga762f52ec3af4fe0be8b4d5b095a1bd4a"> 1611</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3_MASK              0xFFu</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaef409b61980423bbd387bc7b8c3a4468"> 1612</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3_SHIFT             0u</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac17c883e02562b58789a3f8148eb0d25"> 1613</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3_WIDTH             8u</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga320a064985b6f2528d47ff2fa43e17e7"> 1614</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_3_SHIFT))&amp;CAN_PL1_LO_Data_byte_3_MASK)</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga956c7e9f1d609e3a562383327f1114a2"> 1615</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2_MASK              0xFF00u</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d78472da82414978e983715172e900d"> 1616</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2_SHIFT             8u</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad18677e32969dcf48a9d6acad045bd78"> 1617</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2_WIDTH             8u</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3bcf53edd37f230bbd93d2e504df54de"> 1618</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_2_SHIFT))&amp;CAN_PL1_LO_Data_byte_2_MASK)</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab131ce1cf3dc36569af0943139e75238"> 1619</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1_MASK              0xFF0000u</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacab658ea8ffbf2169d578ec3d4c39ca2"> 1620</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1_SHIFT             16u</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga94d44f0ced17a06ba526ad8187adb918"> 1621</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1_WIDTH             8u</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gace7c270c6e3b9b8a2c82955d5b42e5bb"> 1622</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_1_SHIFT))&amp;CAN_PL1_LO_Data_byte_1_MASK)</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62b61783b51cbe43568b1b1a2b30912f"> 1623</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0_MASK              0xFF000000u</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad927fc014f7611737f1e775879c349ce"> 1624</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0_SHIFT             24u</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3d7d117c743d7297dc1d674715a8d637"> 1625</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0_WIDTH             8u</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac236f0e4f8654453d86b33c6a3d2f87f"> 1626</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_0_SHIFT))&amp;CAN_PL1_LO_Data_byte_0_MASK)</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">/* PL1_HI Bit Fields */</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7b6b9677cb68349f47a359674af67fd0"> 1628</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7_MASK              0xFFu</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga03151e5c43727efe0e17653152ea15db"> 1629</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7_SHIFT             0u</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7303cbcc113236f39f32a7483a394f12"> 1630</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7_WIDTH             8u</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8baf251e21958023e3476119e5fa4da1"> 1631</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_7_SHIFT))&amp;CAN_PL1_HI_Data_byte_7_MASK)</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaec859fdb5f29b21362a8c26e4e7688cb"> 1632</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6_MASK              0xFF00u</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacdd9bfd5b6ec7141b91a48baa7813440"> 1633</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6_SHIFT             8u</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga88d47913b5e69942ca23eaed8c740f2f"> 1634</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6_WIDTH             8u</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae224c9646e9aa3cbc2f796ad0ded100c"> 1635</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_6_SHIFT))&amp;CAN_PL1_HI_Data_byte_6_MASK)</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9afcb7930f7eb7ddce14ee09292cb412"> 1636</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5_MASK              0xFF0000u</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga03d6ed876a89e03bdf1dbf94931a066f"> 1637</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5_SHIFT             16u</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1b050b1f5f999a10817864301ac56d1"> 1638</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5_WIDTH             8u</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1825b39eb4119779050b99866c97a9a8"> 1639</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_5_SHIFT))&amp;CAN_PL1_HI_Data_byte_5_MASK)</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7e2420a10347c4849b2bbbb8cc322a53"> 1640</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4_MASK              0xFF000000u</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaabac7372e27c83d5a29ad45d3ebeff9f"> 1641</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4_SHIFT             24u</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga03ab19a768699ae86645fe84aa45b646"> 1642</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4_WIDTH             8u</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0b80a48b02541e80ab8e447ab953f911"> 1643</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_4_SHIFT))&amp;CAN_PL1_HI_Data_byte_4_MASK)</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">/* FLT_ID2_IDMASK Bit Fields */</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabbed143ea36f3dc3cc33457d6888a581"> 1645</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_MASK   0x1FFFFFFFu</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaedc0c5b912de5957c813f62c8e7c686a"> 1646</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_SHIFT  0u</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3208a4133e722fef3ea7b34b3e5cad1d"> 1647</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_WIDTH  29u</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaede182045c45bc8a3b1bc96bf13c0afd"> 1648</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK(x)     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_SHIFT))&amp;CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_MASK)</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7fc805f64488cafd3e3df892e9b21ead"> 1649</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK_MASK          0x20000000u</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad904e73a317567776ef917869b730151"> 1650</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK_SHIFT         29u</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab5f5e64366f40f5e24334379d7586834"> 1651</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK_WIDTH         1u</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2a7dda39c6dc65cde88f403b07dd8a5b"> 1652</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID2_IDMASK_RTR_MSK_SHIFT))&amp;CAN_FLT_ID2_IDMASK_RTR_MSK_MASK)</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7e742e0b769d7e07c94f61a3fb3853f8"> 1653</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK_MASK          0x40000000u</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8817b5fdf903f6206c1fb4e0c1f73ba9"> 1654</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK_SHIFT         30u</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga95afdc0002f95577ac277d11c3b909e3"> 1655</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK_WIDTH         1u</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga857329e41af72804fe47cc98ec45c607"> 1656</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID2_IDMASK_IDE_MSK_SHIFT))&amp;CAN_FLT_ID2_IDMASK_IDE_MSK_MASK)</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">/* PL2_PLMASK_LO Bit Fields */</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga648f4fa6833a6396641a846a2a4de6a8"> 1658</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3_MASK       0xFFu</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6af9c39ab4093839b40e9ba2e764a181"> 1659</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3_SHIFT      0u</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2a47b10a5fcc7bcca7b3d29c80880b81"> 1660</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3_WIDTH      8u</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf021eda5ad1c68d2619baf6fd7d39573"> 1661</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_3_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_3_MASK)</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga73345adb83b80be56a9ec847238e1378"> 1662</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2_MASK       0xFF00u</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga253ad25a52c202327c94e9c44e740dad"> 1663</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2_SHIFT      8u</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad94389a7c7d7b3e4844bd96f55b233bc"> 1664</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2_WIDTH      8u</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5cffaf00ac55e96e1b555b9a06d95daf"> 1665</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_2_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_2_MASK)</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadbd8517e94ac1f48807c3e03a2bc44b3"> 1666</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1_MASK       0xFF0000u</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga115d94f71b9053dfdf64c8ad0738712d"> 1667</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1_SHIFT      16u</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacac90c4523771089891408401d355ded"> 1668</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1_WIDTH      8u</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf157800deb0a23251ccdafbd86cf156f"> 1669</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_1_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_1_MASK)</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4ac984c511a44a5957652020d6107dc9"> 1670</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0_MASK       0xFF000000u</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga19189c69a7c0472f2946d324d969cd75"> 1671</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0_SHIFT      24u</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe09e620deb5fa7352fd292cf090052c"> 1672</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0_WIDTH      8u</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5585b81c0132557394a07f97012e3c21"> 1673</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_0_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_0_MASK)</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">/* PL2_PLMASK_HI Bit Fields */</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga47f28d9b5aeb6676b3d8e9684d238dfa"> 1675</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7_MASK       0xFFu</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae1063ad871bf60aa2a2d76d81048b124"> 1676</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7_SHIFT      0u</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga957251434d8a500d69ff4bded9719dae"> 1677</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7_WIDTH      8u</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae7a2da60fc15d7ed9c246185b36c6aac"> 1678</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_7_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_7_MASK)</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3c184fc3fe0fcc385fe680fdb0911db5"> 1679</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6_MASK       0xFF00u</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa2daedc03d286f8723b549b7fbf1fb52"> 1680</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6_SHIFT      8u</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3891178e65f80699783d75b5a22a06f7"> 1681</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6_WIDTH      8u</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9ab3ed56f8bb78e05e2e992d9c2326b2"> 1682</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_6_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_6_MASK)</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafaeecb38001c611aeafbbfb78dc37714"> 1683</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5_MASK       0xFF0000u</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gace30967e59caf571cb8da6bc4aecd125"> 1684</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5_SHIFT      16u</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga045bff6421e2678b0b34c5067c8ff382"> 1685</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5_WIDTH      8u</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0584fe1417a488cec11dd1b7a7aa7e09"> 1686</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_5_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_5_MASK)</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad7141653bc254c6b28372dab6067cb51"> 1687</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4_MASK       0xFF000000u</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab387717881105a03c39d5b70fe3a9820"> 1688</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4_SHIFT      24u</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf92c2fb2ee3417deb2e99627f3863c1d"> 1689</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4_WIDTH      8u</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9de289544e7dcc0249b283100b00f21f"> 1690</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_4_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_4_MASK)</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">/* WMBn_CS Bit Fields */</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga799eae5bd1d979d140707f6f8862cf23"> 1692</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC_MASK                     0xF0000u</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga919bdf3d720ae5ea1f76be3a336ad03d"> 1693</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC_SHIFT                    16u</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7d45ae698964c2d3f6b0a4d9f6fccf89"> 1694</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC_WIDTH                    4u</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9ba6e347d1bbb0a4cf2cc9762aa4b0c"> 1695</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_DLC_SHIFT))&amp;CAN_WMBn_CS_DLC_MASK)</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga32a5246508ae6f33ec35afa7ca8edd51"> 1696</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR_MASK                     0x100000u</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad3c5b6b9a435de8b749488babc4e44e7"> 1697</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR_SHIFT                    20u</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa63458bdc4705cc1ddfc345a04615a78"> 1698</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR_WIDTH                    1u</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaea3f96661ec0ba13c5968e0be43605ca"> 1699</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_RTR_SHIFT))&amp;CAN_WMBn_CS_RTR_MASK)</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga555812ec9af8a10b07f40cd08ca022c1"> 1700</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE_MASK                     0x200000u</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad0d9f0a1fde460e83f094af294b8a2e2"> 1701</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE_SHIFT                    21u</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a9c2c2ef8e630e78dee4e19efd803f5"> 1702</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE_WIDTH                    1u</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55ec7709d7eb09c8371bd97bba7e1d7d"> 1703</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_IDE_SHIFT))&amp;CAN_WMBn_CS_IDE_MASK)</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga73cc1f0b7a473842c656a04fd6aedde9"> 1704</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR_MASK                     0x400000u</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga014eab98cea351ae0e671cc0e94d91c1"> 1705</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR_SHIFT                    22u</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3ff455aacbbd2a1d0893226fd0390b4c"> 1706</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR_WIDTH                    1u</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b7d0473cc0804edbec53998cbadeff4"> 1707</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_SRR_SHIFT))&amp;CAN_WMBn_CS_SRR_MASK)</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment">/* WMBn_ID Bit Fields */</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafc0c2eadc058c0018b99d7345138be5e"> 1709</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID_MASK                      0x1FFFFFFFu</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabfb5784fbfc387ef88a23dc6357e42fd"> 1710</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID_SHIFT                     0u</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86d7dac1d0a4708bba2c65d69418c59a"> 1711</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID_WIDTH                     29u</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5521dd099d925b2c6d727a796d8bec32"> 1712</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_ID_ID_SHIFT))&amp;CAN_WMBn_ID_ID_MASK)</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">/* WMBn_D03 Bit Fields */</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga72fb8c32d06f0aa0f5efaf1ed0a1fb90"> 1714</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3_MASK            0xFFu</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4f9bd7419a3e44709870db86bd91db53"> 1715</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3_SHIFT           0u</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff404bbfe91e9f2ecf10684c6599dcaa"> 1716</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3_WIDTH           8u</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga56b75ef5fbf22fa6e672a490de9b5014"> 1717</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_3_SHIFT))&amp;CAN_WMBn_D03_Data_byte_3_MASK)</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac8fb26b84d332522757c3082493e71af"> 1718</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2_MASK            0xFF00u</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0f72bd1c1b802a0b6eba5aed10dc672d"> 1719</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2_SHIFT           8u</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac17834179699d79c3ba8eb8c98339670"> 1720</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2_WIDTH           8u</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga22925773b5754ada38fcb8f7695e988a"> 1721</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_2_SHIFT))&amp;CAN_WMBn_D03_Data_byte_2_MASK)</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga407c753a3089ec287816b6682a0fd6f8"> 1722</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1_MASK            0xFF0000u</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad2dd4a15c6db3aa2bb12b2af413f0a54"> 1723</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1_SHIFT           16u</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4861ed4bb97ab7ce8d5057a5df466914"> 1724</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1_WIDTH           8u</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1f0ba5f280a20a0503f097687182f8a5"> 1725</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_1_SHIFT))&amp;CAN_WMBn_D03_Data_byte_1_MASK)</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab6239f3d7f718aa834f455c879801b67"> 1726</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0_MASK            0xFF000000u</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga06b7fd661d1115e59968f73b3fa5486c"> 1727</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0_SHIFT           24u</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga102bb419e4762cd7929b4e29a4ed71d6"> 1728</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0_WIDTH           8u</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5293cc507a8c240f36ef2cc27954b94"> 1729</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_0_SHIFT))&amp;CAN_WMBn_D03_Data_byte_0_MASK)</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">/* WMBn_D47 Bit Fields */</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga37aefd2cd791142de144bda4b5ae7409"> 1731</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7_MASK            0xFFu</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac85405fa294d583f908bb79dd82535b7"> 1732</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7_SHIFT           0u</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga57bd8f9c18238ef893b4161bbd515f82"> 1733</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7_WIDTH           8u</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5619aef5de1c8fb312e6dcc73af494b3"> 1734</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_7_SHIFT))&amp;CAN_WMBn_D47_Data_byte_7_MASK)</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7d6a824650204155a649a61a18968666"> 1735</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6_MASK            0xFF00u</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac375d49dd07415e6c9311d2f8a481632"> 1736</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6_SHIFT           8u</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaac11ee9377df2e95b22b8e9b43fe92e9"> 1737</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6_WIDTH           8u</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacc21579656eb589a7fdd6d7ef280b8af"> 1738</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_6_SHIFT))&amp;CAN_WMBn_D47_Data_byte_6_MASK)</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b0c4666256030818a80a7c6ab7e56e2"> 1739</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5_MASK            0xFF0000u</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ae0771639891e2cf18f738b9ad1e8ed"> 1740</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5_SHIFT           16u</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga023e7f62f21c24c972c04b31c56e0976"> 1741</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5_WIDTH           8u</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa3c07d5f9404c43fd207a2c8d308438f"> 1742</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_5_SHIFT))&amp;CAN_WMBn_D47_Data_byte_5_MASK)</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf90d89ee9c0844f1e5e154827b7bebd3"> 1743</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4_MASK            0xFF000000u</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf0ddaec26cb83d06ae17c13eef8c060"> 1744</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4_SHIFT           24u</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacdec8b2790e74dc7ea7a3808da847f55"> 1745</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4_WIDTH           8u</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1040271d26e050295501965fdd86114a"> 1746</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_4_SHIFT))&amp;CAN_WMBn_D47_Data_byte_4_MASK)</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">/* FDCTRL Bit Fields */</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafbb9a349de31190c0ca404851048ebbe"> 1748</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL_MASK                   0x3Fu</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabaf256ef3ac0b18ac90b974bbca76017"> 1749</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL_SHIFT                  0u</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae35a845c6df96383529f093c502a974c"> 1750</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL_WIDTH                  6u</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga42c3e3db7db80edd6b61e660dedeabc6"> 1751</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCVAL_SHIFT))&amp;CAN_FDCTRL_TDCVAL_MASK)</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab799ef89a33ad2e5ed477af26961b967"> 1752</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF_MASK                   0x1F00u</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1a3297d39e092c55bd2d44f8d6103e19"> 1753</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF_SHIFT                  8u</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga71a52e6eb3f6b0dc159488882b7c8ca1"> 1754</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF_WIDTH                  5u</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7315e2e8160e98b212719fc29a5eef83"> 1755</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCOFF_SHIFT))&amp;CAN_FDCTRL_TDCOFF_MASK)</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa07850fd857d04862d38e3bcd41c0e20"> 1756</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL_MASK                  0x4000u</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacce1abef73e76fa30d2338bd8448bed3"> 1757</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL_SHIFT                 14u</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab512a34dfa3c7e05b75be9d492b2d03d"> 1758</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL_WIDTH                 1u</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga76ca64f9a945b153935e9db14b393810"> 1759</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCFAIL_SHIFT))&amp;CAN_FDCTRL_TDCFAIL_MASK)</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga80cecb2a92dfe38bd525bbe2b98f29e5"> 1760</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN_MASK                    0x8000u</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaae7449b7af69c9ea76d20f3499907c8a"> 1761</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN_SHIFT                   15u</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga071a99003c668f883abfbe91b9601ce2"> 1762</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN_WIDTH                   1u</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga35f0cccb568aa7f01e585377df988962"> 1763</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCEN_SHIFT))&amp;CAN_FDCTRL_TDCEN_MASK)</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4936390d5429b77ef4e3afc0c087a6dc"> 1764</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0_MASK                   0x30000u</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga794b80bfb061961440d4a37019192cd0"> 1765</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0_SHIFT                  16u</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9bcad9425e1cc022e05aa06e04c161c0"> 1766</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0_WIDTH                  2u</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9484c22f351d0fe8d2d058d5e2347987"> 1767</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_MBDSR0_SHIFT))&amp;CAN_FDCTRL_MBDSR0_MASK)</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga624c1a6c25912fa95b727b95c3c4a01b"> 1768</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE_MASK                   0x80000000u</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1e05cc9b1d7ad20da74c0bdf1dc97b00"> 1769</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE_SHIFT                  31u</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga17e66bfcac83e16cc90e9cc2428922fa"> 1770</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE_WIDTH                  1u</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3e1a66a6d99c5c6eb30e99d340c7c2e9"> 1771</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_FDRATE_SHIFT))&amp;CAN_FDCTRL_FDRATE_MASK)</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment">/* FDCBT Bit Fields */</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga697ebaee6613548a8a106c28818d3a07"> 1773</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2_MASK                    0x7u</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6409b8ac4a36289c398c5133a3fd2806"> 1774</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2_SHIFT                   0u</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa9612026388de4b5bd9888a8025e2b7b"> 1775</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2_WIDTH                   3u</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaae51064d7cd110eb585c8efad4a8cd7c"> 1776</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPSEG2_SHIFT))&amp;CAN_FDCBT_FPSEG2_MASK)</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8d093808f20cf61afded26785c7aafa4"> 1777</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1_MASK                    0xE0u</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga676d5822043a520e7de79b7358d0d02d"> 1778</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1_SHIFT                   5u</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabfd66c0ae87d5b0fd72de6b74ee50a18"> 1779</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1_WIDTH                   3u</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaadb1cde294cbbc9d72dd7f8d26883bd8"> 1780</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPSEG1_SHIFT))&amp;CAN_FDCBT_FPSEG1_MASK)</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga453e18ccf595822daf55f97aa8719b1d"> 1781</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG_MASK                  0x7C00u</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad4b3df0f1531e8412b2e7ef86fd51601"> 1782</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG_SHIFT                 10u</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga570b40e917bfc4ab24740964c330066d"> 1783</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG_WIDTH                 5u</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2d1b73be50d14d9be6f393ceb6f9e186"> 1784</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPROPSEG_SHIFT))&amp;CAN_FDCBT_FPROPSEG_MASK)</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae1edc693aa11fd10e746dbd223ff3f5b"> 1785</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW_MASK                      0x70000u</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6db703ccb8b288539527dec56f14290a"> 1786</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW_SHIFT                     16u</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0419e4e75c747bb0dc8099cd6fef469d"> 1787</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW_WIDTH                     3u</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3b44fee9456e79a8c7944546bfc77e84"> 1788</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FRJW_SHIFT))&amp;CAN_FDCBT_FRJW_MASK)</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5bb5eedb1a8bd031de783d74af11c766"> 1789</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV_MASK                  0x3FF00000u</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b7742c84230108183a664f3a57775bc"> 1790</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV_SHIFT                 20u</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6eacb943bc27876c7ae4daa0904e83d1"> 1791</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV_WIDTH                 10u</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga831a67f7b76e6522384e24dc62f66ee1"> 1792</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPRESDIV_SHIFT))&amp;CAN_FDCBT_FPRESDIV_MASK)</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">/* FDCRC Bit Fields */</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe1259a583a1ba4cf3174873630f2355"> 1794</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC_MASK                  0x1FFFFFu</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2c77b914914482f05a1d64f36db4b0de"> 1795</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC_SHIFT                 0u</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga954aa7497a7cdd998feaf3863176bb9b"> 1796</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC_WIDTH                 21u</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4e6b02a395d96913869a32c56333f945"> 1797</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCRC_FD_TXCRC_SHIFT))&amp;CAN_FDCRC_FD_TXCRC_MASK)</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gada22df46654cf1c2a4fdac289362af71"> 1798</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC_MASK                  0x7F000000u</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gade7485829f002b9c0489ae9f2a1a5357"> 1799</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC_SHIFT                 24u</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3638a489df840d199e5076c139b937fc"> 1800</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC_WIDTH                 7u</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga945d62c64dc87fb4cacb4e3923ed6f74"> 1801</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCRC_FD_MBCRC_SHIFT))&amp;CAN_FDCRC_FD_MBCRC_MASK)</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160; <span class="comment">/* end of group CAN_Register_Masks */</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160; <span class="comment">/* end of group CAN_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html"> 1826</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#af67bf007beafe1e9a4f0972f4953296a"> 1827</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_p___type.html#af67bf007beafe1e9a4f0972f4953296a">C0</a>;                                </div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#acdb592a2cb1d3ec599f5e232dd16b352"> 1828</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_p___type.html#acdb592a2cb1d3ec599f5e232dd16b352">C1</a>;                                </div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a08af3c28d9b8fab801293acd65f9b841"> 1829</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_p___type.html#a08af3c28d9b8fab801293acd65f9b841">C2</a>;                                </div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;} <a class="code" href="struct_c_m_p___type.html">CMP_Type</a>, *<a class="code" href="group___c_m_p___peripheral___access___layer.html#gad7bff9ded6421471c40ec46ca6c69e64">CMP_MemMapPtr</a>;</div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;</div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga9233c94281e00ab897846ab12cce15d9"> 1833</a></span>&#160;<span class="preprocessor">#define CMP_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;</div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gaa174cde56b35e3d6a74b2a752296c268"> 1838</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d"> 1840</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gad9f05fa33dbe017e0dd089dab69067d7"> 1842</a></span>&#160;<span class="preprocessor">#define CMP_BASE_ADDRS                           { CMP0_BASE }</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;</div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gacc69654296499d45b2060956a3c8e97f"> 1844</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0 }</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gaa4151c160b138d0a743f10b84739664d"> 1846</a></span>&#160;<span class="preprocessor">#define CMP_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;</div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga10410dd1068abfb838b2a042b79f8eeb"> 1848</a></span>&#160;<span class="preprocessor">#define CMP_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;</div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2497116c7859b3f4e8fe3e1b21a84cd9"> 1850</a></span>&#160;<span class="preprocessor">#define CMP_IRQS                                 { CMP0_IRQn }</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">   -- CMP Register Masks</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;</div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga92ed23406d7bbc111f4c3c971a7961b8"> 1862</a></span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR_MASK                      0x3u</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa0172410365765fd5dcedbafe6e239a5"> 1863</a></span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR_SHIFT                     0u</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga68c8fc1b4a1bb6b24a2bf662bed204bc"> 1864</a></span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR_WIDTH                     2u</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab652e925ac8b0219972e0b8b297d9cc3"> 1865</a></span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_HYSTCTR_SHIFT))&amp;CMP_C0_HYSTCTR_MASK)</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga366559b5e528277ce2609a224b4d3c4c"> 1866</a></span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET_MASK                       0x4u</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga218f8975d826e469a1334a1a86228bf9"> 1867</a></span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET_SHIFT                      2u</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4687ae0e6c0fb41b2a75a95f21e12f4a"> 1868</a></span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET_WIDTH                      1u</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga04c47889fcd53a08e4c17e1979041c29"> 1869</a></span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_OFFSET_SHIFT))&amp;CMP_C0_OFFSET_MASK)</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga39489e016f476ee0dacaff0df0d9974e"> 1870</a></span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT_MASK                   0x70u</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac690da47129010c0dff8772023af5128"> 1871</a></span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT_SHIFT                  4u</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1cc5d244e1dab404aab2c004e5be9eba"> 1872</a></span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT_WIDTH                  3u</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2497b3d205759b3ce3ffcfb57f055fe4"> 1873</a></span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_FILTER_CNT_SHIFT))&amp;CMP_C0_FILTER_CNT_MASK)</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga66cba723e662de7b4a58876f322bff2e"> 1874</a></span>&#160;<span class="preprocessor">#define CMP_C0_EN_MASK                           0x100u</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga87175313bac8128b92d70016d52c8816"> 1875</a></span>&#160;<span class="preprocessor">#define CMP_C0_EN_SHIFT                          8u</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga32733290c45fa83b0853108b590fe205"> 1876</a></span>&#160;<span class="preprocessor">#define CMP_C0_EN_WIDTH                          1u</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7f6fa741e0d9812967c1520c5a054331"> 1877</a></span>&#160;<span class="preprocessor">#define CMP_C0_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_EN_SHIFT))&amp;CMP_C0_EN_MASK)</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf9df554b01e544422a7c6e72e8581427"> 1878</a></span>&#160;<span class="preprocessor">#define CMP_C0_OPE_MASK                          0x200u</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5d7f74a0f9434e033995e8824630d97c"> 1879</a></span>&#160;<span class="preprocessor">#define CMP_C0_OPE_SHIFT                         9u</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa18ea269fa73a06b9aab5c4a7ec07262"> 1880</a></span>&#160;<span class="preprocessor">#define CMP_C0_OPE_WIDTH                         1u</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4485bcf7b8e7c35565bb2301488c9cae"> 1881</a></span>&#160;<span class="preprocessor">#define CMP_C0_OPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_OPE_SHIFT))&amp;CMP_C0_OPE_MASK)</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae0addaa6319edba63521c489de88a2cc"> 1882</a></span>&#160;<span class="preprocessor">#define CMP_C0_COS_MASK                          0x400u</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf92362b4e2f15cf3eec8fbb0f8cb1f00"> 1883</a></span>&#160;<span class="preprocessor">#define CMP_C0_COS_SHIFT                         10u</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga97f6e5ee5fae3f42ac17e3305397669e"> 1884</a></span>&#160;<span class="preprocessor">#define CMP_C0_COS_WIDTH                         1u</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2f5481bb993fa42da1b041ed2b1ee118"> 1885</a></span>&#160;<span class="preprocessor">#define CMP_C0_COS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_COS_SHIFT))&amp;CMP_C0_COS_MASK)</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad09d9473aa4b488c3308713657fdb5a7"> 1886</a></span>&#160;<span class="preprocessor">#define CMP_C0_INVT_MASK                         0x800u</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9d7655e2cacd69a74fef34721b688db1"> 1887</a></span>&#160;<span class="preprocessor">#define CMP_C0_INVT_SHIFT                        11u</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafdb8d7ce51bf30742c6de154f6005343"> 1888</a></span>&#160;<span class="preprocessor">#define CMP_C0_INVT_WIDTH                        1u</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga05deb1216397f736d40142df8bcced0c"> 1889</a></span>&#160;<span class="preprocessor">#define CMP_C0_INVT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_INVT_SHIFT))&amp;CMP_C0_INVT_MASK)</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga45908969cbf48f1d60e52b6bd5cafbd5"> 1890</a></span>&#160;<span class="preprocessor">#define CMP_C0_PMODE_MASK                        0x1000u</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga279ac788385060dfd4c2ecbdfc36a942"> 1891</a></span>&#160;<span class="preprocessor">#define CMP_C0_PMODE_SHIFT                       12u</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaea6cdcf67df653a3f32d7e09aa546c71"> 1892</a></span>&#160;<span class="preprocessor">#define CMP_C0_PMODE_WIDTH                       1u</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga50808baf6f56875c87c2aa33b1840166"> 1893</a></span>&#160;<span class="preprocessor">#define CMP_C0_PMODE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_PMODE_SHIFT))&amp;CMP_C0_PMODE_MASK)</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac8975c394c22903557a9f5f0c7c27d8b"> 1894</a></span>&#160;<span class="preprocessor">#define CMP_C0_WE_MASK                           0x4000u</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gabfaa97a51242268da01fc2463267c4fa"> 1895</a></span>&#160;<span class="preprocessor">#define CMP_C0_WE_SHIFT                          14u</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3cb003950d24c693a7800ed8ee08b671"> 1896</a></span>&#160;<span class="preprocessor">#define CMP_C0_WE_WIDTH                          1u</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad6bd7bd3375c5a2361058ecc1f7bb3e7"> 1897</a></span>&#160;<span class="preprocessor">#define CMP_C0_WE(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_WE_SHIFT))&amp;CMP_C0_WE_MASK)</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gadb225bd692da7caaf1f8c68c2f186755"> 1898</a></span>&#160;<span class="preprocessor">#define CMP_C0_SE_MASK                           0x8000u</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa8d9100d688faee6b5e321e6a760df90"> 1899</a></span>&#160;<span class="preprocessor">#define CMP_C0_SE_SHIFT                          15u</span></div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga49ff6d728e0489a0a0c95bfd512ae446"> 1900</a></span>&#160;<span class="preprocessor">#define CMP_C0_SE_WIDTH                          1u</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3a78f24277dd82a952b57f06f76a98b7"> 1901</a></span>&#160;<span class="preprocessor">#define CMP_C0_SE(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_SE_SHIFT))&amp;CMP_C0_SE_MASK)</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0638d0086fb55752b6bdb908b8656a6a"> 1902</a></span>&#160;<span class="preprocessor">#define CMP_C0_FPR_MASK                          0xFF0000u</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga8769278ed7c707ef9345ff1826b772b7"> 1903</a></span>&#160;<span class="preprocessor">#define CMP_C0_FPR_SHIFT                         16u</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaab5a23f8a7ffc31a510b42c34a2ebadc"> 1904</a></span>&#160;<span class="preprocessor">#define CMP_C0_FPR_WIDTH                         8u</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad91d3d92ab21a4c21241c20cec034111"> 1905</a></span>&#160;<span class="preprocessor">#define CMP_C0_FPR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_FPR_SHIFT))&amp;CMP_C0_FPR_MASK)</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad4c83f4fc0bbedb271c9d8e8e34af1ab"> 1906</a></span>&#160;<span class="preprocessor">#define CMP_C0_COUT_MASK                         0x1000000u</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gada4dc8a9bf6dde129c45c46f0659cf2d"> 1907</a></span>&#160;<span class="preprocessor">#define CMP_C0_COUT_SHIFT                        24u</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga60bda8be74191d0f6897cc44c1c3afdb"> 1908</a></span>&#160;<span class="preprocessor">#define CMP_C0_COUT_WIDTH                        1u</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga8bfb013cf98c4e9f4e5727608eff6416"> 1909</a></span>&#160;<span class="preprocessor">#define CMP_C0_COUT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_COUT_SHIFT))&amp;CMP_C0_COUT_MASK)</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0794eaca5adff3c3889e5d0333fcdb83"> 1910</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFF_MASK                          0x2000000u</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga59e0134ef4b3a6325f7a5225dabc5020"> 1911</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFF_SHIFT                         25u</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa36290812e054107364ebb941a6ea501"> 1912</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFF_WIDTH                         1u</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5af359a11c1313368345a0ae66e2a781"> 1913</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_CFF_SHIFT))&amp;CMP_C0_CFF_MASK)</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa1e2a4fcd4fd8005bc0996f4cbb743ab"> 1914</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFR_MASK                          0x4000000u</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga486b75e7d0428274f91c22c89cc88fe1"> 1915</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFR_SHIFT                         26u</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae84c657a8e8f9f416e70a6f9102dc41c"> 1916</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFR_WIDTH                         1u</span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga206d168b9cddfd59d1d0cb84eadbfff0"> 1917</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_CFR_SHIFT))&amp;CMP_C0_CFR_MASK)</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78767ce96c23d8cd23af32d42d3241a8"> 1918</a></span>&#160;<span class="preprocessor">#define CMP_C0_IEF_MASK                          0x8000000u</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2679a5178865d29115a1de56bf766bec"> 1919</a></span>&#160;<span class="preprocessor">#define CMP_C0_IEF_SHIFT                         27u</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga133465abe8f3fa8e593ee16fce3fd432"> 1920</a></span>&#160;<span class="preprocessor">#define CMP_C0_IEF_WIDTH                         1u</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaad15832f38930802459375fa02c40944"> 1921</a></span>&#160;<span class="preprocessor">#define CMP_C0_IEF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_IEF_SHIFT))&amp;CMP_C0_IEF_MASK)</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad1cbcca37c237721bb1e66852e0dd0bb"> 1922</a></span>&#160;<span class="preprocessor">#define CMP_C0_IER_MASK                          0x10000000u</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9005a4f83b27389dba25f80defad199b"> 1923</a></span>&#160;<span class="preprocessor">#define CMP_C0_IER_SHIFT                         28u</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga50f23153f00ea8156e9f45035dc59195"> 1924</a></span>&#160;<span class="preprocessor">#define CMP_C0_IER_WIDTH                         1u</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafb01c780c16af4c2424c5e7a70aaf0d7"> 1925</a></span>&#160;<span class="preprocessor">#define CMP_C0_IER(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_IER_SHIFT))&amp;CMP_C0_IER_MASK)</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab433a7e8bfc13d3e9c51671bbfcdc9a0"> 1926</a></span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN_MASK                        0x40000000u</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3fdfbc0533b714e327a2ee14e89d617f"> 1927</a></span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN_SHIFT                       30u</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga028dc57f821e35a67c743fe66736a1e3"> 1928</a></span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN_WIDTH                       1u</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5f71a0cd3876d7d579cb6cc73f4a82fd"> 1929</a></span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_DMAEN_SHIFT))&amp;CMP_C0_DMAEN_MASK)</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaafcfcbe48260b8aa5a61815812d66d9b"> 1931</a></span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL_MASK                        0xFFu</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac280b31489c71eeb36c77d45d72c88e3"> 1932</a></span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL_SHIFT                       0u</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga739dc103bba08af7c31df90761470820"> 1933</a></span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL_WIDTH                       8u</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7385440a273f13280aa87d1b5180bec8"> 1934</a></span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_VOSEL_SHIFT))&amp;CMP_C1_VOSEL_MASK)</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga23720c8f0d58938380e3c8cad28cc185"> 1935</a></span>&#160;<span class="preprocessor">#define CMP_C1_MSEL_MASK                         0x700u</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga89b74d5a9bb8b78d6d96fea5853fbb8e"> 1936</a></span>&#160;<span class="preprocessor">#define CMP_C1_MSEL_SHIFT                        8u</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac3e890b6b933cb5816516922df46e48d"> 1937</a></span>&#160;<span class="preprocessor">#define CMP_C1_MSEL_WIDTH                        3u</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7c28fc6bbae97054dc0798fc6203d209"> 1938</a></span>&#160;<span class="preprocessor">#define CMP_C1_MSEL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_MSEL_SHIFT))&amp;CMP_C1_MSEL_MASK)</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae616bd7f93737261e5ae19ce20a8a4d6"> 1939</a></span>&#160;<span class="preprocessor">#define CMP_C1_PSEL_MASK                         0x3800u</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae372f8a4a7ef9d1fea0bd2d72da371da"> 1940</a></span>&#160;<span class="preprocessor">#define CMP_C1_PSEL_SHIFT                        11u</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa1a4204bcb3349b8db62ee635c870bf8"> 1941</a></span>&#160;<span class="preprocessor">#define CMP_C1_PSEL_WIDTH                        3u</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae2aacfb5c87a5171fb12d8e0b86412ee"> 1942</a></span>&#160;<span class="preprocessor">#define CMP_C1_PSEL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_PSEL_SHIFT))&amp;CMP_C1_PSEL_MASK)</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga366a0f4b903f6780b904259b55fbc9da"> 1943</a></span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL_MASK                        0x4000u</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga64bc7b3f8750ecc05421cb00d0d53869"> 1944</a></span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL_SHIFT                       14u</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2c108d2e0e752be4cfbda0c3f66125f1"> 1945</a></span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL_WIDTH                       1u</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0ebb7170ed6515d631d4209427f03e55"> 1946</a></span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_VRSEL_SHIFT))&amp;CMP_C1_VRSEL_MASK)</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga49c0bd07454af8b471fe380394a7c07e"> 1947</a></span>&#160;<span class="preprocessor">#define CMP_C1_DACEN_MASK                        0x8000u</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaeea79845e199e13ffe521a692ef5b96"> 1948</a></span>&#160;<span class="preprocessor">#define CMP_C1_DACEN_SHIFT                       15u</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf763c666577322a40c23f2727ee3db55"> 1949</a></span>&#160;<span class="preprocessor">#define CMP_C1_DACEN_WIDTH                       1u</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf972784d9ccde93143d79646721e77e2"> 1950</a></span>&#160;<span class="preprocessor">#define CMP_C1_DACEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_DACEN_SHIFT))&amp;CMP_C1_DACEN_MASK)</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga39deea5d7fcc62ab8c5d2931d18d05cf"> 1951</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN0_MASK                         0x10000u</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga591e459acd50f7ccd114b12d4ae28c66"> 1952</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN0_SHIFT                        16u</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa498814f5fcdcd7a3d6af2de8d273fed"> 1953</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN0_WIDTH                        1u</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf97364c68489788d5b77e5af4e1a452f"> 1954</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN0_SHIFT))&amp;CMP_C1_CHN0_MASK)</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafa9172e0decbbbdf707176d300956843"> 1955</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN1_MASK                         0x20000u</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5f58f0a4d31a0cc273faa4e3ae9912e9"> 1956</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN1_SHIFT                        17u</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4de669270ae2b73044d5528ea05572e2"> 1957</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN1_WIDTH                        1u</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga91ba8ee5ac5f4a884b7cf611b2b32d7e"> 1958</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN1_SHIFT))&amp;CMP_C1_CHN1_MASK)</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf5aeca8c38343097afd0de0aabd7c884"> 1959</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN2_MASK                         0x40000u</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3debc09d02c815c0b8f298cbbc2ba87c"> 1960</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN2_SHIFT                        18u</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafdc94dcf27c621be3e70b8c023a315cb"> 1961</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN2_WIDTH                        1u</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga74dcc5b82fa6a485fa83cf294c53fad3"> 1962</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN2(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN2_SHIFT))&amp;CMP_C1_CHN2_MASK)</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga49f3f018ae33af9a829f4135bd58c0c1"> 1963</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN3_MASK                         0x80000u</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac463f45d3dff8063f85dca65f0591f68"> 1964</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN3_SHIFT                        19u</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa1c77aa128febbea32ce783857c958c4"> 1965</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN3_WIDTH                        1u</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0a1ba2d8b17f471887e84127987ed66c"> 1966</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN3(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN3_SHIFT))&amp;CMP_C1_CHN3_MASK)</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf661d0e1dd9b6d3bbbf0ef5f04840ec0"> 1967</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN4_MASK                         0x100000u</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafbb954678f6ae93894abaca9fba6a288"> 1968</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN4_SHIFT                        20u</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5831dbb08f2845a15126db0f164dc67b"> 1969</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN4_WIDTH                        1u</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa60965a8cf1ccb181e190f33b42c0242"> 1970</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN4(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN4_SHIFT))&amp;CMP_C1_CHN4_MASK)</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga8e2103e29a0d479ebcb94a7f30e0065b"> 1971</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN5_MASK                         0x200000u</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1860cece6df014ea09709655da90e029"> 1972</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN5_SHIFT                        21u</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae293ff62406deea7fa471aa81c905ead"> 1973</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN5_WIDTH                        1u</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae54296dee247e65c2fdafdf2e2c0ed92"> 1974</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN5(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN5_SHIFT))&amp;CMP_C1_CHN5_MASK)</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga47138cc90d793ddbc41594eb79667436"> 1975</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN6_MASK                         0x400000u</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9e1f535789ff0de7e389e10fb788e454"> 1976</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN6_SHIFT                        22u</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa5210bb574fc4227c2f92b73c4d26d76"> 1977</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN6_WIDTH                        1u</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6f3ad9e560d77ae75e6d42fb33f820fb"> 1978</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN6(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN6_SHIFT))&amp;CMP_C1_CHN6_MASK)</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6102447a6f4fd07ffe2f6245c51f1774"> 1979</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN7_MASK                         0x800000u</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga48122ff12f97e19382559fe5dbf5097b"> 1980</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN7_SHIFT                        23u</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa0f75cea137e0a5d35d2659ae4bc8cc2"> 1981</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN7_WIDTH                        1u</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad7dff9747b9affeb7c4f4300caf5b3c5"> 1982</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN7(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN7_SHIFT))&amp;CMP_C1_CHN7_MASK)</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gadbde14f01b515614118f541f61d06e7a"> 1983</a></span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL_MASK                       0x3000000u</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9783a0ddb722664a4ee9fcf02b44eca4"> 1984</a></span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL_SHIFT                      24u</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0dc971e59aa1046645ae42b6bf36833d"> 1985</a></span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL_WIDTH                      2u</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaeb55df558aada4a32d08cb0aa34484a0"> 1986</a></span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_INNSEL_SHIFT))&amp;CMP_C1_INNSEL_MASK)</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9efba64163a7bfbd2e9a77e4fb2cf9a4"> 1987</a></span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL_MASK                       0x18000000u</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad31b783ca7f8dd7e6620dbd90e30bb49"> 1988</a></span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL_SHIFT                      27u</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3ad3621591bf2342312aff261e790565"> 1989</a></span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL_WIDTH                      2u</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac2538983cdcf89f0e353bd7d0c1f8a7f"> 1990</a></span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_INPSEL_SHIFT))&amp;CMP_C1_INPSEL_MASK)</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga19f0c01c006cce5cfbc705de00a280d4"> 1992</a></span>&#160;<span class="preprocessor">#define CMP_C2_ACOn_MASK                         0xFFu</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaee037e99960569015d85ccddc33a0d71"> 1993</a></span>&#160;<span class="preprocessor">#define CMP_C2_ACOn_SHIFT                        0u</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4ccab2c73599c713ae27aa3534e36799"> 1994</a></span>&#160;<span class="preprocessor">#define CMP_C2_ACOn_WIDTH                        8u</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga52b41a234f7da94129a83aa369bb39d7"> 1995</a></span>&#160;<span class="preprocessor">#define CMP_C2_ACOn(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_ACOn_SHIFT))&amp;CMP_C2_ACOn_MASK)</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga92c898a364095ea342eee53ce3369505"> 1996</a></span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD_MASK                      0x3F00u</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga55bf1336148c48d84651b3fef5eb6e54"> 1997</a></span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD_SHIFT                     8u</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1171d532a65ca1876f7235c86f7fda83"> 1998</a></span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD_WIDTH                     6u</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4f069f54acfd19fa2159a1f9388d6453"> 1999</a></span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_INITMOD_SHIFT))&amp;CMP_C2_INITMOD_MASK)</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab34ab55c200e7d1756e72fc7c7b9ece0"> 2000</a></span>&#160;<span class="preprocessor">#define CMP_C2_NSAM_MASK                         0xC000u</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga53cf4b73b9a1463788e849e99c33c0f8"> 2001</a></span>&#160;<span class="preprocessor">#define CMP_C2_NSAM_SHIFT                        14u</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga323fd0ecf6c812bcde8be7315bd7ea3c"> 2002</a></span>&#160;<span class="preprocessor">#define CMP_C2_NSAM_WIDTH                        2u</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga04e11a3851581720c223b5e62dabfac9"> 2003</a></span>&#160;<span class="preprocessor">#define CMP_C2_NSAM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_NSAM_SHIFT))&amp;CMP_C2_NSAM_MASK)</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2aab72bc80f2cdf1611ccb9756b8c31e"> 2004</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH0F_MASK                         0x10000u</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa30a2629a7e18ed54463d4539046b0b2"> 2005</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH0F_SHIFT                        16u</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga683a028429d76d7599abb8ca0d02300c"> 2006</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH0F_WIDTH                        1u</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga77ee971e2608b626905826c384c62bc0"> 2007</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH0F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH0F_SHIFT))&amp;CMP_C2_CH0F_MASK)</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga8e7fbdcdda7ad372152bb402ad6badaf"> 2008</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH1F_MASK                         0x20000u</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf6ec2737a4b8d410f73c01d78ca228f5"> 2009</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH1F_SHIFT                        17u</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4d3267faf778d1ff7d800b841a6d97f5"> 2010</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH1F_WIDTH                        1u</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf6e42d77c6a2cfa831c24a9d0ba7b4f9"> 2011</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH1F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH1F_SHIFT))&amp;CMP_C2_CH1F_MASK)</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1e622779f431566a8c6aeb26185b5405"> 2012</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH2F_MASK                         0x40000u</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3025f868a16a013309366450db9f96ce"> 2013</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH2F_SHIFT                        18u</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga941b929ce216b3e617cd8ae8c847ecf7"> 2014</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH2F_WIDTH                        1u</span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafee408747e4c1a7a8f8f3ea4017c1a30"> 2015</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH2F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH2F_SHIFT))&amp;CMP_C2_CH2F_MASK)</span></div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gabcfecf3232e26f72988ae5635d2767de"> 2016</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH3F_MASK                         0x80000u</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7b90f8ad72ece2e487902910b09a3c36"> 2017</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH3F_SHIFT                        19u</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga11f9a736856b55d056c16a003a2b2f50"> 2018</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH3F_WIDTH                        1u</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1c7c7a6f48bc35db4e0c3cbeb67a71f7"> 2019</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH3F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH3F_SHIFT))&amp;CMP_C2_CH3F_MASK)</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3e86bb30968a56da046b986625d023e7"> 2020</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH4F_MASK                         0x100000u</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7351233d24ee17de9d3d1740bcf4b9e1"> 2021</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH4F_SHIFT                        20u</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa93b330896378ea5e9fdfcaefd332a96"> 2022</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH4F_WIDTH                        1u</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1ba72338177103d9c732cbf1b254f82a"> 2023</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH4F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH4F_SHIFT))&amp;CMP_C2_CH4F_MASK)</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga551f41cfebd79163a0d5495c95c39922"> 2024</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH5F_MASK                         0x200000u</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad96573e37caa59876150a14b8d364409"> 2025</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH5F_SHIFT                        21u</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac76f82984670d395b21cdbdc4ca61c0f"> 2026</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH5F_WIDTH                        1u</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac8ae6f64ff9e5185c36b42a6d6ef9101"> 2027</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH5F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH5F_SHIFT))&amp;CMP_C2_CH5F_MASK)</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gada13dc2a00434585fe6550e111d71cb7"> 2028</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH6F_MASK                         0x400000u</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafe8f5b6cd39589c8fc81cd877229770c"> 2029</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH6F_SHIFT                        22u</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga165a3b6f488847cb4c46405a9bda65fc"> 2030</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH6F_WIDTH                        1u</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gabcb9253676a6af67b504bde260595f0a"> 2031</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH6F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH6F_SHIFT))&amp;CMP_C2_CH6F_MASK)</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga801117efa871639ed27e0cb852a6b74f"> 2032</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH7F_MASK                         0x800000u</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga45c4c2491d327810c1feba6bb955492d"> 2033</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH7F_SHIFT                        23u</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4f1da9d6dbbea6dbe392c7066ba67bc8"> 2034</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH7F_WIDTH                        1u</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab2c9c1fe7f1b721f3211a299c72d2864"> 2035</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH7F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH7F_SHIFT))&amp;CMP_C2_CH7F_MASK)</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gada42c42c65fb1290a0d3f8d234dad2f8"> 2036</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH_MASK                       0xE000000u</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4ca05325cbd76d388191f7dc92f3d6c9"> 2037</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH_SHIFT                      25u</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0676406573be3595c6610e921ca9e012"> 2038</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH_WIDTH                      3u</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga12a2b505946907bb8c48a9d01fde59e8"> 2039</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_FXMXCH_SHIFT))&amp;CMP_C2_FXMXCH_MASK)</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac98705909179768ec8cee0121928ed6e"> 2040</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMP_MASK                         0x20000000u</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2c76f7b30ce181e80d0bc7f2a5a96851"> 2041</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMP_SHIFT                        29u</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaeae928e2583d743df8e7f9822dd0e358"> 2042</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMP_WIDTH                        1u</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa94eb7ce09cdfbf20f33599666e8d2f6"> 2043</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_FXMP_SHIFT))&amp;CMP_C2_FXMP_MASK)</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1165ff78ac172225f866db6c6973f3a1"> 2044</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRIE_MASK                         0x40000000u</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga05cacac61a33cfe8c81684100cce774d"> 2045</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRIE_SHIFT                        30u</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga79014e284475f62ad244a3c1fc321e23"> 2046</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRIE_WIDTH                        1u</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9c085e62eaf417cbab0a49383f5c8645"> 2047</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRIE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_RRIE_SHIFT))&amp;CMP_C2_RRIE_MASK)</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga39f05d68e80c96f9acf42145e3788d0a"> 2048</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRE_MASK                          0x80000000u</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga748b8d8747c5d94f76b92badefabd077"> 2049</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRE_SHIFT                         31u</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gabe3ec476bc5e21a063f2afe3b17224be"> 2050</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRE_WIDTH                         1u</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga85420b52dac916d12c6a2dc7ff93bf69"> 2051</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_RRE_SHIFT))&amp;CMP_C2_RRE_MASK)</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160; <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;</div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment">   -- CRC Peripheral Access Layer</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;</div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html"> 2076</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a8bfddf7d1e1268f76bc1276ef7356150"> 2078</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type.html#a8bfddf7d1e1268f76bc1276ef7356150">DATA</a>;                              </div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#af416aca8c276ed1c661a0b83aa1d367f"> 2080</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_c_r_c___type.html#af416aca8c276ed1c661a0b83aa1d367f">L</a>;                                 </div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a5c4122878ec1f6aaaa9d7993e10c063b"> 2081</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_c_r_c___type.html#a5c4122878ec1f6aaaa9d7993e10c063b">H</a>;                                 </div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;    } DATA_16;</div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ae45f1ff81f54156421905fa2f09b2ab5"> 2084</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#ae45f1ff81f54156421905fa2f09b2ab5">LL</a>;                                 </div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a6950a868d9c57295da0ade9e64459e1f"> 2085</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a6950a868d9c57295da0ade9e64459e1f">LU</a>;                                 </div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a67c2daf4df64087e07db7a8e67e7a49d"> 2086</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a67c2daf4df64087e07db7a8e67e7a49d">HL</a>;                                 </div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a6b736ce2d15ce1be415347fffd741376"> 2087</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a6b736ce2d15ce1be415347fffd741376">HU</a>;                                 </div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    } DATA_8;</div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;  } DATAu;</div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a073b6a16b426c30fdc98b78586072a81"> 2090</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type.html#a073b6a16b426c30fdc98b78586072a81">GPOLY</a>;                             </div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#acc539c9ddc2ca217f7977155acbead90"> 2091</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type.html#acc539c9ddc2ca217f7977155acbead90">CTRL</a>;                              </div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;} <a class="code" href="struct_c_r_c___type.html">CRC_Type</a>, *<a class="code" href="group___c_r_c___peripheral___access___layer.html#ga4c3ab595a4fab17012b960ac751032e0">CRC_MemMapPtr</a>;</div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;</div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga0ccc508bc05faba9076d0ebbb57f634e"> 2095</a></span>&#160;<span class="preprocessor">#define CRC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment">/* CRC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga656a447589e785594cbf2f45c835ad7e"> 2100</a></span>&#160;<span class="preprocessor">#define CRC_BASE                                 (0x40032000u)</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;</div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga4381bb54c2dbc34500521165aa7b89b1"> 2102</a></span>&#160;<span class="preprocessor">#define CRC                                      ((CRC_Type *)CRC_BASE)</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;</div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga588ae3592324fa73ed599a467515c05e"> 2104</a></span>&#160;<span class="preprocessor">#define CRC_BASE_ADDRS                           { CRC_BASE }</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;</div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga0532d18a8549a09065845e5210ca6876"> 2106</a></span>&#160;<span class="preprocessor">#define CRC_BASE_PTRS                            { CRC }</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment">   -- CRC Register Masks</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment">/* DATAu_DATA Bit Fields */</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga31bc4772365dbeb2af8fc40a7f48171b"> 2118</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL_MASK                   0xFFu</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7a74c40db8ea9182e5b6962b7ae157b1"> 2119</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL_SHIFT                  0u</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0ccce991ab77de39387885751063a333"> 2120</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL_WIDTH                  8u</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaeb0747b0ba28ec374a47f9ecf9c5980a"> 2121</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_LL_SHIFT))&amp;CRC_DATAu_DATA_LL_MASK)</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2a912d21ab620ca8207cc07a14bd5141"> 2122</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU_MASK                   0xFF00u</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5b737a68a51d46ce8415b55ae1bee4d5"> 2123</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU_SHIFT                  8u</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1cc3bda67b8a5edcca1784935f444126"> 2124</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU_WIDTH                  8u</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaadb4972cbc72f480ac84575a431c3299"> 2125</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_LU_SHIFT))&amp;CRC_DATAu_DATA_LU_MASK)</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3674f7b7d6875007f9780cb84b689f14"> 2126</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaaa70c1f91adde8f1fb11557c6470be5a"> 2127</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL_SHIFT                  16u</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacfa87109728ab593d827c837471ed7db"> 2128</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL_WIDTH                  8u</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gabceb15093b68637d51c329d76f7bc818"> 2129</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_HL_SHIFT))&amp;CRC_DATAu_DATA_HL_MASK)</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga20d284b095cede98db966598ab51b874"> 2130</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga07a297c23cb7c22cad18735d7882310c"> 2131</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU_SHIFT                  24u</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga564cfaeb7b42208664be892d352b846e"> 2132</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU_WIDTH                  8u</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga832899823e83ddf86552c0a326e52fce"> 2133</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_HU_SHIFT))&amp;CRC_DATAu_DATA_HU_MASK)</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment">/* DATAu_DATA_16_L Bit Fields */</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga11a8770c8e36f3a3938572e91eb3d821"> 2135</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL_MASK           0xFFFFu</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf41515fd444272c93516288e5639b6d1"> 2136</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL_SHIFT          0u</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga49796e6182efca3d5c46749df27ce7d6"> 2137</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL_WIDTH          16u</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gac68535dc68c15aa2207c96f2268d892e"> 2138</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAu_DATA_16_L_DATAL_SHIFT))&amp;CRC_DATAu_DATA_16_L_DATAL_MASK)</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment">/* DATAu_DATA_16_H Bit Fields */</span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8acb7ed4c5688ca1de16dbcdd15fb674"> 2140</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH_MASK           0xFFFFu</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1c57695f373877e903da76ce9cfcbfad"> 2141</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH_SHIFT          0u</span></div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7679fbab5bdad4fd4ae726a5604c0933"> 2142</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH_WIDTH          16u</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaaab666180913a617b921cf54f1701c39"> 2143</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAu_DATA_16_H_DATAH_SHIFT))&amp;CRC_DATAu_DATA_16_H_DATAH_MASK)</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment">/* DATAu_DATA_8_LL Bit Fields */</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga332e2c7f21e90e7ec2c18db71c7646af"> 2145</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL_MASK          0xFFu</span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1b264b81d51fc79ce73599ba25f866be"> 2146</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL_SHIFT         0u</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gabe3f547c82a8812b48951ba5ec824194"> 2147</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL_WIDTH         8u</span></div>
<div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga69e27fa9ded44e4f572f4c183ba3f90c"> 2148</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_LL_DATALL_SHIFT))&amp;CRC_DATAu_DATA_8_LL_DATALL_MASK)</span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">/* DATAu_DATA_8_LU Bit Fields */</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga6f7c729efb8810ff39ac64528cef41f0"> 2150</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU_MASK          0xFFu</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0207a5925aba5aff6386bb1551a139c9"> 2151</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU_SHIFT         0u</span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gabfecfa68614b531bed271b151d8ccfdf"> 2152</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU_WIDTH         8u</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9aff9ed74d7945f688f412a77b59061b"> 2153</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_LU_DATALU_SHIFT))&amp;CRC_DATAu_DATA_8_LU_DATALU_MASK)</span></div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment">/* DATAu_DATA_8_HL Bit Fields */</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga74f91b57e2f6aab42d21dc0062be9ade"> 2155</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL_MASK          0xFFu</span></div>
<div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga18f536d9d521cf33516f242ca7899827"> 2156</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL_SHIFT         0u</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga49edb46a24d751dae30081f9e6ff05cb"> 2157</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL_WIDTH         8u</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4ce50db84418721887938905e8620fac"> 2158</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_HL_DATAHL_SHIFT))&amp;CRC_DATAu_DATA_8_HL_DATAHL_MASK)</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment">/* DATAu_DATA_8_HU Bit Fields */</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga52e91604bd12d834dcbcb373bff50dce"> 2160</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU_MASK          0xFFu</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaac43b00ac4cff4dde5f8a505b3dead7d"> 2161</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU_SHIFT         0u</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae81b4cf564cd586a5a56a423e6aa9a0c"> 2162</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU_WIDTH         8u</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4e0e8b2c85c4ae7d57ef63531f5e7148"> 2163</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_HU_DATAHU_SHIFT))&amp;CRC_DATAu_DATA_8_HU_DATAHU_MASK)</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment">/* GPOLY Bit Fields */</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga861d4f6f458051a63a7b01e6e5d8794b"> 2165</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3830f95399bd5190027aaf00f307d10b"> 2166</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_SHIFT                      0u</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1781d1b5eb33fb22f1638c0a501b63e6"> 2167</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_WIDTH                      16u</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8ca8f0515fe1c754a85c9675a72724a2"> 2168</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_LOW_SHIFT))&amp;CRC_GPOLY_LOW_MASK)</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga96c07e55f3d3c43d7b3e7637bc854ed6"> 2169</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_MASK                      0xFFFF0000u</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga991debc471e54dcf5297d6a42c5778e6"> 2170</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_SHIFT                     16u</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga199c3ac28b44e4d328b36e1e987fc9c8"> 2171</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_WIDTH                     16u</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga90a11ee1325340cc0d7e18d791814a36"> 2172</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_HIGH_SHIFT))&amp;CRC_GPOLY_HIGH_MASK)</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad441a2b8f6300b71038d47cc3c8c0fcc"> 2174</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_MASK                       0x1000000u</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c3cc17a7bc8f6c0621f3ce91e7b2b3e"> 2175</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_SHIFT                      24u</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8d63b515bec04876ef70ef928f466aef"> 2176</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_WIDTH                      1u</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae28617ab3584df4c6952f8247e1744bc"> 2177</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TCRC_SHIFT))&amp;CRC_CTRL_TCRC_MASK)</span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf3955c626d1b33289184fdc8a8a09147"> 2178</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_MASK                        0x2000000u</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf0d0849f057da668b51b759b7a2ba70f"> 2179</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_SHIFT                       25u</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0ef99a03842bcf28994849189eff60ef"> 2180</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_WIDTH                       1u</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0745a211ea06cb597034e63f624d54ff"> 2181</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_WAS_SHIFT))&amp;CRC_CTRL_WAS_MASK)</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c59a3459d15bbbf8ae8bbcc208a1b31"> 2182</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_MASK                       0x4000000u</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga99bb491c03e22125b5053167bf361218"> 2183</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_SHIFT                      26u</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae6463a6cae0655eaa26d1aa99c5f44b6"> 2184</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_WIDTH                      1u</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacffd5abcb7bd55342eaa3f5e3a4f5d67"> 2185</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_FXOR_SHIFT))&amp;CRC_CTRL_FXOR_MASK)</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1af35cbb29862b18aee64fd4f32bca07"> 2186</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_MASK                       0x30000000u</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab309d177a917d972212c78481cf25d4d"> 2187</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_SHIFT                      28u</span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4164361c18875ccba2f5035f4e682960"> 2188</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_WIDTH                      2u</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad9b6420cda76f25cebee4315a10317e6"> 2189</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOTR_SHIFT))&amp;CRC_CTRL_TOTR_MASK)</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66da08ca8e22cd72c74e4b3cf53df7dd"> 2190</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_MASK                        0xC0000000u</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaad1005ea5864ca6795a27b3f7db38ea6"> 2191</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_SHIFT                       30u</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0e1f80ae5d0019d17346085a0c9d1bc6"> 2192</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_WIDTH                       2u</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga13375c3e505a73a0b114542b7476dbff"> 2193</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOT_SHIFT))&amp;CRC_CTRL_TOT_MASK)</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160; <span class="comment">/* end of group CRC_Register_Masks */</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;</div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160; <span class="comment">/* end of group CRC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">   -- CSE_PRAM Peripheral Access Layer</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;</div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931"> 2216</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_COUNT                      32u</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html"> 2219</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0, array step: 0x4 */</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#ae7a412d6798eb7827cabb2fdaf688033"> 2221</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#ae7a412d6798eb7827cabb2fdaf688033">DATA_32</a>;                           </div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x4 */</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#a297946d4a486aa51afa0a5c90150266c"> 2223</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#a297946d4a486aa51afa0a5c90150266c">DATA_8LL</a>;                           </div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#af6c1aadbc127af9fd990824c7d9e9753"> 2224</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#af6c1aadbc127af9fd990824c7d9e9753">DATA_8LU</a>;                           </div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#a0862b2c4d6e317af19b31b5b5299d9a7"> 2225</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#a0862b2c4d6e317af19b31b5b5299d9a7">DATA_8HL</a>;                           </div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#a99ce66a435438d0e8e39a6697052f593"> 2226</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#a99ce66a435438d0e8e39a6697052f593">DATA_8HU</a>;                           </div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;    } ACCESS8BIT;</div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;  } RAMn[<a class="code" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931">CSE_PRAM_RAMn_COUNT</a>];</div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;} <a class="code" href="struct_c_s_e___p_r_a_m___type.html">CSE_PRAM_Type</a>, *<a class="code" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga8ffbf8bef235bf0fc733e714e2183ce7">CSE_PRAM_MemMapPtr</a>;</div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;</div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga6e288975aad52811fe5e23195384c1dc"> 2232</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_INSTANCE_COUNT                  (1u)</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;</div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment">/* CSE_PRAM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#gadd4751eec44672a07e6898348daa5d59"> 2237</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_BASE                            (0x14001000u)</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;</div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#gade6e3e1cb84ca0ab4ee23039d179777f"> 2239</a></span>&#160;<span class="preprocessor">#define CSE_PRAM                                 ((CSE_PRAM_Type *)CSE_PRAM_BASE)</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;</div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga5ec822b2958431c84f24fc83c8e8e417"> 2241</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_BASE_ADDRS                      { CSE_PRAM_BASE }</span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga519e6a1a551c1447be70b933bb2a63ff"> 2243</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_BASE_PTRS                       { CSE_PRAM }</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment">   -- CSE_PRAM Register Masks</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;</div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment">/* RAMn_DATA_32 Bit Fields */</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga201d407ea6720cc4f746af8c634fce64"> 2255</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3_MASK        0xFFu</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaf66abe456f5f0c96c71e280a64377bee"> 2256</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3_SHIFT       0u</span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gade3974f481866003bb8ba93eaf9c9de4"> 2257</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3_WIDTH       8u</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gad2c487063ac081495712a4e6dd678688"> 2258</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_3_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_3_MASK)</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gafa4ac862f56352f0fff62ef03773647f"> 2259</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2_MASK        0xFF00u</span></div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaf0da8adc04f88d326667fba770939a16"> 2260</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2_SHIFT       8u</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2422d4b890d49442f90466cac33bf757"> 2261</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2_WIDTH       8u</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga6562c15124394fe70c1f215a844e1465"> 2262</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_2_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_2_MASK)</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaea6286d33a8b2a9be7bf38a9948c49e8"> 2263</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1_MASK        0xFF0000u</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga54f44cfa55fedb39edd15fb306598e98"> 2264</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1_SHIFT       16u</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaa57e7fc71468eda29147d2274bb74436"> 2265</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1_WIDTH       8u</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga1fc3c09b65ecc1fc9d975be4d210c461"> 2266</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_1_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_1_MASK)</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2ada001ef4c1eaf2a38a5b843e5a760b"> 2267</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0_MASK        0xFF000000u</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga5e08540765dd5151206b416008c6ce6d"> 2268</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0_SHIFT       24u</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaef5e63fa0c77047a84781afc795c9df0"> 2269</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0_WIDTH       8u</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga58ca3e2a90ed6b7af2cec0278be94ed6"> 2270</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_0_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_0_MASK)</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8LL Bit Fields */</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga852fea62e9be05ee5c48a54f676b141b"> 2272</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_MASK 0xFFu</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaf7a0266269220655a71f5a4b0a5bfd29"> 2273</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_SHIFT 0u</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga7bb954ad30193b4bb979e851305dd027"> 2274</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_WIDTH 8u</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga3db7a6ab76f0d5f8fa12a0eae25cec87"> 2275</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_MASK)</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8LU Bit Fields */</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga9654c41094d1d8affdd61ecd644fd38f"> 2277</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_MASK 0xFFu</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga4d37e2dc245422b4bdbd1d8e4c5e8c56"> 2278</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_SHIFT 0u</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga96fbf114e861a5fa2fba81063fe6c5d3"> 2279</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_WIDTH 8u</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga73a33d7d437ae454a2649fbd48865b0a"> 2280</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_MASK)</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8HL Bit Fields */</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2b38649550eac45d6a195dd484081bae"> 2282</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_MASK 0xFFu</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaf63031fe289a83759c09ec75f3fef471"> 2283</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_SHIFT 0u</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga9fd8904e1b9aa9fba7edb79477cc3562"> 2284</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_WIDTH 8u</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga1de3984c41c18fc7a605cec39f8e2159"> 2285</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_MASK)</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8HU Bit Fields */</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2840b1af4b2a3bd85fce7a50f701ca89"> 2287</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_MASK 0xFFu</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gab7fe7382839485f43e2ff5a8ae1b73e9"> 2288</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_SHIFT 0u</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gafc09d60a708d15e01c318866cb18ccd4"> 2289</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_WIDTH 8u</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2fe27e8c45e4aaaa026c5af4fb28f179"> 2290</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_MASK)</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160; <span class="comment">/* end of group CSE_PRAM_Register_Masks */</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;</div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160; <span class="comment">/* end of group CSE_PRAM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;</div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;</div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;</div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10"> 2313</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_COUNT                         16u</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab54fdcd1cb3972833de0cc1e30035149"> 2314</a></span>&#160;<span class="preprocessor">#define DMA_TCD_COUNT                            16u</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;</div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html"> 2317</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#afa8ba49c3c8db3ed2d7f4312226bad5e"> 2318</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#afa8ba49c3c8db3ed2d7f4312226bad5e">CR</a>;                                </div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a2715fb1086218441fb4f06db0b4d89f3"> 2319</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_d_m_a___type.html#a2715fb1086218441fb4f06db0b4d89f3">ES</a>;                                </div>
<div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a71277aaa40be4473ac2521981f273bd3"> 2320</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a860d43c5f6fc8e397dc0c07c6140d4d0"> 2321</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a860d43c5f6fc8e397dc0c07c6140d4d0">ERQ</a>;                               </div>
<div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a422ac2beba1cc5c797380d1c5832b885"> 2322</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a3c31ae96618dd76af2e4a0aa8a682f22"> 2323</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a3c31ae96618dd76af2e4a0aa8a682f22">EEI</a>;                               </div>
<div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a16b833c696101bf1abe520ee7dacf8d3"> 2324</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a16b833c696101bf1abe520ee7dacf8d3">CEEI</a>;                               </div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#adc076b55b867eb88152909ce7addee9d"> 2325</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#adc076b55b867eb88152909ce7addee9d">SEEI</a>;                               </div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ae5d2817e9584a06e7b2620e79d29861f"> 2326</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#ae5d2817e9584a06e7b2620e79d29861f">CERQ</a>;                               </div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a01183994e160f4fe6604e23abe1708f4"> 2327</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a01183994e160f4fe6604e23abe1708f4">SERQ</a>;                               </div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a5c56be0dfb812d01f40e8421be926e10"> 2328</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a5c56be0dfb812d01f40e8421be926e10">CDNE</a>;                               </div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a8e6fb1a84cbf45c9ed27f304257d85ca"> 2329</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a8e6fb1a84cbf45c9ed27f304257d85ca">SSRT</a>;                               </div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a3e96667d8463d744b77f08466144c4cc"> 2330</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a3e96667d8463d744b77f08466144c4cc">CERR</a>;                               </div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a70d0e5d337ce972a363080af9ed6c4bc"> 2331</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a70d0e5d337ce972a363080af9ed6c4bc">CINT</a>;                               </div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#acc19a07675d1806592b3ed4a92f91e1c"> 2332</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aec720ec0de7f11e1159bd0d4aed9093e"> 2333</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#aec720ec0de7f11e1159bd0d4aed9093e">INT</a>;                               </div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a2e4cf360c8569570721315e4ec5efee5"> 2334</a></span>&#160;       uint8_t RESERVED_3[4];</div>
<div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab94b8de794b34e23aecc5c446822a652"> 2335</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#ab94b8de794b34e23aecc5c446822a652">ERR</a>;                               </div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a6ea8e8615e2c3fed17a661c8b53db8a9"> 2336</a></span>&#160;       uint8_t RESERVED_4[4];</div>
<div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ad85ea7ff36b7910a33264cf1e4d79126"> 2337</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_d_m_a___type.html#ad85ea7ff36b7910a33264cf1e4d79126">HRS</a>;                               </div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a51a38c56684a021d102c1575bd875354"> 2338</a></span>&#160;       uint8_t RESERVED_5[12];</div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a3614ec4f9602cd83887b806172539cd7"> 2339</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a3614ec4f9602cd83887b806172539cd7">EARS</a>;                              </div>
<div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a50dd51e6f50025b299e9294b97fc53f2"> 2340</a></span>&#160;       uint8_t RESERVED_6[184];</div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a38dfd317e2fbd8d7089a75706241ad55"> 2341</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI[<a class="code" href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10">DMA_DCHPRI_COUNT</a>];           </div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a183d87f84f2f1985bd4610590c5b0fe1"> 2342</a></span>&#160;       uint8_t RESERVED_7[3824];</div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x1000, array step: 0x20 */</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a3267e2a9d41a0e0e4e4b6b3184f6caf6"> 2344</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a3267e2a9d41a0e0e4e4b6b3184f6caf6">SADDR</a>;                             </div>
<div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab2fa25bb097fcb1ae7c5ef95fa190b24"> 2345</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#ab2fa25bb097fcb1ae7c5ef95fa190b24">SOFF</a>;                              </div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aa2c8684ec6f2b3bddb7f4c38dd09b676"> 2346</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#aa2c8684ec6f2b3bddb7f4c38dd09b676">ATTR</a>;                              </div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1008, array step: 0x20 */</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aa8d6a9677378d43b821a5d7ca520f85f"> 2348</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#aa8d6a9677378d43b821a5d7ca520f85f">MLNO</a>;                              </div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ad334c2d954d936abf84cc4671695de6a"> 2349</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#ad334c2d954d936abf84cc4671695de6a">MLOFFNO</a>;                           </div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a471079b20c94c8557c235569b3b5d77e"> 2350</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a471079b20c94c8557c235569b3b5d77e">MLOFFYES</a>;                          </div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;    } NBYTES;</div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a7dad8a31984c61182f3d2015e276bd5c"> 2352</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a7dad8a31984c61182f3d2015e276bd5c">SLAST</a>;                             </div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aff98f2c9efb445aeaa8dd40161eb762f"> 2353</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#aff98f2c9efb445aeaa8dd40161eb762f">DADDR</a>;                             </div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ac4d5564c8fae8b20d852e5d3b21403bd"> 2354</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#ac4d5564c8fae8b20d852e5d3b21403bd">DOFF</a>;                              </div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1016, array step: 0x20 */</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ad85fa46cd23135ac4c665f64bdf4b4e4"> 2356</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#ad85fa46cd23135ac4c665f64bdf4b4e4">ELINKNO</a>;                           </div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a3a1d0076c42561e62e2c34cf816c5653"> 2357</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#a3a1d0076c42561e62e2c34cf816c5653">ELINKYES</a>;                          </div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;    } CITER;</div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a4e30d8f867f95cec8a49c98935dedac9"> 2359</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a4e30d8f867f95cec8a49c98935dedac9">DLASTSGA</a>;                          </div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a0ccc5646ce88c58224e8c2ba7d4d89f2"> 2360</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#a0ccc5646ce88c58224e8c2ba7d4d89f2">CSR</a>;                               </div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x101E, array step: 0x20 */</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ELINKNO;                           </div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ELINKYES;                          </div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;    } BITER;</div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;  } TCD[<a class="code" href="group___d_m_a___peripheral___access___layer.html#gab54fdcd1cb3972833de0cc1e30035149">DMA_TCD_COUNT</a>];</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;} <a class="code" href="struct_d_m_a___type.html">DMA_Type</a>, *<a class="code" href="group___d_m_a___peripheral___access___layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a>;</div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;</div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gafdc210ea14b96adf1b6973e531c6e790"> 2369</a></span>&#160;<span class="preprocessor">#define DMA_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563"> 2374</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;</div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga137c9e7c0bc9e12f455df0a6e41c0287"> 2376</a></span>&#160;<span class="preprocessor">#define DMA                                      ((DMA_Type *)DMA_BASE)</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"> 2378</a></span>&#160;<span class="preprocessor">#define DMA_BASE_ADDRS                           { DMA_BASE }</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;</div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gada914e90165e25ae4eeddf5175920e77"> 2380</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA }</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;</div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga6f5904d206585c79e87514fabac8fada"> 2382</a></span>&#160;<span class="preprocessor">#define DMA_IRQS_ARR_COUNT                       (2u)</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gacb1e213c5d7a157bac143ae5ac69f8eb"> 2384</a></span>&#160;<span class="preprocessor">#define DMA_CHN_IRQS_CH_COUNT                    (16u)</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab1c4a51abe19e2ec9109b7eb02febe01"> 2386</a></span>&#160;<span class="preprocessor">#define DMA_ERROR_IRQS_CH_COUNT                  (1u)</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;</div>
<div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga6defb6ef05bbbec3e07f8d2610756b7b"> 2388</a></span>&#160;<span class="preprocessor">#define DMA_CHN_IRQS                             { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DMA4_IRQn, DMA5_IRQn, DMA6_IRQn, DMA7_IRQn, DMA8_IRQn, DMA9_IRQn, DMA10_IRQn, DMA11_IRQn, DMA12_IRQn, DMA13_IRQn, DMA14_IRQn, DMA15_IRQn }</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga459be3deca4751dea08e9046cd437c53"> 2389</a></span>&#160;<span class="preprocessor">#define DMA_ERROR_IRQS                           { DMA_Error_IRQn }</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;</div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment">   -- DMA Register Masks</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;</div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2605f7da2bd6fae13e3e38830bafb1d"> 2401</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_MASK                         0x2u</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a25fbfa3435be2df140701c300f6cc5"> 2402</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        1u</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f01c642331cfd1bc30d9d620a067104"> 2403</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_WIDTH                        1u</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6bd64a5d082426ec5b063c76a186fba8"> 2404</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_EDBG_SHIFT))&amp;DMA_CR_EDBG_MASK)</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga52ad0bfd27aa8dbb1e157eb2c8099c53"> 2405</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_MASK                         0x4u</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab3e613091d693c1c110bfbb902d58392"> 2406</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        2u</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1c7aa0e6c5862126e7d858d46332d24"> 2407</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_WIDTH                        1u</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6709093a36ecc443edc0c9d213c8d670"> 2408</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_ERCA_SHIFT))&amp;DMA_CR_ERCA_MASK)</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6324cec54d0032bcc142e28f4e1b5978"> 2409</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_MASK                          0x10u</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddcd684abfce8db15928255dc243dbcb"> 2410</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_SHIFT                         4u</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2ffcc8803b1c2385f52aa234f995c6b8"> 2411</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_WIDTH                         1u</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7ea0fce80da71da84aa852a33855e0d"> 2412</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_HOE_SHIFT))&amp;DMA_CR_HOE_MASK)</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03242701b29af462fbfd276ea315dd54"> 2413</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_MASK                         0x20u</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga268b8561e52e0582a789cd08fc36f7aa"> 2414</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_SHIFT                        5u</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7f4e76e59b0c8c539c81321bddafa8e7"> 2415</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_WIDTH                        1u</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeaf5fb6844dd46cdf261957d14a554eb"> 2416</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_HALT_SHIFT))&amp;DMA_CR_HALT_MASK)</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e8cdd9f77e5dcda3154192addafa22b"> 2417</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_MASK                          0x40u</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac55b6a95d5882bac595a95e5af39cf1c"> 2418</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_SHIFT                         6u</span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4a2c6b14f7b55d5b599962bf18cf4216"> 2419</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_WIDTH                         1u</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga07003ae8a675f15ceb9f86cdbdf9e965"> 2420</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_CLM_SHIFT))&amp;DMA_CR_CLM_MASK)</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6625e2c683e5f6d20e91d968dab61920"> 2421</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_MASK                         0x80u</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c925604097c85b391b925d0d8ef6ae0"> 2422</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        7u</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga198eae36f17025de526d6345f08e196e"> 2423</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_WIDTH                        1u</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6c58985904e05af044519cad5af35634"> 2424</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_EMLM_SHIFT))&amp;DMA_CR_EMLM_MASK)</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8cd29e6014e34b164ffa8ebd3287291b"> 2425</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_MASK                          0x10000u</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga652ead499d504b771d8c4d036ff020a8"> 2426</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_SHIFT                         16u</span></div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70deae535b200a56d37890c9f3e336de"> 2427</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_WIDTH                         1u</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7e5fd9e90d549b54c8e082f5816fe250"> 2428</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_ECX_SHIFT))&amp;DMA_CR_ECX_MASK)</span></div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ea20ed0397a7d48d51fd96b717534d1"> 2429</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_MASK                           0x20000u</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga270e606ced175537eadb3762f1de1b9e"> 2430</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_SHIFT                          17u</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7989d6ecb40b44653c84be0c211201e3"> 2431</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_WIDTH                          1u</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab55b84bca92312e32d33bc0a7f07d93d"> 2432</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_CX_SHIFT))&amp;DMA_CR_CX_MASK)</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc6c9f88ec0f6c7135fcb2300f7d9fc3"> 2433</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE_MASK                       0x80000000u</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc56ea1a7f9fc5eacff24f7a60b9b9a6"> 2434</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE_SHIFT                      31u</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabc940ccf267225125ce4f64dcea41639"> 2435</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE_WIDTH                      1u</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga536e812131e602bc647107a72bb4ffc7"> 2436</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_ACTIVE_SHIFT))&amp;DMA_CR_ACTIVE_MASK)</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment">/* ES Bit Fields */</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f9f3b164205ff0e8837dac47f0d79c2"> 2438</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_MASK                          0x1u</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9dcb905c2d9eb68285fe0fdebf7f64"> 2439</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_SHIFT                         0u</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5bd276930aff8f441a5b669692e45f0a"> 2440</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_WIDTH                         1u</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7b3cf2a7ca794c7e8de6cc198b141d06"> 2441</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DBE_SHIFT))&amp;DMA_ES_DBE_MASK)</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73f04cd2c448f23f1157c7803d57973b"> 2442</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_MASK                          0x2u</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad47f4bb417685a2e098d2c1c6cf80c81"> 2443</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_SHIFT                         1u</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7013ab8dfad66e60984476f74ec0e8c7"> 2444</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_WIDTH                         1u</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga540069ac65b5ee36c996fe6e0e016b99"> 2445</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SBE_SHIFT))&amp;DMA_ES_SBE_MASK)</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga715f52ab979f3de95d541dc3e58d08aa"> 2446</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_MASK                          0x4u</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac41f0a3ee7fad8b4f88466de93947c98"> 2447</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_SHIFT                         2u</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0fa0a6f8676e90494e03e2bbb9856d2f"> 2448</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_WIDTH                         1u</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1eae67a0b2d884be1d696284c0b9133e"> 2449</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SGE_SHIFT))&amp;DMA_ES_SGE_MASK)</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae85bc044553b192e68c04bf81ef1e9d6"> 2450</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_MASK                          0x8u</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca249adf3fbfdbb88d906e4b89bd79"> 2451</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_SHIFT                         3u</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ddb6d005f2447e274dedd8fe804fafb"> 2452</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_WIDTH                         1u</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd125d4a790b132496a9dde9f23e1905"> 2453</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_NCE_SHIFT))&amp;DMA_ES_NCE_MASK)</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a38a57d5f7381fe6e65cad9564311a3"> 2454</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_MASK                          0x10u</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa9853f8e3fc7f440fcfc0b1f098ffecc"> 2455</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_SHIFT                         4u</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5014be1ac644751e29dcdb442355372"> 2456</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_WIDTH                         1u</span></div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73928800c3dbb76c4db94efcdfa4f172"> 2457</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DOE_SHIFT))&amp;DMA_ES_DOE_MASK)</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62debcb73cec6b330300520172723ff6"> 2458</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_MASK                          0x20u</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga13c3980b6560b52840cd338f4970966f"> 2459</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_SHIFT                         5u</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad8834cf44b0f903067946a508f06fcfc"> 2460</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_WIDTH                         1u</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d434685ccddca34cf0d5137916ba07b"> 2461</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DAE_SHIFT))&amp;DMA_ES_DAE_MASK)</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2b80aca760f9cbb20c913eac38db2c7"> 2462</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_MASK                          0x40u</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3298918e14680c42e624d78d13dac2ba"> 2463</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_SHIFT                         6u</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga40cc59e72b2ca28a3b366e357b9e409f"> 2464</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_WIDTH                         1u</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad18ca5c4329598acffabbeb022f701a1"> 2465</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SOE_SHIFT))&amp;DMA_ES_SOE_MASK)</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5a0c75aa964d00ff152c804b9100701"> 2466</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_MASK                          0x80u</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8fcc55b025406188612ca7ea6fd4eb7"> 2467</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_SHIFT                         7u</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9364c35119b743e59c9b08e156a7ab55"> 2468</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_WIDTH                         1u</span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga78a8b732a1249d30c5a7f00c8b45f20e"> 2469</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SAE_SHIFT))&amp;DMA_ES_SAE_MASK)</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1706839a3ec91f2cd194526d1d5fc60e"> 2470</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       0xF00u</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67f75f97e4bc971fa4044115d2831ede"> 2471</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      8u</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabdf96507bc88495def5abd395d8767ae"> 2472</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_WIDTH                      4u</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga25ba21430fbd8d0737dcf574bfd6e4d4"> 2473</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ERRCHN_SHIFT))&amp;DMA_ES_ERRCHN_MASK)</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49f6b77458101e61786c204ff60998cb"> 2474</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_MASK                          0x4000u</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58313d5021ff6e2f0c8a55652c10316b"> 2475</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_SHIFT                         14u</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae60fb4baecacbffb53d981cab7aed604"> 2476</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_WIDTH                         1u</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaff1d0eeacb7ca71617fb27e6a09b80f7"> 2477</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_CPE_SHIFT))&amp;DMA_ES_CPE_MASK)</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0781c93c4ce1aa7e73719e9679b6de77"> 2478</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_MASK                          0x10000u</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008fd21305ccc358efafd3c27e03c809"> 2479</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_SHIFT                         16u</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47082ced27698db3d22cb3bb25a1460c"> 2480</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_WIDTH                         1u</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1c926a98c0a86a434346a60c24af149d"> 2481</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ECX_SHIFT))&amp;DMA_ES_ECX_MASK)</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01506c3abe9cad680a827d4157d09c75"> 2482</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_MASK                          0x80000000u</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1e0a184778d19c1c48cc52f941b0d2c"> 2483</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_SHIFT                         31u</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf149af170d485bd2f88ac30be5493530"> 2484</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_WIDTH                         1u</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga040b58ec611eda42cbd0cf1708149666"> 2485</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_VLD_SHIFT))&amp;DMA_ES_VLD_MASK)</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="comment">/* ERQ Bit Fields */</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0be17ff8fd5c65b049c533d5606d2231"> 2487</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        0x1u</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2a8539f558af723e44dd20693d6f6df"> 2488</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       0u</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae3b54e4c9764d15fe0a3a08bc3eed484"> 2489</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_WIDTH                       1u</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ace727bf764a823b605c663f4fa7fb6"> 2490</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ0_SHIFT))&amp;DMA_ERQ_ERQ0_MASK)</span></div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76c16a768a3f551712db28e2452be75d"> 2491</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        0x2u</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8bb73e9ba811c7c597b7f407a0e964de"> 2492</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       1u</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3c2ec50aa6fc4d602ad5505c731d6816"> 2493</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_WIDTH                       1u</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga32c57a841c02dc6068125621bae301a7"> 2494</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ1_SHIFT))&amp;DMA_ERQ_ERQ1_MASK)</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa851ac71085a14b3d7db10f642f3254c"> 2495</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        0x4u</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac02628eae8fb2e01bd5703bb1ae5f7d5"> 2496</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       2u</span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7869c698014a7d39a68455b2be2985f5"> 2497</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_WIDTH                       1u</span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga538544727d98c540df50822807818f3d"> 2498</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ2_SHIFT))&amp;DMA_ERQ_ERQ2_MASK)</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661adec66eab3b8f80f58a698dd96d34"> 2499</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        0x8u</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadccb4f8d8991e9749b00991df83efafd"> 2500</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       3u</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06f1e8afefc6112275bf5e5c46d0ef6b"> 2501</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_WIDTH                       1u</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c28f9b26b7409cd2f095302501ae276"> 2502</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ3_SHIFT))&amp;DMA_ERQ_ERQ3_MASK)</span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3549bcb3fe0b2c916b5ea6353b89b386"> 2503</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_MASK                        0x10u</span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb5940584a239a8931e7b3ff4a2d0539"> 2504</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_SHIFT                       4u</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1b73861ad015bd9730b2975fa4fd3d83"> 2505</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_WIDTH                       1u</span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4fec5ad0bc89efb6a5d8f85230a17c7f"> 2506</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ4_SHIFT))&amp;DMA_ERQ_ERQ4_MASK)</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008e7d23e4eb7d513ba3ca1ae8754a92"> 2507</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_MASK                        0x20u</span></div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe66338dbf32060ec8560ea9af6e839d"> 2508</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_SHIFT                       5u</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6bc9f185ebcc52bf939273db9759ffd7"> 2509</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_WIDTH                       1u</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga94cace5fff47b8dbfc37930f6e18835f"> 2510</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ5_SHIFT))&amp;DMA_ERQ_ERQ5_MASK)</span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe13a7dbc660f535445894284b99f42a"> 2511</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_MASK                        0x40u</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f41562ffa72f603d756431ff0444108"> 2512</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_SHIFT                       6u</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa402f42f7e953d55868d23b8512575a6"> 2513</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_WIDTH                       1u</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafde2a8395b61fd46d6bba6a6a22f5601"> 2514</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ6_SHIFT))&amp;DMA_ERQ_ERQ6_MASK)</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5adc1a56c44c04a035dd9fa4ef7cc1a"> 2515</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_MASK                        0x80u</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca0339284ef742ef7f52d04284c25d"> 2516</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_SHIFT                       7u</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1c82df3de0d1f829a870e48ca49416f6"> 2517</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_WIDTH                       1u</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b20306e09bb10f9a91b18211e723c81"> 2518</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ7_SHIFT))&amp;DMA_ERQ_ERQ7_MASK)</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe80002471e36dbd6e1a27090d624f6b"> 2519</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_MASK                        0x100u</span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48a71e6a1093b78a98f717f3276cf92c"> 2520</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_SHIFT                       8u</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaae495e36e2de864c32f604e48b17d1ef"> 2521</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_WIDTH                       1u</span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8e8f906611884b05baa18541436086bd"> 2522</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ8_SHIFT))&amp;DMA_ERQ_ERQ8_MASK)</span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad0923ec11fdccd44e96f940f5c106ff7"> 2523</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_MASK                        0x200u</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3d34d5c9d689bbb439ddcf01938823d1"> 2524</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_SHIFT                       9u</span></div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac054ad79a101ada612942c692a13f913"> 2525</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_WIDTH                       1u</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad64c719b3a7811cf9d71606cfd4385d2"> 2526</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ9_SHIFT))&amp;DMA_ERQ_ERQ9_MASK)</span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf424f1dea25ca2ed40884f2b9db178de"> 2527</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_MASK                       0x400u</span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga793d626130cfe448e0fcfa1379575bbc"> 2528</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_SHIFT                      10u</span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab8bd88f2af5c782234f5689d317a73e"> 2529</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_WIDTH                      1u</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacf45e1a981c04eb0fa04041fd77f138b"> 2530</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ10_SHIFT))&amp;DMA_ERQ_ERQ10_MASK)</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga436df8136dd63b3043e2835a3c5e476d"> 2531</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_MASK                       0x800u</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga549fd70b40eaeff781adf782edbb3cc5"> 2532</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_SHIFT                      11u</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae62ae7417e5d48d764b2b54bee505066"> 2533</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_WIDTH                      1u</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga95eb320163cf2a0393aea902afe586a3"> 2534</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ11_SHIFT))&amp;DMA_ERQ_ERQ11_MASK)</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga136b8f9bbb77d594b4596419c575fc21"> 2535</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f2f4d160beb5c60a36f548f395e7287"> 2536</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_SHIFT                      12u</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06062d0d00476c37be24570b4487ef99"> 2537</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_WIDTH                      1u</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0186fa31641e46138b57bf730f46cfc4"> 2538</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ12_SHIFT))&amp;DMA_ERQ_ERQ12_MASK)</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a3eafb337e2bbf64f8982e40949e61f"> 2539</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6f9c1d06b1178678800d9a14df8b79ba"> 2540</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_SHIFT                      13u</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09027c4d100660a14c38f1bfa18c75b9"> 2541</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_WIDTH                      1u</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2e292a5c3b26f018434a0d0803808670"> 2542</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ13_SHIFT))&amp;DMA_ERQ_ERQ13_MASK)</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41e772c4e32bb0c2546bd32b9207aece"> 2543</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8b288df3c11c83516e460ec8f1c06b6"> 2544</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_SHIFT                      14u</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga234dd5f8523fefa83e37117fc6c5f716"> 2545</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_WIDTH                      1u</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga53b3971a672eb9bec12b11f69778d2c6"> 2546</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ14_SHIFT))&amp;DMA_ERQ_ERQ14_MASK)</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6152f3575742083b05d6df10bd9d09e5"> 2547</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49ce30d8d6925a45dfc85fdf08b71bfd"> 2548</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_SHIFT                      15u</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58c398a03b4657deabe23084734d6de8"> 2549</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_WIDTH                      1u</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga886bca12a0d1e14ab854014991a077af"> 2550</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ15_SHIFT))&amp;DMA_ERQ_ERQ15_MASK)</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment">/* EEI Bit Fields */</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacd526dbbb455151535c6e8d7e371477"> 2552</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_MASK                        0x1u</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4abb698bc75b24811557b2037d828c6"> 2553</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       0u</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeeca0d206207fbfd49242e1360342d0b"> 2554</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_WIDTH                       1u</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae8f58c976fe28f1af1dff2829e03a1e7"> 2555</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI0_SHIFT))&amp;DMA_EEI_EEI0_MASK)</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb59616391e640e07162d0d33c0382d9"> 2556</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_MASK                        0x2u</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c162765569a8cc74e648841337f09e2"> 2557</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       1u</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2faba18558c80f45ce5acd471e34918"> 2558</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_WIDTH                       1u</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafcffd85004c0d9d37057d40a466be383"> 2559</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI1_SHIFT))&amp;DMA_EEI_EEI1_MASK)</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24c1e04e6f4916148ed252a53df2055f"> 2560</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_MASK                        0x4u</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1455b4521842d7f51307bd79c2524b4e"> 2561</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       2u</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga979558db8cc31ae0ac1a5720880e0be5"> 2562</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_WIDTH                       1u</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacad4bfb8ef270a6ccd5e6d7a97d0e152"> 2563</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI2_SHIFT))&amp;DMA_EEI_EEI2_MASK)</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4a71957c4a8f61de07af20b2ec2026b"> 2564</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_MASK                        0x8u</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf042de0f122739453b8685fd3ccdef61"> 2565</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       3u</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5d7cd90529d0a89857f4e8f915d9981"> 2566</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_WIDTH                       1u</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac6aa68801ceb55d52219b403fbaafb30"> 2567</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI3_SHIFT))&amp;DMA_EEI_EEI3_MASK)</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82cc585c2bd012b4339e34f3c5197b2d"> 2568</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_MASK                        0x10u</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab5ae9bdb1a215ec5c884b880e746542"> 2569</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_SHIFT                       4u</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1e804751a9fd4d00070128dfc80c3b6"> 2570</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_WIDTH                       1u</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9deeda1dfe3cb931fe64c98dab2ca8aa"> 2571</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI4_SHIFT))&amp;DMA_EEI_EEI4_MASK)</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4b78d7eb6113d5715dd1b005370254b"> 2572</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_MASK                        0x20u</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga05224f0d80cf83809302d90b1c87bbeb"> 2573</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_SHIFT                       5u</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5dd64cca8ed51f23b90a41d4b4ff1ba0"> 2574</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_WIDTH                       1u</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga294a6e1eeb38f4b089f34db8d15fe45a"> 2575</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI5_SHIFT))&amp;DMA_EEI_EEI5_MASK)</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44a7a6fb709ddfc16bc99a5c4d1d0a73"> 2576</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_MASK                        0x40u</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09392a3357d8a1111d4dabc722615ab5"> 2577</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_SHIFT                       6u</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e1cfb091ca59fa0fd0ebb82072d5d0c"> 2578</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_WIDTH                       1u</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45b4c32876dfcc8ce85ebcd0a6154c22"> 2579</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI6_SHIFT))&amp;DMA_EEI_EEI6_MASK)</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1b6d952ae65d11c23013e1b94b69fa1"> 2580</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_MASK                        0x80u</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac6505aae9a5c2abefb03fbfca69cf68b"> 2581</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_SHIFT                       7u</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga51fc6683d5b6e1a3716ce1bdfa90d130"> 2582</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_WIDTH                       1u</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8dc3cb6b82c32ab0dbe58ca3408068aa"> 2583</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI7_SHIFT))&amp;DMA_EEI_EEI7_MASK)</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d338f7e6761f1d0d3847dbc6e83ac0b"> 2584</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_MASK                        0x100u</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1611067f20ab64994e2373e0c7099ce"> 2585</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_SHIFT                       8u</span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a7b9be5dc324b2fe59568d3989c9d61"> 2586</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_WIDTH                       1u</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ef365e729c86931ced660e5c2f7bf1c"> 2587</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI8_SHIFT))&amp;DMA_EEI_EEI8_MASK)</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3789c428724cae433322eb15fe30ffe0"> 2588</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_MASK                        0x200u</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec3bcfcdfc500657a0d160409ec97c3b"> 2589</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_SHIFT                       9u</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9efca9497b1183efab23cbf3fcc4aef7"> 2590</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_WIDTH                       1u</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4208c5bd04f9187e9f4efb1232186e43"> 2591</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI9_SHIFT))&amp;DMA_EEI_EEI9_MASK)</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1c481b0acfde2edc2b0b72b8e8639cfb"> 2592</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_MASK                       0x400u</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63dc550e1314188b965fd93adea213b8"> 2593</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_SHIFT                      10u</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa30354e6fe803da10065e6450074a351"> 2594</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_WIDTH                      1u</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabceae7b0072cb360a7b2656abd8a5841"> 2595</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI10_SHIFT))&amp;DMA_EEI_EEI10_MASK)</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9ab0a09ff735e2d48055b786b303603c"> 2596</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_MASK                       0x800u</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70a9244df3a4fa300ec572855a18e169"> 2597</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_SHIFT                      11u</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadeb448882d68893c81ae863be9a7222a"> 2598</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_WIDTH                      1u</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga08b367d9a5fe7b47e3cafc5e5e8a445b"> 2599</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI11_SHIFT))&amp;DMA_EEI_EEI11_MASK)</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb0ae3eb5d1082c1558e872a8f5ab909"> 2600</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aa4edb749dea3add10f943d4988d175"> 2601</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_SHIFT                      12u</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5d6ae8cae85ae2aacbb393ce1ef9a90"> 2602</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_WIDTH                      1u</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab6c3224881a9d8ae7d33cd83393fa7fc"> 2603</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI12_SHIFT))&amp;DMA_EEI_EEI12_MASK)</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3c028af693caa3462e0ddb0a39c878e1"> 2604</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga916879e99c79c962f3b7d63794b2da15"> 2605</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_SHIFT                      13u</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf94b7ea4bca5683b80b48ff2646d8df1"> 2606</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_WIDTH                      1u</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadf0e12668519f517cfce17632d87d190"> 2607</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI13_SHIFT))&amp;DMA_EEI_EEI13_MASK)</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17910b22c3157c4563e8542cb7b6474b"> 2608</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd0dee555d66de9f6d01b314dac35d36"> 2609</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_SHIFT                      14u</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5ee6acda92a54b9069bcba3988f6970"> 2610</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_WIDTH                      1u</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac8cf96ec08a4226c1c26cbffa3bb1c6f"> 2611</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI14_SHIFT))&amp;DMA_EEI_EEI14_MASK)</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga20dcfe45845f35970fa27f06f10c52a3"> 2612</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga442bb0da667094767c2f8acc8fc5f4e7"> 2613</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_SHIFT                      15u</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5dccb9bd762946bc5956c6ff66c11bf"> 2614</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_WIDTH                      1u</span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga29eaeef26becd41e4fd58fba57f991be"> 2615</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI15_SHIFT))&amp;DMA_EEI_EEI15_MASK)</span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">/* CEEI Bit Fields */</span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac1e3fb6ff551f58fe6c43c5b10a6186"> 2617</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       0xFu</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66ffe3efeb446f55654d3ac90abf1cb6"> 2618</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      0u</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab7addf39fbed0677bd0145e1f38bbf59"> 2619</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_WIDTH                      4u</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d8d4e4120dfe61fdc0822333db37599"> 2620</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CEEI_SHIFT))&amp;DMA_CEEI_CEEI_MASK)</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga386c3018389f0adce8b163c90bc171b7"> 2621</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       0x40u</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga389695175eaab975f78ed66669e467df"> 2622</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      6u</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga472412522c6c9044408a8acbe45cba5d"> 2623</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_WIDTH                      1u</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f10c142d34b8020370a2bb7324fe395"> 2624</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CAEE_SHIFT))&amp;DMA_CEEI_CAEE_MASK)</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b85e28933ce4120f8a8542972b92115"> 2625</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6681149d6d175500734c3ae71842eba"> 2626</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ccb9e30e1ab7e19eab3686229f07f19"> 2627</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2ec2d504690ed3ed8bc20f11c2f9c60b"> 2628</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_NOP_SHIFT))&amp;DMA_CEEI_NOP_MASK)</span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="comment">/* SEEI Bit Fields */</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67059eac1eff574cd4934a35a0476015"> 2630</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       0xFu</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d58d06faafb79d99b17b5694f3d18e5"> 2631</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      0u</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7be9920509625e41119ff771db0c133b"> 2632</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_WIDTH                      4u</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8314bbf831906b324b2146cbe7b1bc02"> 2633</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SEEI_SHIFT))&amp;DMA_SEEI_SEEI_MASK)</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d0a03f5b7e54876cc8a0af2251b1809"> 2634</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       0x40u</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga313d9b0f41aebf4cc2f6a5f1f730665b"> 2635</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      6u</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga94ce9933da022efca9d60dc2a9e924b7"> 2636</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_WIDTH                      1u</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab985ee08cea38a3f72db361a135ddf16"> 2637</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SAEE_SHIFT))&amp;DMA_SEEI_SAEE_MASK)</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4561a1738dbf8013bd619fad65b0e216"> 2638</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga190051f9e53699e081f1b6f96f6890c8"> 2639</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3865080a2b2ff71642b02b31faa0de68"> 2640</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad02a92661ff1bfe7e0c5d7957b307a04"> 2641</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_NOP_SHIFT))&amp;DMA_SEEI_NOP_MASK)</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">/* CERQ Bit Fields */</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6c4e980f82778e0191670788d29dcb9e"> 2643</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       0xFu</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaca402b011bea1924acca0e1e708c6db6"> 2644</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      0u</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafb76f0d509d38c01026972b5c6fb598c"> 2645</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_WIDTH                      4u</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadeca3781851e47cdfc6ee31093595e3b"> 2646</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CERQ_SHIFT))&amp;DMA_CERQ_CERQ_MASK)</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17f24999dd91f4ddc8f10ec2927da85b"> 2647</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_MASK                       0x40u</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a6482d87d17b4fec19e2fd984323f54"> 2648</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      6u</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b5ec6d5e51fe5a75ed30d58c517d1c5"> 2649</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_WIDTH                      1u</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41fd95cf4c49714bbf581f8cc7d48c48"> 2650</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CAER_SHIFT))&amp;DMA_CERQ_CAER_MASK)</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae8c0c81a0c9cfc2e2bd4aaa42ee5b204"> 2651</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68bc3b3f8e1fe22186c0e92e73a93c64"> 2652</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1cee89cfcd3f56685abcfee7f822b93f"> 2653</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c699670da5ee5483f33e5c34b33ed8b"> 2654</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_NOP_SHIFT))&amp;DMA_CERQ_NOP_MASK)</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment">/* SERQ Bit Fields */</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42b17276b88c86b34cabdbf64e4686c2"> 2656</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       0xFu</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41f7ac5f6e15267810208ea0146bdcad"> 2657</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      0u</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4703b55f89b5c69acb83ce9f87b26a3"> 2658</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_WIDTH                      4u</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad26753d68bb64c5584fdbe1c11d276db"> 2659</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SERQ_SHIFT))&amp;DMA_SERQ_SERQ_MASK)</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad102371be9a2c3a971988f98297f85eb"> 2660</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_MASK                       0x40u</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47c6cd05ecac5d87cdd944a6a3630571"> 2661</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      6u</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7e62780b5f812f7b1eb0df05765a0ac"> 2662</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_WIDTH                      1u</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga015cd885670d10392e92439e4258c769"> 2663</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SAER_SHIFT))&amp;DMA_SERQ_SAER_MASK)</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga149895dd87ae0297478305fb26cc426e"> 2664</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aef1400cca514fe504a0f23b53bea33"> 2665</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4460e246c794f847dbcd63f90e5d6a60"> 2666</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7e72f829e7456abe29acb5273fc9e588"> 2667</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_NOP_SHIFT))&amp;DMA_SERQ_NOP_MASK)</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">/* CDNE Bit Fields */</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42965bab0b0f5b27c28045c06f43d43d"> 2669</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       0xFu</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4993325bdeae286074e4e8eace0e19ef"> 2670</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      0u</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacde01cd659928c2e4e37b00a5038fa86"> 2671</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_WIDTH                      4u</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66de4b4b88a6776774cec4ede7c91a1f"> 2672</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CDNE_SHIFT))&amp;DMA_CDNE_CDNE_MASK)</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1c134ccb3874e42a53d9294e1b1366c"> 2673</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_MASK                       0x40u</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45fa14dce342a18cb1ea15705a772671"> 2674</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      6u</span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30432655841c9a8ac35a1f3b1d40e852"> 2675</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_WIDTH                      1u</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab4c5e2ce47f719c697662640e9f434ab"> 2676</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CADN_SHIFT))&amp;DMA_CDNE_CADN_MASK)</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f22bcbf69b1598d53d60b7667079655"> 2677</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6e57536846087bab95bfb2f8895f626"> 2678</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4a2c5e7e5a9c5ec78699fe912ec7a0da"> 2679</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga373491e23a1e9a5612e5e930ab269147"> 2680</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_NOP_SHIFT))&amp;DMA_CDNE_NOP_MASK)</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment">/* SSRT Bit Fields */</span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad3b3959cb4d1e1db5bbb4cc6291a0390"> 2682</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       0xFu</span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacdadd55124a59d83a6b26976e85fb0ff"> 2683</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      0u</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7adcc11641fd7c69bf08475c9db63130"> 2684</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_WIDTH                      4u</span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2512da5542cb63c495b52ad917e917a8"> 2685</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SSRT_SHIFT))&amp;DMA_SSRT_SSRT_MASK)</span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcecaad6474bd238180952527a63130b"> 2686</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_MASK                       0x40u</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f4ffa288a04ba1361b240caf7188d7"> 2687</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      6u</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d146a312deb47d867419e052deed373"> 2688</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_WIDTH                      1u</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga539d46086bf5af3afbaf17498436a409"> 2689</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SAST_SHIFT))&amp;DMA_SSRT_SAST_MASK)</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad515a6cb794fc947138fac918dedd068"> 2690</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c698d2dc363fc0487cccc5dfbd4fed5"> 2691</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga19e1c467ba33bec69a2d26fa62ee199d"> 2692</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec99a2a9c4c5d7d79bcd21b9b8730527"> 2693</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_NOP_SHIFT))&amp;DMA_SSRT_NOP_MASK)</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">/* CERR Bit Fields */</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga291fce290f4fce77f31d4f210781a5cc"> 2695</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_MASK                       0xFu</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aed793831e2681ef8989bbe67ffaa17"> 2696</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      0u</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5fc53263940bded9f25ee4dd8e474507"> 2697</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_WIDTH                      4u</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e085a0f5207f30cff9282443122c2b0"> 2698</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CERR_SHIFT))&amp;DMA_CERR_CERR_MASK)</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7998031f3e0e7906d352da54eb92a1a8"> 2699</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_MASK                       0x40u</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04db9fa5c262642ad17f27d1cad24fba"> 2700</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      6u</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabc363d1e59e624cb7d5dc8ba2b6f654a"> 2701</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_WIDTH                      1u</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3cfdd3538541f1eb1d3a1d5acf72e859"> 2702</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CAEI_SHIFT))&amp;DMA_CERR_CAEI_MASK)</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac284972d1fac094dd241e268d7a0ee17"> 2703</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06ff2ec2da47380a89fcd01777bbe400"> 2704</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga586d1494b16306c95c0a732de9d2e8ce"> 2705</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga514deb3305f767c3f0cdd1d30c984104"> 2706</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_NOP_SHIFT))&amp;DMA_CERR_NOP_MASK)</span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">/* CINT Bit Fields */</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1edbbba2f0260e0467e0a43e04eaaa1d"> 2708</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_MASK                       0xFu</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5fd76123ada3ca8b762c83b344994a78"> 2709</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      0u</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga590fd2f9f21c99d90024e1dd1ceb9074"> 2710</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_WIDTH                      4u</span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01c80d09fd8825bb2f3bbd68073928b2"> 2711</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CINT_SHIFT))&amp;DMA_CINT_CINT_MASK)</span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5b3c0206e0a7af209d0e9e5e68d2526"> 2712</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_MASK                       0x40u</span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf7dd4a94c052317c29e7bd1bcb82532d"> 2713</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      6u</span></div>
<div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2992214f099b1167cb6c1943e16dafb9"> 2714</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_WIDTH                      1u</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaff48ece8562d1746477863da3a4b18b6"> 2715</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CAIR_SHIFT))&amp;DMA_CINT_CAIR_MASK)</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46266d0d4343c952af65db101c5c9a61"> 2716</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga96d721360be562b2a0cf04acf72ebcf9"> 2717</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c990f1c58346c62cb5bf646f903f7bb"> 2718</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga076664d3d3111ed6b16307804387b797"> 2719</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_NOP_SHIFT))&amp;DMA_CINT_NOP_MASK)</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment">/* INT Bit Fields */</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae312b72bdf9e9e1921e2ecca14baf3a3"> 2721</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_MASK                        0x1u</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a077d1184fbdd123ab2044dd012b179"> 2722</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_SHIFT                       0u</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga280ce99bc3f5c971967fa5c1d4f691a4"> 2723</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_WIDTH                       1u</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1c09dda13fecdd82a498f7fc6224433a"> 2724</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT0_SHIFT))&amp;DMA_INT_INT0_MASK)</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f1f39a6b66719e6534899bff632438b"> 2725</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_MASK                        0x2u</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ab9b94250b76e40285f610153c55b9"> 2726</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_SHIFT                       1u</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga952e9832be63449ece7c8f65bfcfe950"> 2727</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_WIDTH                       1u</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17af6d4d0b26dd6b3fae9fe39d3ab063"> 2728</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT1_SHIFT))&amp;DMA_INT_INT1_MASK)</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebc5eed7d9da43d58a7107731c4766dc"> 2729</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_MASK                        0x4u</span></div>
<div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad06728afa85b6e94aa8756fb96f40e11"> 2730</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_SHIFT                       2u</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab899edf2b71b9982eb410aa0ccaeae08"> 2731</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_WIDTH                       1u</span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3efe9df9b426745b672fe652b345e427"> 2732</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT2_SHIFT))&amp;DMA_INT_INT2_MASK)</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe809f1f2975a4851af4c671e6f2a3a5"> 2733</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_MASK                        0x8u</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba8676e549d454d85e9ea4ed84a7d143"> 2734</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_SHIFT                       3u</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8265904a2004282112a075e4d3b63db"> 2735</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_WIDTH                       1u</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacfd84b9fd34b48dacb9c6673b5d33138"> 2736</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT3_SHIFT))&amp;DMA_INT_INT3_MASK)</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaabae890b96a56c9aeae3cfc52370802e"> 2737</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_MASK                        0x10u</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9a9fad542ba546abdd79542b30a5cb7"> 2738</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_SHIFT                       4u</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1313a54078b9e94af0eac003f1fa0c04"> 2739</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_WIDTH                       1u</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad4a81c900096f94077f2b1ce584f0c6e"> 2740</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT4_SHIFT))&amp;DMA_INT_INT4_MASK)</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa64e6e390afc73afa32ca2326ecdd5a6"> 2741</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_MASK                        0x20u</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf609a91cc07c3b09ed95cada69dbc6a6"> 2742</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_SHIFT                       5u</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4c94420927d1c9c57ec91ca459ba18fb"> 2743</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_WIDTH                       1u</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae80fb0b20b0819cc63c426dd790422b0"> 2744</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT5_SHIFT))&amp;DMA_INT_INT5_MASK)</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c7aa72a4fdb36fb1cd021681fd614dc"> 2745</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_MASK                        0x40u</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga36389bc0fbd8e2a1cd4f9d0206fb4864"> 2746</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_SHIFT                       6u</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8c373bf40fbe036de65ef500a4b18dc8"> 2747</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_WIDTH                       1u</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad8808cfdfe90343e2fd92d1a9f76aa2f"> 2748</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT6_SHIFT))&amp;DMA_INT_INT6_MASK)</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab383fceb5ca03f3c063a4fad4d45f1bf"> 2749</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_MASK                        0x80u</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1ddeb567f85007b787437b710a37037"> 2750</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_SHIFT                       7u</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7177f14f21579e15f808e02e9798b666"> 2751</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_WIDTH                       1u</span></div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aa6dd510889c5048925d3075e91eabe"> 2752</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT7_SHIFT))&amp;DMA_INT_INT7_MASK)</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a45f6f8e317c84b71b2b84e08e75590"> 2753</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_MASK                        0x100u</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga86e6832eae10d9f3466e5ebeb58faaaa"> 2754</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_SHIFT                       8u</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc52ee342d9ac102a09713b9e90b0f43"> 2755</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_WIDTH                       1u</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06d404da6c63bc0be6ff17ec74b865ef"> 2756</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT8_SHIFT))&amp;DMA_INT_INT8_MASK)</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04419b2d9cec9aa7487a9454d9fe828a"> 2757</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_MASK                        0x200u</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa00bba5d7e4d97f01920216f87d2a788"> 2758</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_SHIFT                       9u</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d6c8555d025a60b0f9e698e98de2d45"> 2759</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_WIDTH                       1u</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf65f61302537cc15402ec9c01ffda4c3"> 2760</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT9_SHIFT))&amp;DMA_INT_INT9_MASK)</span></div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabce1884c422b6ac489666e9cf6ae23ed"> 2761</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_MASK                       0x400u</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga434a37191c71ceb216fb9a641dbbba15"> 2762</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_SHIFT                      10u</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2fd523c689923e4c6ada2a6425b032cc"> 2763</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_WIDTH                      1u</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2a7b58555f51d7d6a1b225dc00eb6cd9"> 2764</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT10_SHIFT))&amp;DMA_INT_INT10_MASK)</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0d89928d1b827242f4f2a5587a6c653"> 2765</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_MASK                       0x800u</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ad7339d6934beb8036637a85f4729d0"> 2766</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_SHIFT                      11u</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8c79c550e20f6f7609ace381f76e4a3a"> 2767</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_WIDTH                      1u</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga201063047185a8603e9a89caea55836e"> 2768</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT11_SHIFT))&amp;DMA_INT_INT11_MASK)</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4ab11b8910c789cfeac9b5cb668b73bf"> 2769</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8880dc5f0d90459e8b43868287dc583e"> 2770</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_SHIFT                      12u</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae62f8f63e7d43e1dca01792e5fa5a6e4"> 2771</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_WIDTH                      1u</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadf1a3b1b55aac924701bd9f9d9f10d27"> 2772</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT12_SHIFT))&amp;DMA_INT_INT12_MASK)</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2ade2a922a785acd92913ff36744257e"> 2773</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34e5b0ba2f67c3276ac6292833292ebf"> 2774</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_SHIFT                      13u</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f0176cb518598bd005e85c32867dea2"> 2775</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_WIDTH                      1u</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga445d9ee0937245ee5f1d88562b042ca7"> 2776</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT13_SHIFT))&amp;DMA_INT_INT13_MASK)</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba1fe3369c67b0c78b3d367dec815c35"> 2777</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga248026e756c5719ee01b1c3e52728f07"> 2778</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_SHIFT                      14u</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1e2ed5951ee6712447428049823af41"> 2779</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_WIDTH                      1u</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa492db8f12603a1a653270349d886718"> 2780</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT14_SHIFT))&amp;DMA_INT_INT14_MASK)</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga592c02e91817cad070da87935df7834d"> 2781</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed1bff29b12027726c7d736adda1ce88"> 2782</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_SHIFT                      15u</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2082d2de78016682a16cade2291974c3"> 2783</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_WIDTH                      1u</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1b6c7b237922e3e7b638b4e944f9f03b"> 2784</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT15_SHIFT))&amp;DMA_INT_INT15_MASK)</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment">/* ERR Bit Fields */</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9101f17d9361d3e54fd4efdc051f9ec7"> 2786</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_MASK                        0x1u</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b40ac186b1c6a1be5bf5497a901448a"> 2787</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       0u</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7597cdf7e177a5c87916f6920b574172"> 2788</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_WIDTH                       1u</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacec528feab17053125117302e8bfc225"> 2789</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR0_SHIFT))&amp;DMA_ERR_ERR0_MASK)</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7499ec372d112f712c709c1a2e2abf86"> 2790</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_MASK                        0x2u</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f34d449d0ef98d8e06bcc52d8aef151"> 2791</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       1u</span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6eb1e6d5da32f6db3d14cb739129baab"> 2792</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_WIDTH                       1u</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0a911f1da1590c914703a5ae8e99c10e"> 2793</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR1_SHIFT))&amp;DMA_ERR_ERR1_MASK)</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1951c1dbf65b90113283494a7f751606"> 2794</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_MASK                        0x4u</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5f35f4d12bff35a729fae491b7c50e"> 2795</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       2u</span></div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga88590eacbb70cf4cb235bbead0ee632d"> 2796</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_WIDTH                       1u</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b3a41bd8a72fb0ddb65cad5530acf9a"> 2797</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR2_SHIFT))&amp;DMA_ERR_ERR2_MASK)</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacd75b06f746d41c3e5753356fe88c7d5"> 2798</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_MASK                        0x8u</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ce969b44f6794b1514fca19857cefd2"> 2799</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       3u</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98f23c3846090f6b1019ee16102c127b"> 2800</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_WIDTH                       1u</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaca4c92c76a6438bcd84f64de13d145aa"> 2801</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR3_SHIFT))&amp;DMA_ERR_ERR3_MASK)</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9d5b6f1d6608d9949c68a1eeea555d2"> 2802</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_MASK                        0x10u</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac359bd7cc76f62c11333ff4c10de4a34"> 2803</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_SHIFT                       4u</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ad3c569ca25c23885ef849145138912"> 2804</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_WIDTH                       1u</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa72e05ad66fe0c8b28761b625ad247f7"> 2805</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR4_SHIFT))&amp;DMA_ERR_ERR4_MASK)</span></div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d45ac13a2699e26fbe38ffab8cce416"> 2806</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_MASK                        0x20u</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6438acccecf5224c424255a79d43ff3f"> 2807</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_SHIFT                       5u</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2446ce5f4e28a652e6421bd9c1d4700"> 2808</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_WIDTH                       1u</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabc5958af1990c2b7fac5abdee64e966b"> 2809</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR5_SHIFT))&amp;DMA_ERR_ERR5_MASK)</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga91c5a3a1f23688b499e815010332a8b6"> 2810</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_MASK                        0x40u</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef44087bd9a7d5fa08f5143885f24426"> 2811</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_SHIFT                       6u</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa28d1c7b6f0675af96a2124c9e7accac"> 2812</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_WIDTH                       1u</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd8938c47837ba2ac0ff5c619f970919"> 2813</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR6_SHIFT))&amp;DMA_ERR_ERR6_MASK)</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacf88c20213557f9b14d0461186c8ad9c"> 2814</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_MASK                        0x80u</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba843bc164640b0bee694d06aec3ff5d"> 2815</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_SHIFT                       7u</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9754ab477b93db518743e66fbd067192"> 2816</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_WIDTH                       1u</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67fcee2cc61c75dffaf56b257e345585"> 2817</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR7_SHIFT))&amp;DMA_ERR_ERR7_MASK)</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga26b3300af4c6056fde15d7ee464fe27b"> 2818</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_MASK                        0x100u</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b65d94f8709efa99e181d39498bf7f8"> 2819</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_SHIFT                       8u</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga14f0c1827c98a4b5d98a34dcbb72185a"> 2820</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_WIDTH                       1u</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga039907633506f1a7b908c208714a96bf"> 2821</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR8_SHIFT))&amp;DMA_ERR_ERR8_MASK)</span></div>
<div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbe1957b7eb3286c59843176e53f8db5"> 2822</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_MASK                        0x200u</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23013d455c522ab79cea06ec7cb24f54"> 2823</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_SHIFT                       9u</span></div>
<div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga50ed39207b2193c834c5762b63d1b3d8"> 2824</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_WIDTH                       1u</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaff86e994f4e807b32a52d1b511d9dff5"> 2825</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR9_SHIFT))&amp;DMA_ERR_ERR9_MASK)</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf262602fbf5a06efce5d26c049d799e6"> 2826</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_MASK                       0x400u</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga121c9024d0acc3936d38c00f707e94d9"> 2827</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_SHIFT                      10u</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga57ebde2b6a5dc2d994af634f248019b6"> 2828</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_WIDTH                      1u</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4ee8affc4916fa45d45be337b5e1831c"> 2829</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR10_SHIFT))&amp;DMA_ERR_ERR10_MASK)</span></div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98e4393a5293b8777ae38028fee1ec5a"> 2830</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_MASK                       0x800u</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65fb2e0a33965f35b7475dcaf2168242"> 2831</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_SHIFT                      11u</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d72f644bfc703e2ed6f4ebcde82d620"> 2832</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_WIDTH                      1u</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67511c6ae766a19c9655e8ade102e937"> 2833</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR11_SHIFT))&amp;DMA_ERR_ERR11_MASK)</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1a1d9073ce637ecb9af7ee182818a808"> 2834</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac964942fa1bfa36d4d85ceb8d7659091"> 2835</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_SHIFT                      12u</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f71cf0417a1dfa482daf9f6482ced48"> 2836</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_WIDTH                      1u</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6491ee16fa40a6f90eaf6e4ab4277d4a"> 2837</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR12_SHIFT))&amp;DMA_ERR_ERR12_MASK)</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaea7b3a588a4980e7c46c95a4a3796d2b"> 2838</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace70e2ada6826e2ed8ac61868a3c9ace"> 2839</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_SHIFT                      13u</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga40f7a8d666b52111fde2cc380aab815d"> 2840</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_WIDTH                      1u</span></div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01c513782e96366b2e0f80f5a1a9e39c"> 2841</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR13_SHIFT))&amp;DMA_ERR_ERR13_MASK)</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga75221d150ac8723e86b606a11d0afa4b"> 2842</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga007cfb975ad771415fc6ff30ec5e0ff8"> 2843</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_SHIFT                      14u</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa61b661907a1c1daa4f2b27e13db7340"> 2844</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_WIDTH                      1u</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2a5cef2f6b0dfa2792c4aa9bdf201c5c"> 2845</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR14_SHIFT))&amp;DMA_ERR_ERR14_MASK)</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa3b260afe4db53c9e602f1f6a5201fff"> 2846</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2045ddbd1bc78466e6fa9b2ac4202ef1"> 2847</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_SHIFT                      15u</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3a0bf57484ebf767da0f1b91d6dfd935"> 2848</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_WIDTH                      1u</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae3192bfff65ad01d565e2433388fb44a"> 2849</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR15_SHIFT))&amp;DMA_ERR_ERR15_MASK)</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="comment">/* HRS Bit Fields */</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga39ace553ace4ea0f1da0f2e418ea1cc7"> 2851</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_MASK                        0x1u</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68978d004a9c81063869d7d59553f3e9"> 2852</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       0u</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad36b76ed0472993dece243a8147c0476"> 2853</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_WIDTH                       1u</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga96a3b27516b80839b00daaa3fdef297d"> 2854</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS0_SHIFT))&amp;DMA_HRS_HRS0_MASK)</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga260c7de3089f87d08b58f8c2874dcb2a"> 2855</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_MASK                        0x2u</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33181a585c24a5532e4756d6f7080a74"> 2856</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       1u</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97dc164706b6687834ec403539c3f408"> 2857</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_WIDTH                       1u</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec1b175b0410f055cf5a2459f7b84278"> 2858</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS1_SHIFT))&amp;DMA_HRS_HRS1_MASK)</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab172f0aec10459f57a424abf8218201"> 2859</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_MASK                        0x4u</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ce6312c610677e9fd618e58cf5db4be"> 2860</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       2u</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae4419cffed4e02acd81b8a92d8bc7047"> 2861</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_WIDTH                       1u</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga43e0cc322ab3863365ee5cf33a4b2685"> 2862</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS2_SHIFT))&amp;DMA_HRS_HRS2_MASK)</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab38eb6178d982a70880d2540c8d21533"> 2863</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_MASK                        0x8u</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga354d385e3e760a2808ba5320f58a17e9"> 2864</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       3u</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad88e606783165a9615e1399bb9b26500"> 2865</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_WIDTH                       1u</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa60c08216d376b5b8a97f66a281d7c2b"> 2866</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS3_SHIFT))&amp;DMA_HRS_HRS3_MASK)</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79a7d99729d1515c973892e2ba70e448"> 2867</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_MASK                        0x10u</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4268fab708cc31dc6f6cd138785be5f3"> 2868</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_SHIFT                       4u</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4129b916e11e65bb0dd3f82645ba20f5"> 2869</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_WIDTH                       1u</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf42a5b3e0aaadb7d667c9ebc079870a1"> 2870</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS4_SHIFT))&amp;DMA_HRS_HRS4_MASK)</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacfc3b3c3d28ca9bfefaa6709e9909508"> 2871</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_MASK                        0x20u</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90ea769ef1cbc54afc275c1e991d1d78"> 2872</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_SHIFT                       5u</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadf15fe61932d62fbdc9ec116b8f42789"> 2873</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_WIDTH                       1u</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga640cd3b3cbb8c91101a150068d8d7586"> 2874</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS5_SHIFT))&amp;DMA_HRS_HRS5_MASK)</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44d55de50c7c80d678981951826f0081"> 2875</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_MASK                        0x40u</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae3682df9c3a8e95125a6b8c535354f30"> 2876</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_SHIFT                       6u</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac9492b6a1577f297d4e6e0d243cc9062"> 2877</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_WIDTH                       1u</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac73f90ba812f6e406feb5c5b04772019"> 2878</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS6_SHIFT))&amp;DMA_HRS_HRS6_MASK)</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga18c91c3c8141da6f187a33b29a88e824"> 2879</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_MASK                        0x80u</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga974308a1a9c35933b15c56569b09fff1"> 2880</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_SHIFT                       7u</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga27033de8c8ff9f0865d5f19518406dae"> 2881</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_WIDTH                       1u</span></div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga05ba0cd0ef12ad18557d46a75b0146e1"> 2882</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS7_SHIFT))&amp;DMA_HRS_HRS7_MASK)</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ac1e668583047830217733a86cb5282"> 2883</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_MASK                        0x100u</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2ad334ca6ffd1da266db7274904744b"> 2884</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_SHIFT                       8u</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac90a5e7cf7eafd941bb56d2e7dcb3f31"> 2885</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_WIDTH                       1u</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga52e8f35f2a028320281455a2e62b01be"> 2886</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS8_SHIFT))&amp;DMA_HRS_HRS8_MASK)</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74fabb7978d0300a9a53ce9623cd4ec0"> 2887</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_MASK                        0x200u</span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0bf0fb7b7d09669eb6d9494cbd820283"> 2888</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_SHIFT                       9u</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga248ad094ad19b77add7f9f610998e645"> 2889</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_WIDTH                       1u</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0097e575b339764921db208d0969a5f0"> 2890</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS9_SHIFT))&amp;DMA_HRS_HRS9_MASK)</span></div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f6a957f6d04efec97e3b3a3e69cb393"> 2891</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_MASK                       0x400u</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778c5e6d66d2e4f37e16b2ec8f27ec60"> 2892</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_SHIFT                      10u</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga37f12ac224dc601016885ebb1e405732"> 2893</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_WIDTH                      1u</span></div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c6198ceabde7524a8d600af8e3be266"> 2894</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS10_SHIFT))&amp;DMA_HRS_HRS10_MASK)</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9772ae843b9700e32fe8080273138259"> 2895</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_MASK                       0x800u</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2ec495a4cf3b439ad0ff924cba41218"> 2896</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_SHIFT                      11u</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga87a0be2a543fb5d3bbc288bb0d2882e1"> 2897</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_WIDTH                      1u</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga847fcdcf09055736afc83d0a1736c714"> 2898</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS11_SHIFT))&amp;DMA_HRS_HRS11_MASK)</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1378581b5a4f4ea1dc0756d813cb5fd8"> 2899</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d9f2a43a4fe7a7ad7f1a74547ba895d"> 2900</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_SHIFT                      12u</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef6609f9029c555059e4d3847d614d5d"> 2901</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_WIDTH                      1u</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7e9338b0714a85c8b88377aa14602fc"> 2902</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS12_SHIFT))&amp;DMA_HRS_HRS12_MASK)</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga918fc7b0985cbe11be58212390f1c816"> 2903</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadffc24f95572e6aab3e33fefe1c1806c"> 2904</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_SHIFT                      13u</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a40053ffc31f12d77d5ec6a81bbc593"> 2905</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_WIDTH                      1u</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4e7ba0989d28fb1de21ecb1c4662f861"> 2906</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS13_SHIFT))&amp;DMA_HRS_HRS13_MASK)</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70ee6df2c5cce431c6b9d3e3f958bd69"> 2907</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga183e6503c7ed5e4b07f9df2bf47d46a9"> 2908</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_SHIFT                      14u</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23ee68da1b552c2935b5de5a04c1a0a5"> 2909</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_WIDTH                      1u</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef8d45689a4a8787b0e92df28c1a8c5b"> 2910</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS14_SHIFT))&amp;DMA_HRS_HRS14_MASK)</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga95ddced80fcb33b665fa1b6aad38210b"> 2911</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac91c063a84c76a6cf385cd3bda8f244a"> 2912</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_SHIFT                      15u</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf24d382fc0d237771cf83e5f89aaecfa"> 2913</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_WIDTH                      1u</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa0e87498bf03b4eabf6e6f2e2ea07433"> 2914</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS15_SHIFT))&amp;DMA_HRS_HRS15_MASK)</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="comment">/* EARS Bit Fields */</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab6368234862b48e0a7f2309ace3992f6"> 2916</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_MASK                    0x1u</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2934be6fd7ed7a0fb93f5c6ffc4ce38"> 2917</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_SHIFT                   0u</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac62f110fc1c7ad07566bbbd619b4d789"> 2918</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_WIDTH                   1u</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga91311fede53f6ceb8631b78c8e3e7e9c"> 2919</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_0_SHIFT))&amp;DMA_EARS_EDREQ_0_MASK)</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f4f201c43591c12109badab8cd908b6"> 2920</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_MASK                    0x2u</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga80e9c1ecdf42de0952acd104790bcd12"> 2921</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_SHIFT                   1u</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga51ae3421360914f590a8b5e16f929a9f"> 2922</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_WIDTH                   1u</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga505fb40f65e4310159ab993fc177efb4"> 2923</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_1_SHIFT))&amp;DMA_EARS_EDREQ_1_MASK)</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab52d20c71ef34a10709a060142251eac"> 2924</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_MASK                    0x4u</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa11c04279e8f3466fd66448de4eed7a8"> 2925</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_SHIFT                   2u</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga610d1efcdd7f7e697fd65ef9b6b20591"> 2926</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_WIDTH                   1u</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga294f5d49c3eacc4e42028a78e18a8cec"> 2927</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_2_SHIFT))&amp;DMA_EARS_EDREQ_2_MASK)</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcc3ec794a6b31e13b47fef4adbf2ed9"> 2928</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_MASK                    0x8u</span></div>
<div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga89c310ce60ebfeea4c454f5f5dfa5879"> 2929</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_SHIFT                   3u</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac8ba5301c0b3ea52238d2c809fa13f37"> 2930</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_WIDTH                   1u</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae87d77748bc13d28214f3a0582e59dc1"> 2931</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_3_SHIFT))&amp;DMA_EARS_EDREQ_3_MASK)</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab29c7b06f5edb4edb63c5e3614e8d718"> 2932</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_MASK                    0x10u</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3fb3fb24ae3c092893631ffd60e894a1"> 2933</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_SHIFT                   4u</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaecf9ce8c351b020afaa4d378ed59999e"> 2934</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_WIDTH                   1u</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaffd1b1b5bac57d8bf42a7fd88ff017a2"> 2935</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_4_SHIFT))&amp;DMA_EARS_EDREQ_4_MASK)</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e57bb7a869960c7f3d6f2d8fc0b2d5c"> 2936</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_MASK                    0x20u</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacc98af3e13f43799f53ec1acc1903667"> 2937</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_SHIFT                   5u</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae193387cbaa94883ddffc19016ae3d97"> 2938</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_WIDTH                   1u</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8044fac70291e7bea258b8614cb775b6"> 2939</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_5_SHIFT))&amp;DMA_EARS_EDREQ_5_MASK)</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa233c6b7127cdd38bcdf9ef71f574575"> 2940</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_MASK                    0x40u</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0ea87a0b191bc5a85ff3ebbf78dcffb"> 2941</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_SHIFT                   6u</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66d938e0701c64ca8f6e5ca169607767"> 2942</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_WIDTH                   1u</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed2866d892542006152aa4cf1262b570"> 2943</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_6_SHIFT))&amp;DMA_EARS_EDREQ_6_MASK)</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac3a8ad0b289fa805571238c78f6a4285"> 2944</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_MASK                    0x80u</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe24d2652ff932eb06e0badb341ba3f4"> 2945</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_SHIFT                   7u</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae8e71e7464fe4608f3295c8c477f2f44"> 2946</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_WIDTH                   1u</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga60515a3c970523c845fa9cb974e5c240"> 2947</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_7_SHIFT))&amp;DMA_EARS_EDREQ_7_MASK)</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa75d13226c0b4b6308451a14bd26eb0f"> 2948</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_MASK                    0x100u</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f21ceb61e9b49f1385aea095a5b5672"> 2949</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_SHIFT                   8u</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2945bdfb7cfbdd6e53f97d4a75c7c288"> 2950</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_WIDTH                   1u</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaa67deaca8d4a6d1b3ca89a1712ab6fa"> 2951</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_8_SHIFT))&amp;DMA_EARS_EDREQ_8_MASK)</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga101a72c18c9c8e1a409a25d980b97b42"> 2952</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_MASK                    0x200u</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaad43f294f13a97f5d16b8c641ea6c1d5"> 2953</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_SHIFT                   9u</span></div>
<div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0195fba64e00f12af957cd7e14f47b48"> 2954</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_WIDTH                   1u</span></div>
<div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b28aff09d873cb5eb8f775fde6c7f72"> 2955</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_9_SHIFT))&amp;DMA_EARS_EDREQ_9_MASK)</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafb93be5954840c5797c8ff81498262a7"> 2956</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_MASK                   0x400u</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2bbdac4ba4edca777b86b42b525296b5"> 2957</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_SHIFT                  10u</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ab2f4c6d97e5617543ee2e36b5938bd"> 2958</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_WIDTH                  1u</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad1d67474aaabef759ab38c38ae0ad3df"> 2959</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_10_SHIFT))&amp;DMA_EARS_EDREQ_10_MASK)</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga25e899e4308db5ec4890571702be37dc"> 2960</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_MASK                   0x800u</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4d3ea7b6b1f934e59bed821d89d2516c"> 2961</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_SHIFT                  11u</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97dc8c2c4f0e4903ddc35af4b437b123"> 2962</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_WIDTH                  1u</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga553d70f7c2bb962dd4ffb292b9ca0d50"> 2963</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_11_SHIFT))&amp;DMA_EARS_EDREQ_11_MASK)</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6893686f6bd26fd494135e9c0306757c"> 2964</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_MASK                   0x1000u</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2a3e7b4b587df75736f3950487f3e8f5"> 2965</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_SHIFT                  12u</span></div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf32bb240ea21263c0641ec458fb53a26"> 2966</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_WIDTH                  1u</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3256eb03d31f31b77d03851db3f59e26"> 2967</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_12_SHIFT))&amp;DMA_EARS_EDREQ_12_MASK)</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41e94533f76fe05d2080bd2dbaf4249c"> 2968</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_MASK                   0x2000u</span></div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b583aeedb5eb011a75b9796217e249f"> 2969</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_SHIFT                  13u</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gade8ff6d367a78a99b4f9f0230c8c5532"> 2970</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_WIDTH                  1u</span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga16c3cdb5baca96fe3d835ac9237ec638"> 2971</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_13_SHIFT))&amp;DMA_EARS_EDREQ_13_MASK)</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab0a97352cbe7d309c5df45beb2c6ae03"> 2972</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_MASK                   0x4000u</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f665dc1e4a25f3cc4b7f0431c51f6fc"> 2973</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_SHIFT                  14u</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2da4384c5e2e1326851e610a2106eaac"> 2974</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_WIDTH                  1u</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbf8a821c02ba3f836700a9d0e046763"> 2975</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_14_SHIFT))&amp;DMA_EARS_EDREQ_14_MASK)</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga005e0a088e53af42d5ecff720874670f"> 2976</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_MASK                   0x8000u</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1e80af552cd87f2da888bd74ead17bae"> 2977</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_SHIFT                  15u</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82fcad76110169511da3799787fd6c23"> 2978</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_WIDTH                  1u</span></div>
<div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9ce03d6378458624e228a3e220db39ce"> 2979</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_15_SHIFT))&amp;DMA_EARS_EDREQ_15_MASK)</span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="comment">/* DCHPRI Bit Fields */</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae4d1c45d4c9adf47ca83fabca4d52ecd"> 2981</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_MASK                    0xFu</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b3cb27faa704d72145eeab4889d3699"> 2982</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_SHIFT                   0u</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad25e678abfc564426e885a9b6809ea10"> 2983</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_WIDTH                   4u</span></div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5636305f35374f5e4bf8c4b52dd28888"> 2984</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_CHPRI_SHIFT))&amp;DMA_DCHPRI_CHPRI_MASK)</span></div>
<div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34e6bfd5e763f3b677d51b6296e0c224"> 2985</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_MASK                      0x40u</span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17e12af8b57c1099e0dbc8d0867ebdf7"> 2986</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_SHIFT                     6u</span></div>
<div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga52e54924f34210ff160bbfab0c612cb0"> 2987</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_WIDTH                     1u</span></div>
<div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1609a82fe12b1a40da5d0c2cd3469177"> 2988</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_DPA_SHIFT))&amp;DMA_DCHPRI_DPA_MASK)</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c91e0e04495c6b5594aa3dc4a498892"> 2989</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_MASK                      0x80u</span></div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e4a5b462b81cb43caf69e26c94cb54d"> 2990</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_SHIFT                     7u</span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga85736b8ef790928dde6136cde761eeea"> 2991</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_WIDTH                     1u</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga38c67f41b73a06300c09a6bcd56b9a42"> 2992</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_ECP_SHIFT))&amp;DMA_DCHPRI_ECP_MASK)</span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment">/* TCD_SADDR Bit Fields */</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb9749af125853b5ca1a9677e9503e3f"> 2994</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa255a6146bee442a32ac10b24c040634"> 2995</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR_SHIFT                0u</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c666aca1024542152eeee7bfa48a464"> 2996</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR_WIDTH                32u</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadd6f438ca788ef2f1f77cf89a2a4ae9c"> 2997</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_SADDR_SADDR_SHIFT))&amp;DMA_TCD_SADDR_SADDR_MASK)</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="comment">/* TCD_SOFF Bit Fields */</span></div>
<div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17332cd5c182c3660fb0f26b6ca27391"> 2999</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf5bc0e57ca836dfa06ed3b8886ebfbff"> 3000</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF_SHIFT                  0u</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga927c9bef6981dca3893a397331d67a33"> 3001</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF_WIDTH                  16u</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbd371b39cccfc0ee5d990b44bc78f43"> 3002</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_SOFF_SOFF_SHIFT))&amp;DMA_TCD_SOFF_SOFF_MASK)</span></div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">/* TCD_ATTR Bit Fields */</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2862da2cf314ae22ec5f5231b1f7e97"> 3004</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE_MASK                  0x7u</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0dacb409c876094fbdef4e4a4c17464d"> 3005</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE_SHIFT                 0u</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga85834ac6600d10c28fa2c7617353ffc5"> 3006</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE_WIDTH                 3u</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf0a613a54dffddcb4c01a7c02dc7ad72"> 3007</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_DSIZE_SHIFT))&amp;DMA_TCD_ATTR_DSIZE_MASK)</span></div>
<div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1fc3d4eaf25ddded79090ff7f220f90"> 3008</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD_MASK                   0xF8u</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79bfbce822f2841a575d35189dfece10"> 3009</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD_SHIFT                  3u</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4eed2d6ca7fbbb4ae4300c5e24107acd"> 3010</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD_WIDTH                  5u</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad7dab65906d53b1cf58dde820f6389d6"> 3011</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_DMOD_SHIFT))&amp;DMA_TCD_ATTR_DMOD_MASK)</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b4b40342f7fff6eda76898822b0b23b"> 3012</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE_MASK                  0x700u</span></div>
<div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaecbae6b9e27212ad7119fff03149a7ec"> 3013</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE_SHIFT                 8u</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1cb77504a8b34ceff1e7943994763075"> 3014</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE_WIDTH                 3u</span></div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2138b5ff40664bc2327f7c1639033dab"> 3015</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_SSIZE_SHIFT))&amp;DMA_TCD_ATTR_SSIZE_MASK)</span></div>
<div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac87dc94114c3a9f0cd9270597c3fb4ac"> 3016</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD_MASK                   0xF800u</span></div>
<div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7fed0a2f19ac51d3ecb91f3af371cac6"> 3017</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD_SHIFT                  11u</span></div>
<div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad070c67d3b2f4cc8c54a0ca7306c6369"> 3018</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD_WIDTH                  5u</span></div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6bb25b19877685d2144ad9f1015dba20"> 3019</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_SMOD_SHIFT))&amp;DMA_TCD_ATTR_SMOD_MASK)</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="comment">/* TCD_NBYTES_MLNO Bit Fields */</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaca0ea20e908308a3b36976f15466f0be"> 3021</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES_MASK          0xFFFFFFFFu</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3724feb5e13196206bbeca8e57b1c788"> 3022</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT         0u</span></div>
<div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga40aef0831b34c237a6e4cc60b9d73ca7"> 3023</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES_WIDTH         32u</span></div>
<div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7eac157ec8b29eb64e749f60e6724d9d"> 3024</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT))&amp;DMA_TCD_NBYTES_MLNO_NBYTES_MASK)</span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="comment">/* TCD_NBYTES_MLOFFNO Bit Fields */</span></div>
<div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeea34a2e27fefa5d392850ad6c64b125"> 3026</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK       0x3FFFFFFFu</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac963d6e0c7785859f8d64d5fa4675c9"> 3027</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT      0u</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2cc2312748083df84fadd3779399a29f"> 3028</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_WIDTH      30u</span></div>
<div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9af61e54de53e17bea1b89ce7fc91a10"> 3029</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK)</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3590dff5c25850414dc2ae938a421cef"> 3030</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK        0x40000000u</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9cc37cbc501a7a904a51a7e9aaee99a9"> 3031</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT       30u</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6423aa8754f805869293d86633396c2e"> 3032</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_WIDTH       1u</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67863df8b0d55cb8ac2139eec380f2db"> 3033</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK)</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5407ccf5a0947ee6f3e94e49c7b7e99"> 3034</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK        0x80000000u</span></div>
<div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa64fd667293bb11d1da075e21f7f5440"> 3035</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT       31u</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33a3a0c66c59253cf4079ef299871577"> 3036</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_WIDTH       1u</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2837a2227bc89761ca4a2a45873816e4"> 3037</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK)</span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="comment">/* TCD_NBYTES_MLOFFYES Bit Fields */</span></div>
<div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6c5dedac1d010ef9f2af818defede28"> 3039</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK      0x3FFu</span></div>
<div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1b05fe3a12096a8d5d086f15be795a5"> 3040</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT     0u</span></div>
<div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d41ad3b4431c2832815d7b8573bda41"> 3041</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_WIDTH     10u</span></div>
<div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf01bd093aef2038b568f69ab7b5221c4"> 3042</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK)</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga07fa3fe71981d8dedc53a3cf5490d182"> 3043</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK       0x3FFFFC00u</span></div>
<div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga307f93f5ceb76aab046120fab02e1397"> 3044</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT      10u</span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga110536908b0d0bc8a62d5f85995a8c39"> 3045</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_WIDTH      20u</span></div>
<div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac633cd9fedd983d851950b5eba753f32"> 3046</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK)</span></div>
<div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d30ea85593b368b7e1e2df631275cd5"> 3047</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK       0x40000000u</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabbe61ed420ff28def42e22c9195742ca"> 3048</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT      30u</span></div>
<div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac70ce50110adc39b26d2a866ec5ac12c"> 3049</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_WIDTH      1u</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4aab9decf68234ca87f9da9ea9c4dc96"> 3050</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK)</span></div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga77ad1d5bc4e73635f5660cd08efdeced"> 3051</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK       0x80000000u</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70102f12426ee80ec2c09a1155a07ba0"> 3052</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT      31u</span></div>
<div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga38bb93fe597c0943399d1c471ae26159"> 3053</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_WIDTH      1u</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaecf7b84e7de47371d9d196c0bcc748b1"> 3054</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK)</span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="comment">/* TCD_SLAST Bit Fields */</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7da6d0bd2fce72391e436afeb8bb81f4"> 3056</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d1799e99758595e9150290176622126"> 3057</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST_SHIFT                0u</span></div>
<div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b220057bf5e9aa33607f493727935a9"> 3058</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST_WIDTH                32u</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga424e59e3fcd0fa24cafe0b027252201e"> 3059</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_SLAST_SLAST_SHIFT))&amp;DMA_TCD_SLAST_SLAST_MASK)</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="comment">/* TCD_DADDR Bit Fields */</span></div>
<div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04771dcc352822c8051645a19ad4f01b"> 3061</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1b730dbd02cb4657670ee8f826180681"> 3062</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR_SHIFT                0u</span></div>
<div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad93c990e8f77b1b18c608122dfdf566b"> 3063</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR_WIDTH                32u</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b32df29ac32471006531710ceaf28e4"> 3064</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_DADDR_DADDR_SHIFT))&amp;DMA_TCD_DADDR_DADDR_MASK)</span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="comment">/* TCD_DOFF Bit Fields */</span></div>
<div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabfeb4906c1ea5f22fed3ea50a304d358"> 3066</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4fe4e0e3e4ce462ef2d424188131a68c"> 3067</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF_SHIFT                  0u</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8c9e7bc989f8003c27981c77ee727104"> 3068</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF_WIDTH                  16u</span></div>
<div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6925dde01a2b1ecbbf512a116f203172"> 3069</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_DOFF_DOFF_SHIFT))&amp;DMA_TCD_DOFF_DOFF_MASK)</span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="comment">/* TCD_CITER_ELINKNO Bit Fields */</span></div>
<div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga942e90667d9a6eb74806bdc86aa3a104"> 3071</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER_MASK         0x7FFFu</span></div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6e8e7320eb154d3cae394f605088e6d3"> 3072</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER_SHIFT        0u</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafbf4098dcd2acf8c80b42c1575940db2"> 3073</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER_WIDTH        15u</span></div>
<div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3bd97e8442d8df00fd7b9166c439ed11"> 3074</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKNO_CITER_SHIFT))&amp;DMA_TCD_CITER_ELINKNO_CITER_MASK)</span></div>
<div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga94ef0f7e63df1c67e51ddb1b54081ca9"> 3075</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK_MASK         0x8000u</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70ea34daa7621d07b3266cc9ead462fd"> 3076</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK_SHIFT        15u</span></div>
<div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad14726ff1a10a014de73c84b1df56659"> 3077</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK_WIDTH        1u</span></div>
<div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacffff447f46cec57634be458536feda7"> 3078</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKNO_ELINK_SHIFT))&amp;DMA_TCD_CITER_ELINKNO_ELINK_MASK)</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="comment">/* TCD_CITER_ELINKYES Bit Fields */</span></div>
<div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga27a2b6c419d82921149df5655ac3b2e4"> 3080</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE_MASK     0x1FFu</span></div>
<div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aee88fa5ae599145ad951f898f01ed8"> 3081</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE_SHIFT    0u</span></div>
<div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0062f46492fbb0f04c1c120bf93d28b"> 3082</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE_WIDTH    9u</span></div>
<div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a5b62ae4931cd24684d070d71fd8788"> 3083</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE(x)       (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKYES_CITER_LE_SHIFT))&amp;DMA_TCD_CITER_ELINKYES_CITER_LE_MASK)</span></div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e16ad9c3f217e716e71856bde251c52"> 3084</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH_MASK       0x1E00u</span></div>
<div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5c3d1aea627b2c39d9ab1a3aecbf307"> 3085</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT      9u</span></div>
<div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8718e2c8327c6ec7b5ef8ada4dd85608"> 3086</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH_WIDTH      4u</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd23ca2f7725ced664d247b053969eee"> 3087</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_TCD_CITER_ELINKYES_LINKCH_MASK)</span></div>
<div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7644a297f815c26e69716c9c6bb850fa"> 3088</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK_MASK        0x8000u</span></div>
<div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82a8c685e12ce0d4b3cfaf4943c3ff55"> 3089</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK_SHIFT       15u</span></div>
<div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab41fde46311900637f971a2b803337c6"> 3090</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK_WIDTH       1u</span></div>
<div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09000cfb7375dc359198fb4e13166404"> 3091</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKYES_ELINK_SHIFT))&amp;DMA_TCD_CITER_ELINKYES_ELINK_MASK)</span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="comment">/* TCD_DLASTSGA Bit Fields */</span></div>
<div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad026fb4066abcf1ebb837dc58dfa99c8"> 3093</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA_MASK           0xFFFFFFFFu</span></div>
<div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf0c68463548c2c86f402d824d2f0bf05"> 3094</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA_SHIFT          0u</span></div>
<div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5148d579729542acacd77f526277b2e0"> 3095</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA_WIDTH          32u</span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4be74d0005593520a9c545c4c063cd54"> 3096</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_DLASTSGA_DLASTSGA_SHIFT))&amp;DMA_TCD_DLASTSGA_DLASTSGA_MASK)</span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">/* TCD_CSR Bit Fields */</span></div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad021c90cb0fd3e287324f6deb1dd1627"> 3098</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START_MASK                   0x1u</span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga966c744d6b89aa4d814f0a3f5051beb5"> 3099</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START_SHIFT                  0u</span></div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd4f0d8df052fc373f7bf3cf297dcb8e"> 3100</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START_WIDTH                  1u</span></div>
<div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb8ae3e60ca7ad5c8f2f09f109dcb490"> 3101</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_START_SHIFT))&amp;DMA_TCD_CSR_START_MASK)</span></div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa668e7e3e30c76c0e491f28c771c3632"> 3102</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR_MASK                0x2u</span></div>
<div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad7fb1407135616983b4e797ca2a03d77"> 3103</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR_SHIFT               1u</span></div>
<div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa88944bd756fd14c068b82c5fd858841"> 3104</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR_WIDTH               1u</span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaadc38c7dd5188d980b94bf63d8a15656"> 3105</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_INTMAJOR_SHIFT))&amp;DMA_TCD_CSR_INTMAJOR_MASK)</span></div>
<div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0d127bf21b85338187e46b905e898dc0"> 3106</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF_MASK                 0x4u</span></div>
<div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga88355a4d8730dd67881514317fe3b433"> 3107</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF_SHIFT                2u</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9ca1cd44aa87b39b8277d0fabbebabc2"> 3108</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF_WIDTH                1u</span></div>
<div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a9816148d7c1a388fa4ac12036d2b27"> 3109</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_INTHALF_SHIFT))&amp;DMA_TCD_CSR_INTHALF_MASK)</span></div>
<div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5966a4b60b15c12cf0ab64a26129a03c"> 3110</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ_MASK                    0x8u</span></div>
<div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf3229f86ad39be0f452c32955aa60676"> 3111</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ_SHIFT                   3u</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c92fb16df6837a3b4cc65e04d84d737"> 3112</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ_WIDTH                   1u</span></div>
<div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga38500dcfa4c41068494401f0d2727401"> 3113</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_DREQ_SHIFT))&amp;DMA_TCD_CSR_DREQ_MASK)</span></div>
<div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad6f7b54c407d57dbe2120152f20b5044"> 3114</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG_MASK                     0x10u</span></div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2c950e03018f40da23c866072f5db947"> 3115</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG_SHIFT                    4u</span></div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae672c66385fb557d94eda64191cdb18d"> 3116</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG_WIDTH                    1u</span></div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad7d7d3f9f1fed8b3cc39d72a3f904744"> 3117</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_ESG_SHIFT))&amp;DMA_TCD_CSR_ESG_MASK)</span></div>
<div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga237d82273508bd07fb307a803c439dd6"> 3118</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK_MASK              0x20u</span></div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ce93ef724ee8cd8b2ce0e11750984b8"> 3119</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK_SHIFT             5u</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadec83c80405171ca3660b3d0c189b853"> 3120</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK_WIDTH             1u</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga32798d751729a8a171cf5c235513d57e"> 3121</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK(x)                (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_MAJORELINK_SHIFT))&amp;DMA_TCD_CSR_MAJORELINK_MASK)</span></div>
<div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74531b3fd1102e23eba076c6f5db6ceb"> 3122</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE_MASK                  0x40u</span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8cdf9acf40ae6988e6ad3ad27cb60d2"> 3123</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE_SHIFT                 6u</span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1b9f8a26d63817dda8846b9a1d58d1f4"> 3124</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE_WIDTH                 1u</span></div>
<div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga94b0addb29a331cd00919d0390faa44a"> 3125</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_ACTIVE_SHIFT))&amp;DMA_TCD_CSR_ACTIVE_MASK)</span></div>
<div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0f479d57677a00add4f44a86bba7d8e2"> 3126</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE_MASK                    0x80u</span></div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga71f38a975a6ae395aba4da7ae7581b96"> 3127</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE_SHIFT                   7u</span></div>
<div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae925424e7a46d42f3b328a36f468da87"> 3128</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE_WIDTH                   1u</span></div>
<div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacd1c20d9325c973efd2dbd97360be2c2"> 3129</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_DONE_SHIFT))&amp;DMA_TCD_CSR_DONE_MASK)</span></div>
<div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaff967746a7534aaf76ef5c41b7a42074"> 3130</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH_MASK             0xF00u</span></div>
<div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbc01c759612465fbe18cf46c86952d1"> 3131</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH_SHIFT            8u</span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa651ee68b341ff21863ba0913235e3f7"> 3132</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH_WIDTH            4u</span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacc6f47d5a219f3bc32d58111f0fa99c2"> 3133</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_MAJORLINKCH_SHIFT))&amp;DMA_TCD_CSR_MAJORLINKCH_MASK)</span></div>
<div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaabd7550293882551ef881043ff41f228"> 3134</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC_MASK                     0xC000u</span></div>
<div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2b5603083d8355cdc6f6e90f55e6824e"> 3135</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC_SHIFT                    14u</span></div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09d6c48fec0e911219957ef1eff8f455"> 3136</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC_WIDTH                    2u</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae716ff039dbd54f196c6a9d553dc751c"> 3137</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_BWC_SHIFT))&amp;DMA_TCD_CSR_BWC_MASK)</span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="comment">/* TCD_BITER_ELINKNO Bit Fields */</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga293c68087119ecb66448cc9becd00c46"> 3139</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER_MASK         0x7FFFu</span></div>
<div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0bc3767db214c82a8f204d9527862bf0"> 3140</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER_SHIFT        0u</span></div>
<div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaae7df46cc0f96da22ee3e67a5c809db9"> 3141</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER_WIDTH        15u</span></div>
<div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45e8b13c17c23ba2ec6ba9b5fd7e2730"> 3142</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKNO_BITER_SHIFT))&amp;DMA_TCD_BITER_ELINKNO_BITER_MASK)</span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga783b6216fba64f407dfde3b08efa362a"> 3143</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK_MASK         0x8000u</span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab600e1bb7a7fc5c584dea457a99796d7"> 3144</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK_SHIFT        15u</span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2b25b0f804fe53c600268c875b85d0d9"> 3145</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK_WIDTH        1u</span></div>
<div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gade03f352a677077379042b0aba554209"> 3146</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKNO_ELINK_SHIFT))&amp;DMA_TCD_BITER_ELINKNO_ELINK_MASK)</span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="comment">/* TCD_BITER_ELINKYES Bit Fields */</span></div>
<div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacde94247621333840b0caaa795a9242"> 3148</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER_MASK        0x1FFu</span></div>
<div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac082ce767a5d0b90b94971d887e8b687"> 3149</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER_SHIFT       0u</span></div>
<div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3768b66a469026a40d46dc02c51a8bb0"> 3150</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER_WIDTH       9u</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae64325dc12ba477b17e0582ee1e6154a"> 3151</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER(x)          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKYES_BITER_SHIFT))&amp;DMA_TCD_BITER_ELINKYES_BITER_MASK)</span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46e5c4c878c61808bf84e223b78f36a9"> 3152</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH_MASK       0x1E00u</span></div>
<div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7bc96b0f62a76353af775dfce382cc89"> 3153</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT      9u</span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe8c6d6dd466359a6d43e732a483a918"> 3154</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH_WIDTH      4u</span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga31a1b5f4ae2db50c743fdc61ade8efcc"> 3155</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_TCD_BITER_ELINKYES_LINKCH_MASK)</span></div>
<div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8e4fb485fa76da04a7748681812f14a8"> 3156</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK_MASK        0x8000u</span></div>
<div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga529578c97f45e5a39b3e9672624c5e96"> 3157</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK_SHIFT       15u</span></div>
<div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d580e52e0f7b38fe4321e48f7e9eea9"> 3158</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK_WIDTH       1u</span></div>
<div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb759b2cec9724d6c7af2c866d29d73c"> 3159</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKYES_ELINK_SHIFT))&amp;DMA_TCD_BITER_ELINKYES_ELINK_MASK)</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;</div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160; <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;</div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;</div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;</div>
<div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga142bd4d929a1397622dd8a716558f3bb"> 3182</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_COUNT                       16u</span></div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;</div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html"> 3185</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html#aa4424a91cb4540a9192771c8c8bd4ae6"> 3186</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[<a class="code" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga142bd4d929a1397622dd8a716558f3bb">DMAMUX_CHCFG_COUNT</a>];          </div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;} <a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a>, *<a class="code" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga4af0bb6fbf66335c4e98bec5cc0b8055">DMAMUX_MemMapPtr</a>;</div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;</div>
<div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga07914503bd9fb49a1279edcfa3d2d2c3"> 3190</a></span>&#160;<span class="preprocessor">#define DMAMUX_INSTANCE_COUNT                    (1u)</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;</div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;</div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gab59b16200deae0e15cd58d322b7cc75b"> 3195</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE                              (0x40021000u)</span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;</div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga0b7b7bd666a76aa791434bb59ea03693"> 3197</a></span>&#160;<span class="preprocessor">#define DMAMUX                                   ((DMAMUX_Type *)DMAMUX_BASE)</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;</div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga829aeb2ec17eff9c9fa684315a70bc2a"> 3199</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_ADDRS                        { DMAMUX_BASE }</span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;</div>
<div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gaad218c12978071501dc2899f0624de4b"> 3201</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX }</span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;</div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;</div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga35b279ba0b1c9e817901494cdac305c5"> 3213</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div>
<div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gac2b7553c4599d8e919750598dd03f8a3"> 3214</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0u</span></div>
<div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga9b947a126e06365ad99d034bc2b83a9f"> 3215</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_WIDTH                6u</span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga7e6dbf37a88078ee1e84987e92d737db"> 3216</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gafd2b6158f86bedffb640e73c40cdd0f5"> 3217</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga714a6b142fde49d701e3f624bb2417e1"> 3218</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6u</span></div>
<div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga4347d4c10306b9fe0312c3177663037c"> 3219</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_WIDTH                  1u</span></div>
<div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gaa65206eada0418a6e7c2150d8801e4ff"> 3220</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_TRIG_SHIFT))&amp;DMAMUX_CHCFG_TRIG_MASK)</span></div>
<div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga311ccb0a9a00f29da44f8c41b33ba79f"> 3221</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div>
<div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga23d6f41370761b5c68e4d49f419aaee9"> 3222</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7u</span></div>
<div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga57ded2f46a334c71662b5d66ce04ec5f"> 3223</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_WIDTH                  1u</span></div>
<div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga4cdaf07ce0a9db50adebacf559d5e4a9"> 3224</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_ENBL_SHIFT))&amp;DMAMUX_CHCFG_ENBL_MASK)</span></div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;</div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;</div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;</div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment">   -- EIM Peripheral Access Layer</span></div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;</div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga03c568574945133d2b960a927c8ce874"> 3247</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_COUNT                         2u</span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;</div>
<div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html"> 3250</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a266663108db9e43769fb13581a9e2ece"> 3251</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#a266663108db9e43769fb13581a9e2ece">EIMCR</a>;                             </div>
<div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a208b9eb163073128244ba02235eca508"> 3252</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#a208b9eb163073128244ba02235eca508">EICHEN</a>;                            </div>
<div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#aa0ea36fa64a402e961329a0e833cc4b5"> 3253</a></span>&#160;       uint8_t RESERVED_0[248];</div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x100 */</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a9a0286cef2a718f6e651c820bb12776a"> 3255</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#a9a0286cef2a718f6e651c820bb12776a">WORD0</a>;                             </div>
<div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#abab43ee13229af015a04f2e84bdfee05"> 3256</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#abab43ee13229af015a04f2e84bdfee05">WORD1</a>;                             </div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;         uint8_t RESERVED_0[248];</div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;  } EICHDn[<a class="code" href="group___e_i_m___peripheral___access___layer.html#ga03c568574945133d2b960a927c8ce874">EIM_EICHDn_COUNT</a>];</div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;} <a class="code" href="struct_e_i_m___type.html">EIM_Type</a>, *<a class="code" href="group___e_i_m___peripheral___access___layer.html#ga14ec9dbd440b5b1ed87dea109e9e5d0a">EIM_MemMapPtr</a>;</div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;</div>
<div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga76504c76ea58dab6cbdfde360b4bc82d"> 3262</a></span>&#160;<span class="preprocessor">#define EIM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;</div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;</div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment">/* EIM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#gaac6f34c594651f3c6b972f39b8a9cfd8"> 3267</a></span>&#160;<span class="preprocessor">#define EIM_BASE                                 (0x40019000u)</span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;</div>
<div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga515ffe371fee67f0749a4ffcb6b6bd17"> 3269</a></span>&#160;<span class="preprocessor">#define EIM                                      ((EIM_Type *)EIM_BASE)</span></div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;</div>
<div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga03d2f55edaa8c90646295971c54d2e0c"> 3271</a></span>&#160;<span class="preprocessor">#define EIM_BASE_ADDRS                           { EIM_BASE }</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;</div>
<div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#gad495b56202d874e6e8211eac4b8b03e3"> 3273</a></span>&#160;<span class="preprocessor">#define EIM_BASE_PTRS                            { EIM }</span></div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;</div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="comment">   -- EIM Register Masks</span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;</div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="comment">/* EIMCR Bit Fields */</span></div>
<div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga2b6d24211a51a3e78d74c1985e971677"> 3285</a></span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN_MASK                     0x1u</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga8b3b958a029d31a34d50e765429f3caa"> 3286</a></span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN_SHIFT                    0u</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gaf6a859b1f4bc5540d7abfa6cc9e492ec"> 3287</a></span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN_WIDTH                    1u</span></div>
<div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gae792bbdafe3dbcecdddccb3a97bfbdb9"> 3288</a></span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EIMCR_GEIEN_SHIFT))&amp;EIM_EIMCR_GEIEN_MASK)</span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment">/* EICHEN Bit Fields */</span></div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga86afeabde9d259881f0b0f2cb53b063e"> 3290</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH1EN_MASK                  0x40000000u</span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga614e47e19ddd3fe1cd197afe1f99c93d"> 3291</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH1EN_SHIFT                 30u</span></div>
<div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gafd0434df36770a2f0e7a28be44ee91d5"> 3292</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH1EN_WIDTH                 1u</span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gae3e74f42c46ef67bd1b3239bcae0580d"> 3293</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH1EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHEN_EICH1EN_SHIFT))&amp;EIM_EICHEN_EICH1EN_MASK)</span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gaae751fbdf5dc3453679d8ffd8dc3f27b"> 3294</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN_MASK                  0x80000000u</span></div>
<div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga6eb14a633114845729fd88d49d640371"> 3295</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN_SHIFT                 31u</span></div>
<div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gaa6689df01f684b512ac0346d6584cb73"> 3296</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN_WIDTH                 1u</span></div>
<div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga2ab1cd740ee904271ac07ab1103e1a23"> 3297</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHEN_EICH0EN_SHIFT))&amp;EIM_EICHEN_EICH0EN_MASK)</span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="comment">/* EICHDn_WORD0 Bit Fields */</span></div>
<div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga8a90feb5a9a6c85b86d2c3dfa9f0b672"> 3299</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK_MASK        0xFE000000u</span></div>
<div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga0091a011799f0c327a6c77b5a0e87b66"> 3300</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK_SHIFT       25u</span></div>
<div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga5f5530e715638a653878f74f59ebb175"> 3301</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK_WIDTH       7u</span></div>
<div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gaf9acd8c12bbde379a169a08df677563d"> 3302</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHDn_WORD0_CHKBIT_MASK_SHIFT))&amp;EIM_EICHDn_WORD0_CHKBIT_MASK_MASK)</span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="comment">/* EICHDn_WORD1 Bit Fields */</span></div>
<div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga6efada34bd7a513f72e20a05f185308c"> 3304</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK_MASK      0xFFFFFFFFu</span></div>
<div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga1769fff63fc00d389ee9d1ae4d023a42"> 3305</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK_SHIFT     0u</span></div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gacbcb2273b64cd2c1d5e9ad0ff9b8ac8c"> 3306</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK_WIDTH     32u</span></div>
<div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gab9b934fb035cac04c4952c6928d343c8"> 3307</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHDn_WORD1_B0_3DATA_MASK_SHIFT))&amp;EIM_EICHDn_WORD1_B0_3DATA_MASK_MASK)</span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160; <span class="comment">/* end of group EIM_Register_Masks */</span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;</div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160; <span class="comment">/* end of group EIM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;</div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;</div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment">   -- ERM Peripheral Access Layer</span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;</div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga9931843f4ffe70302ff8aa5fc438f15a"> 3330</a></span>&#160;<span class="preprocessor">#define ERM_EARn_COUNT                           2u</span></div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;</div>
<div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html"> 3333</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#a6451eff1024e95c063a8f9474ddd99e5"> 3334</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_r_m___type.html#a6451eff1024e95c063a8f9474ddd99e5">CR0</a>;                               </div>
<div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#af18bafaac3b2ce682652a0ce35d863c5"> 3335</a></span>&#160;       uint8_t RESERVED_0[12];</div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#a37998d3890ba9b9dde5449218d27e7f1"> 3336</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_r_m___type.html#a37998d3890ba9b9dde5449218d27e7f1">SR0</a>;                               </div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#af5d62f7537cb7fff3930a3b62418fce4"> 3337</a></span>&#160;       uint8_t RESERVED_1[236];</div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#a106bf94fb6bbc4fb74ed4fd7604ffea1"> 3339</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_r_m___type.html#a106bf94fb6bbc4fb74ed4fd7604ffea1">EAR</a>;                               </div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;         uint8_t RESERVED_0[12];</div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;  } EARn[<a class="code" href="group___e_r_m___peripheral___access___layer.html#ga9931843f4ffe70302ff8aa5fc438f15a">ERM_EARn_COUNT</a>];</div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;} <a class="code" href="struct_e_r_m___type.html">ERM_Type</a>, *<a class="code" href="group___e_r_m___peripheral___access___layer.html#ga00b04fa1d6315ec7d27691bb82b94025">ERM_MemMapPtr</a>;</div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;</div>
<div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#gacf952fe88f8edea8a1dfed0e7ed3bec2"> 3345</a></span>&#160;<span class="preprocessor">#define ERM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;</div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;</div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="comment">/* ERM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#gabd54b314b168bb0aa50aec1c8d2aa126"> 3350</a></span>&#160;<span class="preprocessor">#define ERM_BASE                                 (0x40018000u)</span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;</div>
<div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga90d6a9e55fc1e6153acaa258590b4836"> 3352</a></span>&#160;<span class="preprocessor">#define ERM                                      ((ERM_Type *)ERM_BASE)</span></div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;</div>
<div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga0e0c5c56b8794fe0c7dc7e25e3c9a598"> 3354</a></span>&#160;<span class="preprocessor">#define ERM_BASE_ADDRS                           { ERM_BASE }</span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;</div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga23f29b0d5948d6bec97775b4e381c923"> 3356</a></span>&#160;<span class="preprocessor">#define ERM_BASE_PTRS                            { ERM }</span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;</div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga45edb4f1d3692e6048480e8df3c8a4b1"> 3358</a></span>&#160;<span class="preprocessor">#define ERM_IRQS_ARR_COUNT                       (2u)</span></div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;</div>
<div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga476cd540d2cb8fce29898c1507ba770b"> 3360</a></span>&#160;<span class="preprocessor">#define ERM_SINGLE_IRQS_CH_COUNT                 (1u)</span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;</div>
<div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#gae443e4c5239886847d6507998fae5151"> 3362</a></span>&#160;<span class="preprocessor">#define ERM_DOUBLE_IRQS_CH_COUNT                 (1u)</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;</div>
<div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga44aa89484b6de82a893b4624641ee965"> 3364</a></span>&#160;<span class="preprocessor">#define ERM_SINGLE_IRQS                          { ERM_single_fault_IRQn }</span></div>
<div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga15ccd08175036b3521807b3c5b6a6246"> 3365</a></span>&#160;<span class="preprocessor">#define ERM_DOUBLE_IRQS                          { ERM_double_fault_IRQn }</span></div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;</div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="comment">   -- ERM Register Masks</span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;</div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga2b1156b2b854622930b4f28f136f25c4"> 3377</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gabeb3ec6272710bd682dde85dfe2b7ccd"> 3378</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE1_SHIFT                     26u</span></div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gae62e208d26bd6400472fb75bfd7db7f4"> 3379</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE1_WIDTH                     1u</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gad4a5c36cc0cac1bd5a11f52bf8549786"> 3380</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ENCIE1_SHIFT))&amp;ERM_CR0_ENCIE1_MASK)</span></div>
<div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaceca0944aedb05cfd90f8d86e330b245"> 3381</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE1_MASK                      0x8000000u</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga87443905075ee26982c5185f18a8fc2d"> 3382</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE1_SHIFT                     27u</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga76edbc196b4a5a19cb210731f3c1e844"> 3383</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE1_WIDTH                     1u</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga9472d9f2ca9d96b772bf5673dcbb4590"> 3384</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ESCIE1_SHIFT))&amp;ERM_CR0_ESCIE1_MASK)</span></div>
<div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga084b32e8e784a3d6d9c2d1a7b996ad75"> 3385</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gac67f0c209626acb9b05bb3a74f2ed3d2"> 3386</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0_SHIFT                     30u</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga447b89e008ccb12cc14eded4eb201073"> 3387</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0_WIDTH                     1u</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gab9d282f9cc2a936e66ee849a12b105b6"> 3388</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ENCIE0_SHIFT))&amp;ERM_CR0_ENCIE0_MASK)</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga98211653615369e2ed1e6a1a9b733a91"> 3389</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0_MASK                      0x80000000u</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga6538a3a9a7d876b067fc6d99781e4d3d"> 3390</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0_SHIFT                     31u</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga4b066d256bd0dd3c93525f1d1dcdfbe8"> 3391</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0_WIDTH                     1u</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga9dbe4d1b3c1d240c25c7ed589be14687"> 3392</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ESCIE0_SHIFT))&amp;ERM_CR0_ESCIE0_MASK)</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="comment">/* SR0 Bit Fields */</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gacf7c1c60a0ef11334004a0b9f4efe693"> 3394</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE1_MASK                        0x4000000u</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaf529e5eaf5ed7e193a0368e641f6ab45"> 3395</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE1_SHIFT                       26u</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga1904278a8faa2cc08aede2e59ce63d0d"> 3396</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE1_WIDTH                       1u</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga9de00fd112a7cb730423b1a0d237e863"> 3397</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_NCE1_SHIFT))&amp;ERM_SR0_NCE1_MASK)</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga2433c634df5d0013bc249983cd0f95c5"> 3398</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC1_MASK                        0x8000000u</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga1bf8361d593f52d0aac8ea87443fe338"> 3399</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC1_SHIFT                       27u</span></div>
<div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaa93b4f0441bd16743b77090b165c77fe"> 3400</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC1_WIDTH                       1u</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gae370e444e18a46245548c7fc8ffba952"> 3401</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_SBC1_SHIFT))&amp;ERM_SR0_SBC1_MASK)</span></div>
<div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga4e49c2072eadd064ccad7b071727b145"> 3402</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0_MASK                        0x40000000u</span></div>
<div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaac659d32326687b0e8d04fa8c4bf3fe6"> 3403</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0_SHIFT                       30u</span></div>
<div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga4d0d85453fa312f24ae015bb574e212e"> 3404</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0_WIDTH                       1u</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga67e343917c628c72bef7b5dff4fc7def"> 3405</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_NCE0_SHIFT))&amp;ERM_SR0_NCE0_MASK)</span></div>
<div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga782e8f220ea82500d1fbecc47ed1aa78"> 3406</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0_MASK                        0x80000000u</span></div>
<div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gacde911c9eb0b33d63e4e356c01093978"> 3407</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0_SHIFT                       31u</span></div>
<div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga46fbdcbec75aa6e0f8d917710d68de1e"> 3408</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0_WIDTH                       1u</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gae905d9700d9db18c7017575523d125af"> 3409</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_SBC0_SHIFT))&amp;ERM_SR0_SBC0_MASK)</span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">/* EAR Bit Fields */</span></div>
<div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga0fec5712024f5c6f1025b60e49323398"> 3411</a></span>&#160;<span class="preprocessor">#define ERM_EAR_EAR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga660eed088b81c8fe385fb547e63104f7"> 3412</a></span>&#160;<span class="preprocessor">#define ERM_EAR_EAR_SHIFT                        0u</span></div>
<div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga6aab68cae5cb438a1208350cceefc15e"> 3413</a></span>&#160;<span class="preprocessor">#define ERM_EAR_EAR_WIDTH                        32u</span></div>
<div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga7bb9a6dd2528716dd86b21297400bded"> 3414</a></span>&#160;<span class="preprocessor">#define ERM_EAR_EAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_EAR_EAR_SHIFT))&amp;ERM_EAR_EAR_MASK)</span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160; <span class="comment">/* end of group ERM_Register_Masks */</span></div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;</div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160; <span class="comment">/* end of group ERM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;</div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;</div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="comment">   -- EWM Peripheral Access Layer</span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;</div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html"> 3439</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a791cc004560cbd4e8122abff4b5b1fe9"> 3440</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_e_w_m___type.html#a791cc004560cbd4e8122abff4b5b1fe9">CTRL</a>;                               </div>
<div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#af1915a961351e3f5492a40863b0e1020"> 3441</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_e_w_m___type.html#af1915a961351e3f5492a40863b0e1020">SERV</a>;                               </div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a285bf55f750d760a0594f2268793a8b4"> 3442</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_e_w_m___type.html#a285bf55f750d760a0594f2268793a8b4">CMPL</a>;                               </div>
<div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a44575cd6d91478e11b5651f94de90a88"> 3443</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_e_w_m___type.html#a44575cd6d91478e11b5651f94de90a88">CMPH</a>;                               </div>
<div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a4be6979b69000068ac5203085d425825"> 3444</a></span>&#160;       uint8_t RESERVED_0[1];</div>
<div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a7df321d2d75f61f8ac92a89c76fb92fc"> 3445</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_e_w_m___type.html#a7df321d2d75f61f8ac92a89c76fb92fc">CLKPRESCALER</a>;                       </div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;} <a class="code" href="struct_e_w_m___type.html">EWM_Type</a>, *<a class="code" href="group___e_w_m___peripheral___access___layer.html#ga8c6d5c20c0d2bce4882678dc99f5f89a">EWM_MemMapPtr</a>;</div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;</div>
<div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga0b68a8c7f0d16cab09ac34f41a1116f7"> 3449</a></span>&#160;<span class="preprocessor">#define EWM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;</div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;</div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="comment">/* EWM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga8609fc69000c45828e80571006c9c5c2"> 3454</a></span>&#160;<span class="preprocessor">#define EWM_BASE                                 (0x40061000u)</span></div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;</div>
<div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga4c690a7633d3de9e8469adc23f784085"> 3456</a></span>&#160;<span class="preprocessor">#define EWM                                      ((EWM_Type *)EWM_BASE)</span></div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;</div>
<div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga1c3d806fd3948bbda5da2601cda208b4"> 3458</a></span>&#160;<span class="preprocessor">#define EWM_BASE_ADDRS                           { EWM_BASE }</span></div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;</div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga8b79ee9e363583bee6122ee3da7952b2"> 3460</a></span>&#160;<span class="preprocessor">#define EWM_BASE_PTRS                            { EWM }</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;</div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#gaefa6c6ab70cfed03b82b6ac4f65dd999"> 3462</a></span>&#160;<span class="preprocessor">#define EWM_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;</div>
<div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#gafb289d2e15ac159c8b51c73244a0034c"> 3464</a></span>&#160;<span class="preprocessor">#define EWM_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;</div>
<div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#gac4f8bfcf7bfc6874ed0b321c67dd3111"> 3466</a></span>&#160;<span class="preprocessor">#define EWM_IRQS                                 { WDOG_EWM_IRQn }</span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;</div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="comment">   -- EWM Register Masks</span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;</div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga7426f0a484ad28b92efb90ef0e3f01fd"> 3478</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_MASK                      0x1u</span></div>
<div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gafac96f184ce423d5872e0ca6e258d004"> 3479</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_SHIFT                     0u</span></div>
<div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga3e2e95527ef43e4663596b0e5cd3704d"> 3480</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_WIDTH                     1u</span></div>
<div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gabf990236d5f7d5765b129d011f658d26"> 3481</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_EWMEN_SHIFT))&amp;EWM_CTRL_EWMEN_MASK)</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga24fe6289cbd9e813f99fb721d28b7bb5"> 3482</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_MASK                      0x2u</span></div>
<div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gac397960fb320e62f5c89e057e9f5ce13"> 3483</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_SHIFT                     1u</span></div>
<div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga26f0b7e7dffc01802c8a242822b35fa2"> 3484</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_WIDTH                     1u</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4a9603892352715330fcdf6fb8ffb465"> 3485</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_ASSIN_SHIFT))&amp;EWM_CTRL_ASSIN_MASK)</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4366a1e4b346e8a61898588faa0ca7df"> 3486</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_MASK                       0x4u</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga64cbcf45aac428b81d2ed6aab3cd0fe2"> 3487</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_SHIFT                      2u</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gab7a74a5156f0b18ad3230a128617114b"> 3488</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_WIDTH                      1u</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga9b84896b9e3664f39bd5be7527cc3cc0"> 3489</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_INEN_SHIFT))&amp;EWM_CTRL_INEN_MASK)</span></div>
<div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gab5aba63161ed0c5524fff6007d84f06b"> 3490</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_MASK                      0x8u</span></div>
<div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae89666da54b9dba35d0ac6e74542413d"> 3491</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_SHIFT                     3u</span></div>
<div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga2250194d863049d0066ba2cceb712917"> 3492</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_WIDTH                     1u</span></div>
<div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga1c9689a789d290a68d6685172f433662"> 3493</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_INTEN_SHIFT))&amp;EWM_CTRL_INTEN_MASK)</span></div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="comment">/* SERV Bit Fields */</span></div>
<div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga45e5d6d64deeb807800e044bb82f318f"> 3495</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_MASK                    0xFFu</span></div>
<div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4aacdb92f0d1a2edcdf651328e741c6a"> 3496</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_SHIFT                   0u</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga89536231664e5eaadba40d470d40829c"> 3497</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_WIDTH                   8u</span></div>
<div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gaf5f891da276df3d0ec104c6aa126540e"> 3498</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_SERV_SERVICE_SHIFT))&amp;EWM_SERV_SERVICE_MASK)</span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="comment">/* CMPL Bit Fields */</span></div>
<div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gaed4764277fd6da7338abe074b6ca509e"> 3500</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_MASK                   0xFFu</span></div>
<div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga34ba2acd3dfb6ac825d6ca812b4461fd"> 3501</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_SHIFT                  0u</span></div>
<div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga24dd3f7fca1c8dd238c7020c1287edd5"> 3502</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_WIDTH                  8u</span></div>
<div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga227fbc36660dcf0e564dd4496832155c"> 3503</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPL_COMPAREL_SHIFT))&amp;EWM_CMPL_COMPAREL_MASK)</span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="comment">/* CMPH Bit Fields */</span></div>
<div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga2bba159a8c0eaace911da192c1747c73"> 3505</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_MASK                   0xFFu</span></div>
<div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga02d5e37ee2e38be4d3654c4eb0854cb5"> 3506</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_SHIFT                  0u</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga1680c55c78c6a80c7c60f5dbbed7ef51"> 3507</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_WIDTH                  8u</span></div>
<div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga2aac9dac08a753ede317faba6cd38c39"> 3508</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPH_COMPAREH_SHIFT))&amp;EWM_CMPH_COMPAREH_MASK)</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment">/* CLKPRESCALER Bit Fields */</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga1e213d1d63a5587b93ec0048597abf27"> 3510</a></span>&#160;<span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV_MASK            0xFFu</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga1680274e91033e3504c4eb8905ca265d"> 3511</a></span>&#160;<span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV_SHIFT           0u</span></div>
<div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae0f10d76bf5532788719077f4d0e0406"> 3512</a></span>&#160;<span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV_WIDTH           8u</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga085d7284c73ab7ff3f593cc79745dade"> 3513</a></span>&#160;<span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV(x)              (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CLKPRESCALER_CLK_DIV_SHIFT))&amp;EWM_CLKPRESCALER_CLK_DIV_MASK)</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160; <span class="comment">/* end of group EWM_Register_Masks */</span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;</div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160; <span class="comment">/* end of group EWM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;</div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;</div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment">   -- FLEXIO Peripheral Access Layer</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;</div>
<div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gaa94734dbae28741815d51536078cb652"> 3536</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_COUNT                    4u</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga589d817ace86aa306a38b35bdfcf85b5"> 3537</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_COUNT                    4u</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga94759a6d0a800e1b6db8263fd03ffd26"> 3538</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_COUNT                    4u</span></div>
<div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3299dbdc80dd36a93f5b5902fd566a73"> 3539</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_COUNT                 4u</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga21674dd608172db30db851b6ce014d86"> 3540</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_COUNT                 4u</span></div>
<div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga1074fc1e6d1d57fabb786734209ac775"> 3541</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_COUNT                 4u</span></div>
<div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3290fd2e6e3c063a89827141f0d8f169"> 3542</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_COUNT                      4u</span></div>
<div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga5fd2177e2394e6ea374d5074bfd2284e"> 3543</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_COUNT                      4u</span></div>
<div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad43b95c740d12e20bb5804c0e310932a"> 3544</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_COUNT                      4u</span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;</div>
<div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html"> 3547</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ab7c35534225a1aae1c9121a1964fc40a"> 3548</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#ab7c35534225a1aae1c9121a1964fc40a">VERID</a>;                             </div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#aecf4c04595fd544b547ded0e511a568c"> 3549</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#aecf4c04595fd544b547ded0e511a568c">PARAM</a>;                             </div>
<div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#acc539c9ddc2ca217f7977155acbead90"> 3550</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#acc539c9ddc2ca217f7977155acbead90">CTRL</a>;                              </div>
<div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a4f4054db5c2d0d14b91bbd18c1a23f6b"> 3551</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a4f4054db5c2d0d14b91bbd18c1a23f6b">PIN</a>;                               </div>
<div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a9e4cb33814ec5623ff16db17efdf2657"> 3552</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a9e4cb33814ec5623ff16db17efdf2657">SHIFTSTAT</a>;                         </div>
<div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a57eaa9587d4326281b8af83852b5db89"> 3553</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a57eaa9587d4326281b8af83852b5db89">SHIFTERR</a>;                          </div>
<div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#af96fbd528506635c7f09514451e5e23e"> 3554</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#af96fbd528506635c7f09514451e5e23e">TIMSTAT</a>;                           </div>
<div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a71277aaa40be4473ac2521981f273bd3"> 3555</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a85c53ddb231031f963d4d29eef2ffa1a"> 3556</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a85c53ddb231031f963d4d29eef2ffa1a">SHIFTSIEN</a>;                         </div>
<div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a784b3bea5eb31d0bdb7e4602ee388b00"> 3557</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a784b3bea5eb31d0bdb7e4602ee388b00">SHIFTEIEN</a>;                         </div>
<div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a037fd3da18c31456030c11fac98cdec3"> 3558</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a037fd3da18c31456030c11fac98cdec3">TIMIEN</a>;                            </div>
<div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a422ac2beba1cc5c797380d1c5832b885"> 3559</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a49da95a5a490ccaae118e3c9e26c9b55"> 3560</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a49da95a5a490ccaae118e3c9e26c9b55">SHIFTSDEN</a>;                         </div>
<div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a71db545fb770ebefa764fee56a561e94"> 3561</a></span>&#160;       uint8_t RESERVED_2[76];</div>
<div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a154ac6d4add41ccf7603219449b33669"> 3562</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTCTL[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gaa94734dbae28741815d51536078cb652">FLEXIO_SHIFTCTL_COUNT</a>];   </div>
<div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#afa3dca487a98254168b99546f8282b87"> 3563</a></span>&#160;       uint8_t RESERVED_3[112];</div>
<div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a83c224dec8e31926188bb0fa3e759228"> 3564</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTCFG[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga589d817ace86aa306a38b35bdfcf85b5">FLEXIO_SHIFTCFG_COUNT</a>];   </div>
<div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#af244d183dcbd1b6a62e20273e343be93"> 3565</a></span>&#160;       uint8_t RESERVED_4[240];</div>
<div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#aff9644c88234920e23233ae760917e02"> 3566</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUF[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga94759a6d0a800e1b6db8263fd03ffd26">FLEXIO_SHIFTBUF_COUNT</a>];   </div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#abeac32bdfe61fc8653452cd4bd965b59"> 3567</a></span>&#160;       uint8_t RESERVED_5[112];</div>
<div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ad60acaf6d5200e6591b80bbc80285f1e"> 3568</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBIS[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3299dbdc80dd36a93f5b5902fd566a73">FLEXIO_SHIFTBUFBIS_COUNT</a>]; </div>
<div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a2b329278f8f80d3a76aa11d1f4e30be2"> 3569</a></span>&#160;       uint8_t RESERVED_6[112];</div>
<div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a00aecb82be71efe6d8f12f2acfeb5851"> 3570</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBYS[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga21674dd608172db30db851b6ce014d86">FLEXIO_SHIFTBUFBYS_COUNT</a>]; </div>
<div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#afe50c7c225de63215c06f3b696a704ba"> 3571</a></span>&#160;       uint8_t RESERVED_7[112];</div>
<div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#aced850d336faf14bcf9e5e93911574ce"> 3572</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBBS[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga1074fc1e6d1d57fabb786734209ac775">FLEXIO_SHIFTBUFBBS_COUNT</a>]; </div>
<div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ab6ca23b3c23b6765fc512e3e8f6fba4a"> 3573</a></span>&#160;       uint8_t RESERVED_8[112];</div>
<div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a744146d520139551603d6ce606a76e84"> 3574</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCTL[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3290fd2e6e3c063a89827141f0d8f169">FLEXIO_TIMCTL_COUNT</a>];       </div>
<div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a5617b76d353df6d181a5d2caa4caa846"> 3575</a></span>&#160;       uint8_t RESERVED_9[112];</div>
<div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a3250819235e2cd12b8b386e7965010a9"> 3576</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCFG[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga5fd2177e2394e6ea374d5074bfd2284e">FLEXIO_TIMCFG_COUNT</a>];       </div>
<div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a8aa2c81c7de6d53214caa0f0d26b46a5"> 3577</a></span>&#160;       uint8_t RESERVED_10[112];</div>
<div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#aadaa92da5d91b67613303eaa74dfbc45"> 3578</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCMP[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad43b95c740d12e20bb5804c0e310932a">FLEXIO_TIMCMP_COUNT</a>];       </div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;} <a class="code" href="struct_f_l_e_x_i_o___type.html">FLEXIO_Type</a>, *<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga6f1ee2e33631c00d7a6013af76ed6887">FLEXIO_MemMapPtr</a>;</div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;</div>
<div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga265d64ca523dd3f14395054280c90100"> 3582</a></span>&#160;<span class="preprocessor">#define FLEXIO_INSTANCE_COUNT                    (1u)</span></div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;</div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;</div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment">/* FLEXIO - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga657c5c2bede2b43ecfb4bf396fa0ddcc"> 3587</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE                              (0x4005A000u)</span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;</div>
<div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga42b29f5cbbe7ec3b88557b2da6b47c44"> 3589</a></span>&#160;<span class="preprocessor">#define FLEXIO                                   ((FLEXIO_Type *)FLEXIO_BASE)</span></div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;</div>
<div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga094d4c6da7bfc87ccf5ce63b4fa7e9ab"> 3591</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE_ADDRS                        { FLEXIO_BASE }</span></div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;</div>
<div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga8dc3fff3fb50fd2fd9d2e879ead9c59d"> 3593</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE_PTRS                         { FLEXIO }</span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;</div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga7726682b9017d2ddf035f8ca1776cc63"> 3595</a></span>&#160;<span class="preprocessor">#define FLEXIO_IRQS_ARR_COUNT                    (1u)</span></div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;</div>
<div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga106d62ccd2750f14df1a24f6dca59101"> 3597</a></span>&#160;<span class="preprocessor">#define FLEXIO_IRQS_CH_COUNT                     (1u)</span></div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;</div>
<div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad1413d220005bcc97717e98dd6dbb518"> 3599</a></span>&#160;<span class="preprocessor">#define FLEXIO_IRQS                              { FLEXIO_IRQn }</span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;</div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="comment">   -- FLEXIO Register Masks</span></div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;</div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga006b544043a2c26d8efd9b0c7e9aa3fa"> 3611</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_MASK                0xFFFFu</span></div>
<div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad3c2c0272fe08a5be8fca8fdcfc5f8d6"> 3612</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_SHIFT               0u</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac27d6cbb17ca4a98ac8aa7715e4e56b8"> 3613</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_WIDTH               16u</span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga94f4ce39b99b2db14253359a4f9edb45"> 3614</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_VERID_FEATURE_SHIFT))&amp;FLEXIO_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab592179bf9e62be34436924d2d0bad80"> 3615</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_MASK                  0xFF0000u</span></div>
<div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gadfea85fbf2ecea10cdc273f80defeb92"> 3616</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_SHIFT                 16u</span></div>
<div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae3f0ea42bf97b5fc1bed9c2ea19c6261"> 3617</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_WIDTH                 8u</span></div>
<div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga8d8a427416516b4ef7d65aabea608139"> 3618</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_VERID_MINOR_SHIFT))&amp;FLEXIO_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga363340e849ba9907bb30959c3dde0074"> 3619</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga098abbc359a7c20fe2dacb07aaaf4a97"> 3620</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_SHIFT                 24u</span></div>
<div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga0c7d213d63e571dae1f65881363f0bef"> 3621</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_WIDTH                 8u</span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac88aa70ae4a08f82b0a937c5db4f09b3"> 3622</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_VERID_MAJOR_SHIFT))&amp;FLEXIO_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab6b5563b926eaf5278c4a7b4b9c8f3da"> 3624</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_MASK                0xFFu</span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gabb596498923334f66abeb79a1ee47f99"> 3625</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_SHIFT               0u</span></div>
<div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3d56f7c718834def39247ebb1ebc82b2"> 3626</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_WIDTH               8u</span></div>
<div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga62e3e6f778217df13536b26b7d00f8d8"> 3627</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_SHIFTER_SHIFT))&amp;FLEXIO_PARAM_SHIFTER_MASK)</span></div>
<div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga7a9e7eefa67ec21d58007a54631bc7df"> 3628</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_MASK                  0xFF00u</span></div>
<div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3cfa8749e5a00e78e43a384b6cc2c67a"> 3629</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_SHIFT                 8u</span></div>
<div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa6e0bab014a2668900fb8082b4dc6fb1"> 3630</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_WIDTH                 8u</span></div>
<div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4ce6c643d280d341346b68670560d89f"> 3631</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_TIMER_SHIFT))&amp;FLEXIO_PARAM_TIMER_MASK)</span></div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac30e81b2fc5366daa13deb07637f962c"> 3632</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gadd422b82ac433804ef5f552df706298d"> 3633</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_SHIFT                   16u</span></div>
<div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga904d9b9f7799cd3deb8aa2902d6c0e41"> 3634</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_WIDTH                   8u</span></div>
<div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga80a07956cc14eb8a587477109ee88b97"> 3635</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_PIN_SHIFT))&amp;FLEXIO_PARAM_PIN_MASK)</span></div>
<div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gacc1d0739f5ea50f9dbe00f347143796d"> 3636</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_MASK                0xFF000000u</span></div>
<div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa5c1716b191b318d5443e19a414e1dc1"> 3637</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_SHIFT               24u</span></div>
<div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa493e8222c40df0aa38d836a61826554"> 3638</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_WIDTH               8u</span></div>
<div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga181cc27c5e128644813fe3d20bf7d04e"> 3639</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_TRIGGER_SHIFT))&amp;FLEXIO_PARAM_TRIGGER_MASK)</span></div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga113099c438f48ac5fed027ba4b184509"> 3641</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_MASK                  0x1u</span></div>
<div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf662dd05b7c1775062518ccbd9c1a509"> 3642</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_SHIFT                 0u</span></div>
<div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga05e6918ae4c228d78d4e9144e02f8be4"> 3643</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_WIDTH                 1u</span></div>
<div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf17168e9abf48b058fa66980d2aeca1a"> 3644</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_FLEXEN_SHIFT))&amp;FLEXIO_CTRL_FLEXEN_MASK)</span></div>
<div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga23c49e34471a960faf3f321202059810"> 3645</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_MASK                   0x2u</span></div>
<div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga445afdd44419237c7f8872e83f53319a"> 3646</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_SHIFT                  1u</span></div>
<div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga59fe75e36135a541f12babf22bc05de5"> 3647</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_WIDTH                  1u</span></div>
<div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad642d7a8c03b5f6f2eaaee95e046312c"> 3648</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_SWRST_SHIFT))&amp;FLEXIO_CTRL_SWRST_MASK)</span></div>
<div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga27fc541ad74731b6024e12d550bff8f1"> 3649</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_MASK                 0x4u</span></div>
<div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga479b6f2cd73feb716395c92639184083"> 3650</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_SHIFT                2u</span></div>
<div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaba4ec127d7aa6c4ca47b7dfcc9310be5"> 3651</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_WIDTH                1u</span></div>
<div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga98a6e73a2036ddad5d5b4fa824f84f91"> 3652</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_FASTACC_SHIFT))&amp;FLEXIO_CTRL_FASTACC_MASK)</span></div>
<div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae97e4a693fb34a9f89a313b84a13be6b"> 3653</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_MASK                    0x40000000u</span></div>
<div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga8de254d900096ed89b0a4de470fdcfd2"> 3654</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_SHIFT                   30u</span></div>
<div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa4aa922b873a9ccab3414f5b143b9875"> 3655</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_WIDTH                   1u</span></div>
<div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf161be0e33b2654003174c202b038717"> 3656</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_DBGE_SHIFT))&amp;FLEXIO_CTRL_DBGE_MASK)</span></div>
<div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4195023f16e9830f242b7869f14b556d"> 3657</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_MASK                   0x80000000u</span></div>
<div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac91461f62c8d5c8e1afa3822b4cd16f1"> 3658</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_SHIFT                  31u</span></div>
<div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gabba358c4d2f669876322bac725afa580"> 3659</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_WIDTH                  1u</span></div>
<div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga40c13f95a39a8831e04e97c36040219b"> 3660</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_DOZEN_SHIFT))&amp;FLEXIO_CTRL_DOZEN_MASK)</span></div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="comment">/* PIN Bit Fields */</span></div>
<div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga998ab83c3af547dd5511c7b5da8a7410"> 3662</a></span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI_MASK                      0xFFu</span></div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad59278095e03b238ddf20317b4062ef3"> 3663</a></span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI_SHIFT                     0u</span></div>
<div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae1c9ceb4c26d3cf29ef453d6e149d629"> 3664</a></span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI_WIDTH                     8u</span></div>
<div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaefd8e41801d4a953bde16a0d9b3018cb"> 3665</a></span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PIN_PDI_SHIFT))&amp;FLEXIO_PIN_PDI_MASK)</span></div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment">/* SHIFTSTAT Bit Fields */</span></div>
<div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga27fdf9e48de40245a9ca750ddd754d91"> 3667</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_MASK                0xFu</span></div>
<div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga40924ebd11ecf619fa25dd2d3909dbc1"> 3668</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_SHIFT               0u</span></div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga640a5f25e57cfb345bd518104c48d413"> 3669</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_WIDTH               4u</span></div>
<div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga7c57330b2c60ce58a540ebcee2ebf1fb"> 3670</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTSTAT_SSF_SHIFT))&amp;FLEXIO_SHIFTSTAT_SSF_MASK)</span></div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="comment">/* SHIFTERR Bit Fields */</span></div>
<div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4a4af5e78cba1d9ce00baee9bf1735f6"> 3672</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_MASK                 0xFu</span></div>
<div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga83b42d64ab48800e66587fd4f8eef7c4"> 3673</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_SHIFT                0u</span></div>
<div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae3c9764c71382dfe733aee45b2f29f9f"> 3674</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_WIDTH                4u</span></div>
<div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad99511676c0ea7f236e511c247e78ba8"> 3675</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTERR_SEF_SHIFT))&amp;FLEXIO_SHIFTERR_SEF_MASK)</span></div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment">/* TIMSTAT Bit Fields */</span></div>
<div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1a158c3a3d60c75335453ef684ccc0d5"> 3677</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_MASK                  0xFu</span></div>
<div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga349a7e6d8288c312951df128891cab84"> 3678</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_SHIFT                 0u</span></div>
<div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaaee3574d12df50de4af1be38789cec3c"> 3679</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_WIDTH                 4u</span></div>
<div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga7c28037cfce8d82b182799a74ab227fd"> 3680</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMSTAT_TSF_SHIFT))&amp;FLEXIO_TIMSTAT_TSF_MASK)</span></div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="comment">/* SHIFTSIEN Bit Fields */</span></div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4dc7056d01b6b0cfaaf52a2e3ccf33c7"> 3682</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_MASK               0xFu</span></div>
<div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4525cfef7274bc7af701b831427f9179"> 3683</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_SHIFT              0u</span></div>
<div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1f80d73d2d4aa3e3b48c20a2d3a26206"> 3684</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_WIDTH              4u</span></div>
<div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga96edf44eddfbfb56e1135a8539922f36"> 3685</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTSIEN_SSIE_SHIFT))&amp;FLEXIO_SHIFTSIEN_SSIE_MASK)</span></div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="comment">/* SHIFTEIEN Bit Fields */</span></div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad5ca3bf397de0d55c09759a3974238a9"> 3687</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_MASK               0xFu</span></div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga582e8f97b155e9f1ddc56e09e4ef935e"> 3688</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_SHIFT              0u</span></div>
<div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga70b7de582181c14eac49a830bf6e5190"> 3689</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_WIDTH              4u</span></div>
<div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga6c32d5dcfb2bef34326cae49e0f62dab"> 3690</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTEIEN_SEIE_SHIFT))&amp;FLEXIO_SHIFTEIEN_SEIE_MASK)</span></div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="comment">/* TIMIEN Bit Fields */</span></div>
<div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga88e008860a7ee0101e4e12973d5e7464"> 3692</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_MASK                  0xFu</span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga456d381d5565bebc81f50298d17cc40c"> 3693</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_SHIFT                 0u</span></div>
<div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae9a76e76887eaa86a04a011a7145a6b3"> 3694</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_WIDTH                 4u</span></div>
<div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae8439dfc222ad5217b14800bbb011904"> 3695</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMIEN_TEIE_SHIFT))&amp;FLEXIO_TIMIEN_TEIE_MASK)</span></div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="comment">/* SHIFTSDEN Bit Fields */</span></div>
<div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae4ef41c89e904b74a5ceff07f10c6312"> 3697</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_MASK               0xFu</span></div>
<div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga90fdb580684ca585a5b9dceba67e9576"> 3698</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_SHIFT              0u</span></div>
<div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga0ce5ca65722282b3f4ea1d367de7479d"> 3699</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_WIDTH              4u</span></div>
<div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga484556fa1e556f26d5dcd14db18cd329"> 3700</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTSDEN_SSDE_SHIFT))&amp;FLEXIO_SHIFTSDEN_SSDE_MASK)</span></div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="comment">/* SHIFTCTL Bit Fields */</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga7585d1e553b36c88156cba2bcfd17c80"> 3702</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_MASK                0x7u</span></div>
<div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga18bd719621dccd6e0e31ea3ae2aca7ca"> 3703</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_SHIFT               0u</span></div>
<div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gafed66b173bb5d683d8e2fcc9f9454936"> 3704</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_WIDTH               3u</span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga82ce0d6902af41d32253246a2f351bff"> 3705</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_SMOD_SHIFT))&amp;FLEXIO_SHIFTCTL_SMOD_MASK)</span></div>
<div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gacda2967894dd3ed8920dffbc5f6b2548"> 3706</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_MASK              0x80u</span></div>
<div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaccdf99b16a81b2677dd8b6b312b01ee5"> 3707</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_SHIFT             7u</span></div>
<div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4d07b63ed460ea0b4cc51ecb4170db6a"> 3708</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_WIDTH             1u</span></div>
<div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga726bef2ce041de06973d11595a7992ef"> 3709</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_PINPOL_SHIFT))&amp;FLEXIO_SHIFTCTL_PINPOL_MASK)</span></div>
<div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaca42c9973e949c9a7e6bea92e4e033f0"> 3710</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_MASK              0x700u</span></div>
<div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaac11b3aa32d006b02de895070a8daf9c"> 3711</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_SHIFT             8u</span></div>
<div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga38a57650d96171c82879ac4e99cf7253"> 3712</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_WIDTH             3u</span></div>
<div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga56e6b58e8e50b91b5288d2f9d31ecdcc"> 3713</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_PINSEL_SHIFT))&amp;FLEXIO_SHIFTCTL_PINSEL_MASK)</span></div>
<div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab21f02941e0e2a19a154c2ddf7cb9119"> 3714</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_MASK              0x30000u</span></div>
<div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaeaaca709115ef8a8373c55a8dcd95805"> 3715</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_SHIFT             16u</span></div>
<div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gace9f7fbc7266338d257abb9199145dce"> 3716</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_WIDTH             2u</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4992b214b2c2af93f762cd107f2b8876"> 3717</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_PINCFG_SHIFT))&amp;FLEXIO_SHIFTCTL_PINCFG_MASK)</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae333cdbb76117aee34a0bb0154b0bdc9"> 3718</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_MASK              0x800000u</span></div>
<div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga2713c0fc86864b427fe555d4349eb1a3"> 3719</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_SHIFT             23u</span></div>
<div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1d7d9d3e47642f313a9eae0528f47d91"> 3720</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_WIDTH             1u</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga039ea84390c5f941bfbbebe000c7e0b9"> 3721</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_TIMPOL_SHIFT))&amp;FLEXIO_SHIFTCTL_TIMPOL_MASK)</span></div>
<div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga2f85302bf848992adcbffd92197ce9c7"> 3722</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_MASK              0x3000000u</span></div>
<div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf43726a17118f9e407076edd7ffb4649"> 3723</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_SHIFT             24u</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf54487429d4544c94eb45e20e5a07fce"> 3724</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_WIDTH             2u</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4fa3cb51b94399b87baa76da172a5be7"> 3725</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_TIMSEL_SHIFT))&amp;FLEXIO_SHIFTCTL_TIMSEL_MASK)</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment">/* SHIFTCFG Bit Fields */</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1efed48eb3df27ae8ed02186c430e076"> 3727</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_MASK              0x3u</span></div>
<div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga77db41d3e2c19cd200ae65d95b749dfd"> 3728</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_SHIFT             0u</span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga34386dc7012563239c65c67f79b24dac"> 3729</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_WIDTH             2u</span></div>
<div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga95d81bb1d99356de41ad1317d4a9fb93"> 3730</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCFG_SSTART_SHIFT))&amp;FLEXIO_SHIFTCFG_SSTART_MASK)</span></div>
<div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga02f05c9b979f2b5bf46d7dabc0e49bf2"> 3731</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_MASK               0x30u</span></div>
<div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad97788da5fa19e7542d4cd2a53b67108"> 3732</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_SHIFT              4u</span></div>
<div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gadc8d1a5dcaf134e51bbdd6c3be259849"> 3733</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_WIDTH              2u</span></div>
<div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4f13de0480071e0d638f0f931134edde"> 3734</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCFG_SSTOP_SHIFT))&amp;FLEXIO_SHIFTCFG_SSTOP_MASK)</span></div>
<div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad4a4fc0ab67fa28942778512f5dbd6f7"> 3735</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_MASK               0x100u</span></div>
<div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae81003ee59049d7e25089e2ffe1deb78"> 3736</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_SHIFT              8u</span></div>
<div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga175361d62abaec6f8a2e5043004121df"> 3737</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_WIDTH              1u</span></div>
<div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga18f828982c4faa22a378b7e4038321b6"> 3738</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCFG_INSRC_SHIFT))&amp;FLEXIO_SHIFTCFG_INSRC_MASK)</span></div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="comment">/* SHIFTBUF Bit Fields */</span></div>
<div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga19eea38360ded5fa83ca347257dba8ab"> 3740</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_MASK            0xFFFFFFFFu</span></div>
<div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac991735daf06773eb94b90343cb72341"> 3741</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT           0u</span></div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa3a8050d9232acc734da0804829c0ffa"> 3742</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_WIDTH           32u</span></div>
<div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad3287702d66e1a312e8b734d69ce7d11"> 3743</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT))&amp;FLEXIO_SHIFTBUF_SHIFTBUF_MASK)</span></div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment">/* SHIFTBUFBIS Bit Fields */</span></div>
<div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa579e40126afbe89ad3022989ac2e15e"> 3745</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK      0xFFFFFFFFu</span></div>
<div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa5924286f944e2bc4ad1fbd438038b84"> 3746</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT     0u</span></div>
<div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga990eb8fab6ae0f899a2b139c59ae431b"> 3747</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_WIDTH     32u</span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac9a46eacf45aa524af89f8e29dc3a264"> 3748</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT))&amp;FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK)</span></div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="comment">/* SHIFTBUFBYS Bit Fields */</span></div>
<div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga205cfe7bb3aefd03a587afb8b5089e0e"> 3750</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK      0xFFFFFFFFu</span></div>
<div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac8964f78f70c9ca3302afc949379e2d0"> 3751</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT     0u</span></div>
<div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaeb9befadc57fc440d8f2403948fd25f5"> 3752</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_WIDTH     32u</span></div>
<div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gada78de7f8e9dc7408bbb8169dbfba9d1"> 3753</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT))&amp;FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK)</span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="comment">/* SHIFTBUFBBS Bit Fields */</span></div>
<div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga5d6de749d23e178f2a3380ffa4512f92"> 3755</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK      0xFFFFFFFFu</span></div>
<div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga8d989078a2f9f05c9e61a97734c5b68a"> 3756</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT     0u</span></div>
<div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga904ea87abf51328d2f16689bb6e4c671"> 3757</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_WIDTH     32u</span></div>
<div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa5c3b1d73378790be5a28b754b8fde3e"> 3758</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT))&amp;FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK)</span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="comment">/* TIMCTL Bit Fields */</span></div>
<div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga9bec496ee19246597117ab2ad0b485a2"> 3760</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_MASK                 0x3u</span></div>
<div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga887263d6baab037213b250b19c9b8b92"> 3761</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_SHIFT                0u</span></div>
<div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gacf911a2ece7bbc12906175e41a658ffd"> 3762</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_WIDTH                2u</span></div>
<div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf95260a752b6c8281bd240fe1133dd44"> 3763</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TIMOD_SHIFT))&amp;FLEXIO_TIMCTL_TIMOD_MASK)</span></div>
<div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga973b40601cee96aca7fc142da557f6d4"> 3764</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_MASK                0x80u</span></div>
<div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae82563aa3c3cb002d98a50aaf00dfd90"> 3765</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_SHIFT               7u</span></div>
<div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4fae9b6452d307c2a0299c07a8f0429f"> 3766</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_WIDTH               1u</span></div>
<div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga73b961a1f7b0fd3d4c1bfed382cd27cb"> 3767</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_PINPOL_SHIFT))&amp;FLEXIO_TIMCTL_PINPOL_MASK)</span></div>
<div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4798db914ca4cccdb88b15814d08fce3"> 3768</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_MASK                0x700u</span></div>
<div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae9ea4fb37abfa9b126db47944f9feb5d"> 3769</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_SHIFT               8u</span></div>
<div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf85ba984fb6418c56ed6fd61f4d6a084"> 3770</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_WIDTH               3u</span></div>
<div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga19619c44e25930baa11fe28e815561cc"> 3771</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_PINSEL_SHIFT))&amp;FLEXIO_TIMCTL_PINSEL_MASK)</span></div>
<div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga991820ff204751bdab541b92e58de581"> 3772</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_MASK                0x30000u</span></div>
<div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga09f6702fa5abe7918d06a5105211cc09"> 3773</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_SHIFT               16u</span></div>
<div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad0015397ad302b83c9b133a18bccecce"> 3774</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_WIDTH               2u</span></div>
<div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1443de27c5d5ae501897af5f879d8050"> 3775</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_PINCFG_SHIFT))&amp;FLEXIO_TIMCTL_PINCFG_MASK)</span></div>
<div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae83bad8d846f409f0204f56daa843a5c"> 3776</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_MASK                0x400000u</span></div>
<div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa472d2e814d71c6a6fa064d31980267c"> 3777</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_SHIFT               22u</span></div>
<div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga83c72e577f2017ed899d7310ee31625e"> 3778</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_WIDTH               1u</span></div>
<div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac79169a21e1f4607fb87bc5fb1ec18a7"> 3779</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TRGSRC_SHIFT))&amp;FLEXIO_TIMCTL_TRGSRC_MASK)</span></div>
<div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga36897cc3c3c3534e3b517b7a3579f5d8"> 3780</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_MASK                0x800000u</span></div>
<div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad1ddac52643e08f20d4efceda008b619"> 3781</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_SHIFT               23u</span></div>
<div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1c6cd29291f7c94a05b533a65ab7ae04"> 3782</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_WIDTH               1u</span></div>
<div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3cd250ca6ac317e05bd64c3b71029000"> 3783</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TRGPOL_SHIFT))&amp;FLEXIO_TIMCTL_TRGPOL_MASK)</span></div>
<div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga693b2171f1c7488ea8445780239ba33f"> 3784</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_MASK                0xF000000u</span></div>
<div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa122c02b58941c9e7e9127d917e59d9a"> 3785</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_SHIFT               24u</span></div>
<div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gafd45d4becdfb172a39a9c038e8344169"> 3786</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_WIDTH               4u</span></div>
<div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae0defa9787105c8ef8ab8c40c09604f0"> 3787</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TRGSEL_SHIFT))&amp;FLEXIO_TIMCTL_TRGSEL_MASK)</span></div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="comment">/* TIMCFG Bit Fields */</span></div>
<div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga921f082d6013cac35c2bb576982f4c65"> 3789</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_MASK                0x2u</span></div>
<div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga097d0a2054785f636a36ba853aa86185"> 3790</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_SHIFT               1u</span></div>
<div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gadc575e90b70c8805c3af04fa30a2ba39"> 3791</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_WIDTH               1u</span></div>
<div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga6f205972d1751ff91391a46fe5487942"> 3792</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TSTART_SHIFT))&amp;FLEXIO_TIMCFG_TSTART_MASK)</span></div>
<div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga09b0b0b2e7a6553ca3189e8b0c641ce1"> 3793</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_MASK                 0x30u</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga6342e95fb7c9632d2fd2231fa2e54bca"> 3794</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_SHIFT                4u</span></div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae3d189eb34dced1c0def93491b7f1601"> 3795</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_WIDTH                2u</span></div>
<div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga607f3e47bb538c12c8a89645228e45e1"> 3796</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TSTOP_SHIFT))&amp;FLEXIO_TIMCFG_TSTOP_MASK)</span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga64f435d9f08f382279adc7abc11aed02"> 3797</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_MASK                0x700u</span></div>
<div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1975e2847b86a73baa9828e62a94836e"> 3798</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_SHIFT               8u</span></div>
<div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaaff781d51cd2555b2a2da0cf56882c75"> 3799</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_WIDTH               3u</span></div>
<div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1a3c5aabded3023693f741d2c95df4b1"> 3800</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMENA_SHIFT))&amp;FLEXIO_TIMCFG_TIMENA_MASK)</span></div>
<div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaeb2d525a8406a271d7141240012dcbb2"> 3801</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_MASK                0x7000u</span></div>
<div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga090fb66dc1096cb7164f8eb7d7703c0b"> 3802</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_SHIFT               12u</span></div>
<div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa21e10195cf6010c067d579af4cf6c8e"> 3803</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_WIDTH               3u</span></div>
<div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga7ebea775207eba0779efe3bf44ed42f0"> 3804</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMDIS_SHIFT))&amp;FLEXIO_TIMCFG_TIMDIS_MASK)</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga5f56bd10a25ad169600fd8933fa960bf"> 3805</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_MASK                0x70000u</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga5f2301be2398c3fa3776339e6eca1266"> 3806</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_SHIFT               16u</span></div>
<div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae756000dac1cc2ccf7945caac004505c"> 3807</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_WIDTH               3u</span></div>
<div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga6908d26aba32e8b6753837ed7a1acd43"> 3808</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMRST_SHIFT))&amp;FLEXIO_TIMCFG_TIMRST_MASK)</span></div>
<div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga630b6f7a87e13b8895f0539de1ea7605"> 3809</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_MASK                0x300000u</span></div>
<div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab160edca0d0ee58976037f7e374e9f3e"> 3810</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_SHIFT               20u</span></div>
<div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga948c8985e89e4de67faef017719acb6d"> 3811</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_WIDTH               2u</span></div>
<div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4184c6e65e973665e06ce7c245d05b82"> 3812</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMDEC_SHIFT))&amp;FLEXIO_TIMCFG_TIMDEC_MASK)</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga8dc21aa2bf34a287c7e69adeed2b955f"> 3813</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_MASK                0x3000000u</span></div>
<div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga71b74bfc36bfc4485ec8d8ae5e8fb020"> 3814</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_SHIFT               24u</span></div>
<div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaea05802c67a5e5fabd602c51d25528c0"> 3815</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_WIDTH               2u</span></div>
<div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga596621d899d1d4839518b83894d0c18f"> 3816</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMOUT_SHIFT))&amp;FLEXIO_TIMCFG_TIMOUT_MASK)</span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment">/* TIMCMP Bit Fields */</span></div>
<div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga189d69a01318b2c2a5137c2f3d3015a2"> 3818</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1ac785645517f9d0f9a1bfba7fcaabb6"> 3819</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_SHIFT                  0u</span></div>
<div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4d105737a9287acc69fa21429c1b3b78"> 3820</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_WIDTH                  16u</span></div>
<div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gacb40769528390d7cfa7f95ffe886cc88"> 3821</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCMP_CMP_SHIFT))&amp;FLEXIO_TIMCMP_CMP_MASK)</span></div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160; <span class="comment">/* end of group FLEXIO_Register_Masks */</span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;</div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160; <span class="comment">/* end of group FLEXIO_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;</div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;</div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="comment">   -- FTFC Peripheral Access Layer</span></div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;</div>
<div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga70cc4456d44c6fd92935876e202d9382"> 3844</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_COUNT                         12u</span></div>
<div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gaef96aa04e620c822dffb78de849650cc"> 3845</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_COUNT                         4u</span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;</div>
<div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html"> 3848</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a3699a8a24ae5f834456fd926dcbb72cf"> 3849</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a3699a8a24ae5f834456fd926dcbb72cf">FSTAT</a>;                              </div>
<div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a57c171b668adfe377720d6f2f9e03b2d"> 3850</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a57c171b668adfe377720d6f2f9e03b2d">FCNFG</a>;                              </div>
<div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a24d4c8befea46c6d47ef7167eba17285"> 3851</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_c___type.html#a24d4c8befea46c6d47ef7167eba17285">FSEC</a>;                               </div>
<div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a44d2d4cc772d91409837fb8827854974"> 3852</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_c___type.html#a44d2d4cc772d91409837fb8827854974">FOPT</a>;                               </div>
<div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a8d65d93e363894fc7248367338a5cea0"> 3853</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB[<a class="code" href="group___f_t_f_c___peripheral___access___layer.html#ga70cc4456d44c6fd92935876e202d9382">FTFC_FCCOB_COUNT</a>];            </div>
<div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a609ef30b5ce685071f8c575330a7c40c"> 3854</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT[<a class="code" href="group___f_t_f_c___peripheral___access___layer.html#gaef96aa04e620c822dffb78de849650cc">FTFC_FPROT_COUNT</a>];            </div>
<div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a1d386ff4b328960f430b4c63f61423fa"> 3855</a></span>&#160;       uint8_t RESERVED_0[2];</div>
<div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a350295cbaa2ca6e1a39dad2073152ae5"> 3856</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a350295cbaa2ca6e1a39dad2073152ae5">FEPROT</a>;                             </div>
<div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#ad9c2414deff43697d519501804fc1f4a"> 3857</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#ad9c2414deff43697d519501804fc1f4a">FDPROT</a>;                             </div>
<div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a7c4bd80405f38ccb35aaefc0f779684a"> 3858</a></span>&#160;       uint8_t RESERVED_1[20];</div>
<div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#adc0eb037106dee4779d8ef49027d6bb7"> 3859</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_c___type.html#adc0eb037106dee4779d8ef49027d6bb7">FCSESTAT</a>;                           </div>
<div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#af3022f5311dda9cc08e4cf290a49365f"> 3860</a></span>&#160;       uint8_t RESERVED_2[1];</div>
<div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a8e2712ecf5e7a8c2705483f3eb4a86c5"> 3861</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a8e2712ecf5e7a8c2705483f3eb4a86c5">FERSTAT</a>;                            </div>
<div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a13c1e4a0208575f4997ed81076b0e2da"> 3862</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a13c1e4a0208575f4997ed81076b0e2da">FERCNFG</a>;                            </div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;} <a class="code" href="struct_f_t_f_c___type.html">FTFC_Type</a>, *<a class="code" href="group___f_t_f_c___peripheral___access___layer.html#gafd0778c584834287a7011bf7e242521b">FTFC_MemMapPtr</a>;</div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;</div>
<div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga0c98af3339be464f60858cfb726ee37e"> 3866</a></span>&#160;<span class="preprocessor">#define FTFC_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;</div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;</div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="comment">/* FTFC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga573fcc63db056e23fc11be9bf28623e8"> 3871</a></span>&#160;<span class="preprocessor">#define FTFC_BASE                                (0x40020000u)</span></div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;</div>
<div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gae5940c6a203fe360a848d3cbefdcaa3f"> 3873</a></span>&#160;<span class="preprocessor">#define FTFC                                     ((FTFC_Type *)FTFC_BASE)</span></div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;</div>
<div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gaf0fc1f6c9ed7a5d0b262060039cc1f44"> 3875</a></span>&#160;<span class="preprocessor">#define FTFC_BASE_ADDRS                          { FTFC_BASE }</span></div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;</div>
<div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gaa20a93ec4c0b6fca9a30b731a1c0800d"> 3877</a></span>&#160;<span class="preprocessor">#define FTFC_BASE_PTRS                           { FTFC }</span></div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;</div>
<div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga96aa003f53f5781e4c4ffde4a2f5b07e"> 3879</a></span>&#160;<span class="preprocessor">#define FTFC_IRQS_ARR_COUNT                      (2u)</span></div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;</div>
<div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga0c858973836369430cbc9f99a8c16f21"> 3881</a></span>&#160;<span class="preprocessor">#define FTFC_COMMAND_COMPLETE_IRQS_CH_COUNT      (1u)</span></div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;</div>
<div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga852df5bff9d2dd940735f8387afd0e51"> 3883</a></span>&#160;<span class="preprocessor">#define FTFC_READ_COLLISION_IRQS_CH_COUNT        (1u)</span></div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;</div>
<div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga5565d8093de1758d67d40c5134ec4413"> 3885</a></span>&#160;<span class="preprocessor">#define FTFC_COMMAND_COMPLETE_IRQS               { FTFC_IRQn }</span></div>
<div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga5cf4a5f23118b354265378db06ff82fd"> 3886</a></span>&#160;<span class="preprocessor">#define FTFC_READ_COLLISION_IRQS                 { Read_Collision_IRQn }</span></div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;</div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="comment">   -- FTFC Register Masks</span></div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;</div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div>
<div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga4b8a8a46341b9b218ae0fcc9627b271d"> 3898</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0_MASK                  0x1u</span></div>
<div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa891bd79ced9c4ad7f7d4e7478d3e01d"> 3899</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0_SHIFT                 0u</span></div>
<div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaaf3c691c65c3d470b427441620428d50"> 3900</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0_WIDTH                 1u</span></div>
<div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2efae511d89f2156c6e63249365c4874"> 3901</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_MGSTAT0_SHIFT))&amp;FTFC_FSTAT_MGSTAT0_MASK)</span></div>
<div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga7f19b158532e755f96db1a146e831df5"> 3902</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL_MASK                   0x10u</span></div>
<div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga82743d5c57964938d53434d375a19490"> 3903</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL_SHIFT                  4u</span></div>
<div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa6ee36cef7596a678f87cfd3c68c92b5"> 3904</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL_WIDTH                  1u</span></div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaf021ec5e392b1710cc00cb167511daf4"> 3905</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_FPVIOL_SHIFT))&amp;FTFC_FSTAT_FPVIOL_MASK)</span></div>
<div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacddbd91609724c1175b8b7b51340fe51"> 3906</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR_MASK                   0x20u</span></div>
<div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2a3d360382e564330673a76ab3e5200d"> 3907</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR_SHIFT                  5u</span></div>
<div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gac8d766e09441750e41bebc9bd5e6ccb4"> 3908</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR_WIDTH                  1u</span></div>
<div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga413e9e20a59997cdb06f034d4a82056e"> 3909</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_ACCERR_SHIFT))&amp;FTFC_FSTAT_ACCERR_MASK)</span></div>
<div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6ba92b617e52d6c97dcf8ae00103517b"> 3910</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR_MASK                 0x40u</span></div>
<div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga0af062af590eea3b960a15c2e1aa8cba"> 3911</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR_SHIFT                6u</span></div>
<div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6898f6636a13a073d626523480219db5"> 3912</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR_WIDTH                1u</span></div>
<div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaf8a4f3c04991e5c7eb672be8a72034fb"> 3913</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_RDCOLERR_SHIFT))&amp;FTFC_FSTAT_RDCOLERR_MASK)</span></div>
<div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga59ad289b1dda77330fe611c419ee7269"> 3914</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF_MASK                     0x80u</span></div>
<div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaf033a93e8d08a1d1bffeb163ca75b452"> 3915</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF_SHIFT                    7u</span></div>
<div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5913cc448f310d430a66bb5b4adde9e6"> 3916</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF_WIDTH                    1u</span></div>
<div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa824b79150cc745c3f261df5220cfd43"> 3917</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_CCIF_SHIFT))&amp;FTFC_FSTAT_CCIF_MASK)</span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div>
<div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga027ecd13e858414683615c71904a9bba"> 3919</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY_MASK                   0x1u</span></div>
<div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga8ed447bf046a13369b6d000fe59a981c"> 3920</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY_SHIFT                  0u</span></div>
<div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2f0c38923e60a2c04cc6d720497385ec"> 3921</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY_WIDTH                  1u</span></div>
<div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga91854227906597f0cd8f8709306e8bdd"> 3922</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_EEERDY_SHIFT))&amp;FTFC_FCNFG_EEERDY_MASK)</span></div>
<div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga3bafa0fc61bb01819d5e043c5e889e9c"> 3923</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY_MASK                   0x2u</span></div>
<div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga677b881525ca115b78af97513df5cb49"> 3924</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY_SHIFT                  1u</span></div>
<div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga4d7a5c7da8cf7ac40188097974b1b1b5"> 3925</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY_WIDTH                  1u</span></div>
<div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga0de11c9bf9d733b5f248c32edac33c1c"> 3926</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_RAMRDY_SHIFT))&amp;FTFC_FCNFG_RAMRDY_MASK)</span></div>
<div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga02a4749f0a289bc1d4056ee243cacda7"> 3927</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP_MASK                  0x10u</span></div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga197b891ac9cc69ba69da98dca603c0aa"> 3928</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP_SHIFT                 4u</span></div>
<div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gae7589f87fe0251ad6bad8afef2d9b7b7"> 3929</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP_WIDTH                 1u</span></div>
<div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gafcf3c0edd9808b2165b5f7a803c05b28"> 3930</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_ERSSUSP_SHIFT))&amp;FTFC_FCNFG_ERSSUSP_MASK)</span></div>
<div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab4bf56204cba0aef2d6e054dc218d779"> 3931</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ_MASK                  0x20u</span></div>
<div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga221da794fcbe1c32cea1d0acd19d1a38"> 3932</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ_SHIFT                 5u</span></div>
<div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5b81d21d89842dca81ff595ddb81e008"> 3933</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ_WIDTH                 1u</span></div>
<div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gafb99ae5b414dba32d34015710ad22616"> 3934</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_ERSAREQ_SHIFT))&amp;FTFC_FCNFG_ERSAREQ_MASK)</span></div>
<div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gac2ed11663d10ca98421b49d024d48b10"> 3935</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE_MASK                 0x40u</span></div>
<div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gae900a7b0a2cf9bb60eafaac87cb8ca31"> 3936</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE_SHIFT                6u</span></div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1b845ffc74490eda1098d6570f067183"> 3937</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE_WIDTH                1u</span></div>
<div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaeeb6d1b745d4c225bbd478785a464c78"> 3938</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_RDCOLLIE_SHIFT))&amp;FTFC_FCNFG_RDCOLLIE_MASK)</span></div>
<div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1f9c770da7f2944e370e11a5801c048a"> 3939</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE_MASK                     0x80u</span></div>
<div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab15f3c03a932567f8fc31d493360e289"> 3940</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE_SHIFT                    7u</span></div>
<div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga88589d82615601237a3aa92d8c1fbdf4"> 3941</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE_WIDTH                    1u</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga11d0b4d926194d0c6c37c97de070e6bd"> 3942</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_CCIE_SHIFT))&amp;FTFC_FCNFG_CCIE_MASK)</span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div>
<div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5c9bcd7169aeb29ede8e23051d76b6ae"> 3944</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC_MASK                       0x3u</span></div>
<div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga58e15a688a1ff349d64af4a7ea2eba67"> 3945</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC_SHIFT                      0u</span></div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5d6dfd99892b1167bb2bb55d551a50aa"> 3946</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC_WIDTH                      2u</span></div>
<div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1dc7dd72f87b72a70a8879230b5ba2dd"> 3947</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_SEC_SHIFT))&amp;FTFC_FSEC_SEC_MASK)</span></div>
<div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga286262ccb377be2778855822d0ad5064"> 3948</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC_MASK                    0xCu</span></div>
<div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6f86d6b7dd6ff37db691d32a893472c7"> 3949</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC_SHIFT                   2u</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga28d91d44550ba3e2b0189e5475ea78f1"> 3950</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC_WIDTH                   2u</span></div>
<div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga35f179bcb278f4d624bc8039e763561d"> 3951</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_FSLACC_SHIFT))&amp;FTFC_FSEC_FSLACC_MASK)</span></div>
<div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab82b7ab7fcb53b146c3be89c3ee1f5bf"> 3952</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN_MASK                      0x30u</span></div>
<div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6ba7663c94c2362f44cdf8189d249178"> 3953</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN_SHIFT                     4u</span></div>
<div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga78d0bcf713415d00edc8003660405ce4"> 3954</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN_WIDTH                     2u</span></div>
<div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacff3e5600a27a0f8d75d1adb816a134b"> 3955</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_MEEN_SHIFT))&amp;FTFC_FSEC_MEEN_MASK)</span></div>
<div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gae711b42e253c12da350b0c0444f31a73"> 3956</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN_MASK                     0xC0u</span></div>
<div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gabb431fe642ddc5724c5b6b7121c99581"> 3957</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN_SHIFT                    6u</span></div>
<div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga61e5450fb9c7eeb2fc708cc5cedba728"> 3958</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN_WIDTH                    2u</span></div>
<div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gae162d33068d2fd15cdd5b4362e4e68c1"> 3959</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_KEYEN_SHIFT))&amp;FTFC_FSEC_KEYEN_MASK)</span></div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div>
<div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaf8e8a0f004024e1fb16f8852c28309eb"> 3961</a></span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT_MASK                       0xFFu</span></div>
<div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab1b7f4d3e2c41ea9aa7436d4b2c48558"> 3962</a></span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT_SHIFT                      0u</span></div>
<div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga73ef4d2481bdac4bf922dc14fa5b96d0"> 3963</a></span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT_WIDTH                      8u</span></div>
<div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga06ed67c4952ee423d21b5122c74ae053"> 3964</a></span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FOPT_OPT_SHIFT))&amp;FTFC_FOPT_OPT_MASK)</span></div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="comment">/* FCCOB Bit Fields */</span></div>
<div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1a0f77f225ac2f53a8921b4c4c50436c"> 3966</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn_MASK                    0xFFu</span></div>
<div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gafa7c235f846552eec67335e6de84b24b"> 3967</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn_SHIFT                   0u</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa691e2af438003bddfb49558099e1588"> 3968</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn_WIDTH                   8u</span></div>
<div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaf746c4e1a2777395ce85371bec6b02e8"> 3969</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCCOB_CCOBn_SHIFT))&amp;FTFC_FCCOB_CCOBn_MASK)</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="comment">/* FPROT Bit Fields */</span></div>
<div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga8de1d7ea21a77725807ff7747f0c28af"> 3971</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT_MASK                     0xFFu</span></div>
<div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga83d5497b371e5fceee29232b020bc8fc"> 3972</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT_SHIFT                    0u</span></div>
<div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab692d4ca068d2d3bf061829d8e26c0ba"> 3973</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT_WIDTH                    8u</span></div>
<div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa74d583fbe4a213239484923e41451b0"> 3974</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FPROT_PROT_SHIFT))&amp;FTFC_FPROT_PROT_MASK)</span></div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga8270f5bfa966fa267ca51b2dd85f0d96"> 3976</a></span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT_MASK                   0xFFu</span></div>
<div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga458b6c049138231bff373f314d7b997c"> 3977</a></span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT_SHIFT                  0u</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga30dd2760999d5d83cda13142ae29d187"> 3978</a></span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT_WIDTH                  8u</span></div>
<div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1b1baaf1317505e8290e88e7ab509a70"> 3979</a></span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FEPROT_EPROT_SHIFT))&amp;FTFC_FEPROT_EPROT_MASK)</span></div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gad48a754bfb374324110c2bc0325167f1"> 3981</a></span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT_MASK                   0xFFu</span></div>
<div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga0a75a155d19b8986f0e92042b9566bed"> 3982</a></span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT_SHIFT                  0u</span></div>
<div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga904cf43096c6a88d56582fb8659da52c"> 3983</a></span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT_WIDTH                  8u</span></div>
<div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gabdad2086927f462bef0f904486f3cd56"> 3984</a></span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FDPROT_DPROT_SHIFT))&amp;FTFC_FDPROT_DPROT_MASK)</span></div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="comment">/* FCSESTAT Bit Fields */</span></div>
<div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga722a826b4436b088dde47b36b67daae1"> 3986</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY_MASK                   0x1u</span></div>
<div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga81eff898fc3cb04b74c510112b9533a7"> 3987</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY_SHIFT                  0u</span></div>
<div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gadf750c5174080bc45b17e60c56883c0f"> 3988</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY_WIDTH                  1u</span></div>
<div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab7b8971ddcece62d7cbb8473ac61f0cf"> 3989</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BSY_SHIFT))&amp;FTFC_FCSESTAT_BSY_MASK)</span></div>
<div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga0b7aece374a18a4cc3a88c8f800c1854"> 3990</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB_MASK                    0x2u</span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacb14e833db5dbdd8cbf7d2bf755b0807"> 3991</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB_SHIFT                   1u</span></div>
<div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga4fd3d7002365f5252b74021487cc6670"> 3992</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB_WIDTH                   1u</span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2c56c0fcdae851e2019ea337ec15087c"> 3993</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_SB_SHIFT))&amp;FTFC_FCSESTAT_SB_MASK)</span></div>
<div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga38ff7b4bdf3bd9701ea6708d42864526"> 3994</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN_MASK                   0x4u</span></div>
<div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga09a43da0a95ad39c2b446ae526a2a385"> 3995</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN_SHIFT                  2u</span></div>
<div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5c080824bdd0401d0e6553b829caa254"> 3996</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN_WIDTH                  1u</span></div>
<div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga27c9b8f0f5506dd8c6d24a9e33de67e4"> 3997</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BIN_SHIFT))&amp;FTFC_FCSESTAT_BIN_MASK)</span></div>
<div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga631e3704d7346eca61f81b82bd6467f2"> 3998</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN_MASK                   0x8u</span></div>
<div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2e37a7927556238bffb9bdc1cbe7efbd"> 3999</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN_SHIFT                  3u</span></div>
<div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga3fa8c9d09c6e5a7c0a507ed0a99231ef"> 4000</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN_WIDTH                  1u</span></div>
<div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab50edf633f50aaddd312bcb92dcc2e81"> 4001</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BFN_SHIFT))&amp;FTFC_FCSESTAT_BFN_MASK)</span></div>
<div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga819cc2ab41814fa45e1965710b6881d5"> 4002</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK_MASK                   0x10u</span></div>
<div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gafbedd02399fd178fca71e5046e7c62f7"> 4003</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK_SHIFT                  4u</span></div>
<div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga3315d2eb961f0142279d40b91d2ca849"> 4004</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK_WIDTH                  1u</span></div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gac6afb9a134d02ad82a5f94f561a5d4b0"> 4005</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BOK_SHIFT))&amp;FTFC_FCSESTAT_BOK_MASK)</span></div>
<div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6dbc6fb9c1f2aef9d8015a12b9d44be8"> 4006</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN_MASK                   0x20u</span></div>
<div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga96b10fc76ee452a6165661f933f211e9"> 4007</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN_SHIFT                  5u</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga94bf0b29e849b38cdd815e32e3a4ae6c"> 4008</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN_WIDTH                  1u</span></div>
<div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga24d793de12867369c669c53015cccc38"> 4009</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_RIN_SHIFT))&amp;FTFC_FCSESTAT_RIN_MASK)</span></div>
<div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacb5a515c57e903341a548eef6903d728"> 4010</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB_MASK                   0x40u</span></div>
<div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga9137b7ad85e7e4fc8809cbf8fc8c8231"> 4011</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB_SHIFT                  6u</span></div>
<div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga90c2ac07affe368e75999b563cfe483c"> 4012</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB_WIDTH                  1u</span></div>
<div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gafe78107f26a93e29f68a8957e2214582"> 4013</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_EDB_SHIFT))&amp;FTFC_FCSESTAT_EDB_MASK)</span></div>
<div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gabd6333e951a5865dd48bd52dd2f35daa"> 4014</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB_MASK                   0x80u</span></div>
<div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaefae7d84d512e49e51dcf08e7f8f5af0"> 4015</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB_SHIFT                  7u</span></div>
<div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga74434449a7c0d215af506dccba5af189"> 4016</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB_WIDTH                  1u</span></div>
<div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gafd238bf75fd89f04a84e029dbb2b7bb2"> 4017</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_IDB_SHIFT))&amp;FTFC_FCSESTAT_IDB_MASK)</span></div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="comment">/* FERSTAT Bit Fields */</span></div>
<div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa984430e269dbb2f527a3cebd267a799"> 4019</a></span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF_MASK                  0x2u</span></div>
<div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5a26183448f5a29a704da34f10e5290e"> 4020</a></span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF_SHIFT                 1u</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gabeed7592d72f3b780ed7dbe4a8056108"> 4021</a></span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF_WIDTH                 1u</span></div>
<div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gae3e3b9b0b04076573b7c93f1bc407104"> 4022</a></span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FERSTAT_DFDIF_SHIFT))&amp;FTFC_FERSTAT_DFDIF_MASK)</span></div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="comment">/* FERCNFG Bit Fields */</span></div>
<div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga684fb65770eda62d6795fedde56d0210"> 4024</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE_MASK                  0x2u</span></div>
<div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gadb235e964ff413172b7549fa93e62fc0"> 4025</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE_SHIFT                 1u</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacee7ec86f7629008602d9bb49b7278ab"> 4026</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE_WIDTH                 1u</span></div>
<div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2610009bdf324ff8e11dd62b77519d06"> 4027</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FERCNFG_DFDIE_SHIFT))&amp;FTFC_FERCNFG_DFDIE_MASK)</span></div>
<div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gafb533ce7facdd32a434d9acd06cb9f91"> 4028</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD_MASK                   0x20u</span></div>
<div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga53ab555abbcd49b76316e426e6f96411"> 4029</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD_SHIFT                  5u</span></div>
<div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga02222e38bc23ca2cb36dac6f51635aec"> 4030</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD_WIDTH                  1u</span></div>
<div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaadf960d30be144f4694f4705eb61dc63"> 4031</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FERCNFG_FDFD_SHIFT))&amp;FTFC_FERCNFG_FDFD_MASK)</span></div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160; <span class="comment">/* end of group FTFC_Register_Masks */</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;</div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160; <span class="comment">/* end of group FTFC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;</div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;</div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="comment">   -- FTM Peripheral Access Layer</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;</div>
<div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c"> 4054</a></span>&#160;<span class="preprocessor">#define FTM_CONTROLS_COUNT                       8u</span></div>
<div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gab3d306bd2caeaeb4b5b3ab2b02686f4a"> 4055</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_COUNT                      8u</span></div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;</div>
<div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html"> 4058</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a21a167011b73619d21bc075e755ab2af"> 4059</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a21a167011b73619d21bc075e755ab2af">SC</a>;                                </div>
<div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a737eacb3d0de1200fdb83b30896595d4"> 4060</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a737eacb3d0de1200fdb83b30896595d4">CNT</a>;                               </div>
<div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a80073f386a63fb2eb30dc08195e6d810"> 4061</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a80073f386a63fb2eb30dc08195e6d810">MOD</a>;                               </div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a5841331018ca921774b566b78011dc7a"> 4063</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a5841331018ca921774b566b78011dc7a">CnSC</a>;                              </div>
<div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aff5b132638c3492e41f42511c706ba35"> 4064</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aff5b132638c3492e41f42511c706ba35">CnV</a>;                               </div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;  } CONTROLS[<a class="code" href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c">FTM_CONTROLS_COUNT</a>];</div>
<div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aec6f775b8e3ec9a0ff5efea583d36f2a"> 4066</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aec6f775b8e3ec9a0ff5efea583d36f2a">CNTIN</a>;                             </div>
<div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a5404ec95913283c3c5c7ce5468073d0a"> 4067</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a5404ec95913283c3c5c7ce5468073d0a">STATUS</a>;                            </div>
<div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a51888be6953ee814fbd7a185be143aff"> 4068</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a51888be6953ee814fbd7a185be143aff">MODE</a>;                              </div>
<div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#adfd6dd5ac96c5bb872af3e04639d4c99"> 4069</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#adfd6dd5ac96c5bb872af3e04639d4c99">SYNC</a>;                              </div>
<div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a690ac4f7e11f5e3f8e1909f2de98c364"> 4070</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a690ac4f7e11f5e3f8e1909f2de98c364">OUTINIT</a>;                           </div>
<div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ae6a519b7ebbc6ce59cce3eda3676688e"> 4071</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#ae6a519b7ebbc6ce59cce3eda3676688e">OUTMASK</a>;                           </div>
<div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a50d7f45888ea0f83a4ebb27c024b5c22"> 4072</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a50d7f45888ea0f83a4ebb27c024b5c22">COMBINE</a>;                           </div>
<div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#afa756be62e508de24156adf0f21dbe70"> 4073</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#afa756be62e508de24156adf0f21dbe70">DEADTIME</a>;                          </div>
<div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a54069e67aebef50cab62c11a0ec0c1cb"> 4074</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a54069e67aebef50cab62c11a0ec0c1cb">EXTTRIG</a>;                           </div>
<div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ad385b7c43c509dbc1c6ad62cb21a6cca"> 4075</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#ad385b7c43c509dbc1c6ad62cb21a6cca">POL</a>;                               </div>
<div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a2312903aa54f6cbb214a76e4be0486cb"> 4076</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a2312903aa54f6cbb214a76e4be0486cb">FMS</a>;                               </div>
<div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a92ae77f4b8d3a823bdea4f26e586d52e"> 4077</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a92ae77f4b8d3a823bdea4f26e586d52e">FILTER</a>;                            </div>
<div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a8e924188656a9f000ec4235862af1dd4"> 4078</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a8e924188656a9f000ec4235862af1dd4">FLTCTRL</a>;                           </div>
<div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ab6b94d549f89cc6c8d4cf0c8f7aaa2bf"> 4079</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#ab6b94d549f89cc6c8d4cf0c8f7aaa2bf">QDCTRL</a>;                            </div>
<div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a4437cc3669af2e9120b1fefd89a6c271"> 4080</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a4437cc3669af2e9120b1fefd89a6c271">CONF</a>;                              </div>
<div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a2ad9620d398878a19016b36bb0bd444c"> 4081</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a2ad9620d398878a19016b36bb0bd444c">FLTPOL</a>;                            </div>
<div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a596bc5b22163fc78f852ff173a44eb28"> 4082</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a596bc5b22163fc78f852ff173a44eb28">SYNCONF</a>;                           </div>
<div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#affb3e71b226d76f7277b27d968e2bcd7"> 4083</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#affb3e71b226d76f7277b27d968e2bcd7">INVCTRL</a>;                           </div>
<div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a775688b9b241fc777d0e13ed941c1609"> 4084</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a775688b9b241fc777d0e13ed941c1609">SWOCTRL</a>;                           </div>
<div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a2583b8f0feb2d8b115f1717d1437eb70"> 4085</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a2583b8f0feb2d8b115f1717d1437eb70">PWMLOAD</a>;                           </div>
<div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a448da8e002b8a3ebd642fbf48bbdc6c5"> 4086</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a448da8e002b8a3ebd642fbf48bbdc6c5">HCR</a>;                               </div>
<div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a58f3e2cfe7aebe5f96a1ba07813384ba"> 4087</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a58f3e2cfe7aebe5f96a1ba07813384ba">PAIR0DEADTIME</a>;                     </div>
<div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a71277aaa40be4473ac2521981f273bd3"> 4088</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aa62590caa149b1c2fc57801a41414973"> 4089</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aa62590caa149b1c2fc57801a41414973">PAIR1DEADTIME</a>;                     </div>
<div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a422ac2beba1cc5c797380d1c5832b885"> 4090</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#acc91338dce9a3be26214f3f974fd2548"> 4091</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#acc91338dce9a3be26214f3f974fd2548">PAIR2DEADTIME</a>;                     </div>
<div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#acc19a07675d1806592b3ed4a92f91e1c"> 4092</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a5a1d353500881801bebc09517931b206"> 4093</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a5a1d353500881801bebc09517931b206">PAIR3DEADTIME</a>;                     </div>
<div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ad3d1f63f3a4d6872608c6fec1a6d278d"> 4094</a></span>&#160;       uint8_t RESERVED_3[324];</div>
<div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a664d6a0715d288f5847d17b22a4230ee"> 4095</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a664d6a0715d288f5847d17b22a4230ee">MOD_MIRROR</a>;                        </div>
<div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aeec5fd4c5e0ab0b5b9732efe1382f407"> 4096</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV_MIRROR[<a class="code" href="group___f_t_m___peripheral___access___layer.html#gab3d306bd2caeaeb4b5b3ab2b02686f4a">FTM_CV_MIRROR_COUNT</a>];    </div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;} <a class="code" href="struct_f_t_m___type.html">FTM_Type</a>, *<a class="code" href="group___f_t_m___peripheral___access___layer.html#ga16aff9c08c6a317497cacd203b654db5">FTM_MemMapPtr</a>;</div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;</div>
<div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1ce83087268ac3c0c51c88377eaa34e3"> 4100</a></span>&#160;<span class="preprocessor">#define FTM_INSTANCE_COUNT                       (4u)</span></div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;</div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;</div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment">/* FTM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2ababc70fbf6b51c721d870fa1c66e45"> 4105</a></span>&#160;<span class="preprocessor">#define FTM0_BASE                                (0x40038000u)</span></div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;</div>
<div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gac20d96b96f80ded87aa187f7519699ee"> 4107</a></span>&#160;<span class="preprocessor">#define FTM0                                     ((FTM_Type *)FTM0_BASE)</span></div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;</div>
<div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1"> 4109</a></span>&#160;<span class="preprocessor">#define FTM1_BASE                                (0x40039000u)</span></div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;</div>
<div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga48157ff57e27603582bc154901d44301"> 4111</a></span>&#160;<span class="preprocessor">#define FTM1                                     ((FTM_Type *)FTM1_BASE)</span></div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;</div>
<div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga5f4976435e0a348f88929eaf23157bad"> 4113</a></span>&#160;<span class="preprocessor">#define FTM2_BASE                                (0x4003A000u)</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;</div>
<div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gad4b8561c440952d2f7b095e4a7399a18"> 4115</a></span>&#160;<span class="preprocessor">#define FTM2                                     ((FTM_Type *)FTM2_BASE)</span></div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;</div>
<div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gad7c56aa0db6bb5d095ce67d04031c615"> 4117</a></span>&#160;<span class="preprocessor">#define FTM3_BASE                                (0x40026000u)</span></div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;</div>
<div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga60c8197c39b5da920e82cf4a4c8b2f49"> 4119</a></span>&#160;<span class="preprocessor">#define FTM3                                     ((FTM_Type *)FTM3_BASE)</span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;</div>
<div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1477faad9a1808496012f4671f34f21d"> 4121</a></span>&#160;<span class="preprocessor">#define FTM_BASE_ADDRS                           { FTM0_BASE, FTM1_BASE, FTM2_BASE, FTM3_BASE }</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;</div>
<div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1a5a7cb39d1713239478a1ebce2f05cc"> 4123</a></span>&#160;<span class="preprocessor">#define FTM_BASE_PTRS                            { FTM0, FTM1, FTM2, FTM3 }</span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;</div>
<div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga8ff34dcf6b3c8568e5e8a651e2c0d082"> 4125</a></span>&#160;<span class="preprocessor">#define FTM_IRQS_ARR_COUNT                       (4u)</span></div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;</div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga16ca8254718d00762e236469b068a9f2"> 4127</a></span>&#160;<span class="preprocessor">#define FTM_IRQS_CH_COUNT                        (8u)</span></div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;</div>
<div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2b1f55e146802974da7ba9b43aec0807"> 4129</a></span>&#160;<span class="preprocessor">#define FTM_Fault_IRQS_CH_COUNT                  (1u)</span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;</div>
<div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga8f2be4211c929a2422432dc606414ff5"> 4131</a></span>&#160;<span class="preprocessor">#define FTM_Overflow_IRQS_CH_COUNT               (1u)</span></div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;</div>
<div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga0976e77c7c71c640a80dbdf894087514"> 4133</a></span>&#160;<span class="preprocessor">#define FTM_Reload_IRQS_CH_COUNT                 (1u)</span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;</div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2d6f3040cb83685eaa149fb202e070b5"> 4135</a></span>&#160;<span class="preprocessor">#define FTM_IRQS                                 { { FTM0_Ch0_Ch1_IRQn, FTM0_Ch0_Ch1_IRQn, FTM0_Ch2_Ch3_IRQn, FTM0_Ch2_Ch3_IRQn, FTM0_Ch4_Ch5_IRQn, FTM0_Ch4_Ch5_IRQn, FTM0_Ch6_Ch7_IRQn, FTM0_Ch6_Ch7_IRQn }, \</span></div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">                                                   { FTM1_Ch0_Ch1_IRQn, FTM1_Ch0_Ch1_IRQn, FTM1_Ch2_Ch3_IRQn, FTM1_Ch2_Ch3_IRQn, FTM1_Ch4_Ch5_IRQn, FTM1_Ch4_Ch5_IRQn, FTM1_Ch6_Ch7_IRQn, FTM1_Ch6_Ch7_IRQn }, \</span></div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="preprocessor">                                                   { FTM2_Ch0_Ch1_IRQn, FTM2_Ch0_Ch1_IRQn, FTM2_Ch2_Ch3_IRQn, FTM2_Ch2_Ch3_IRQn, FTM2_Ch4_Ch5_IRQn, FTM2_Ch4_Ch5_IRQn, FTM2_Ch6_Ch7_IRQn, FTM2_Ch6_Ch7_IRQn }, \</span></div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">                                                   { FTM3_Ch0_Ch1_IRQn, FTM3_Ch0_Ch1_IRQn, FTM3_Ch2_Ch3_IRQn, FTM3_Ch2_Ch3_IRQn, FTM3_Ch4_Ch5_IRQn, FTM3_Ch4_Ch5_IRQn, FTM3_Ch6_Ch7_IRQn, FTM3_Ch6_Ch7_IRQn } }</span></div>
<div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga6c85f682396ce0abb4b651f8c64451f3"> 4139</a></span>&#160;<span class="preprocessor">#define FTM_Fault_IRQS                           { FTM0_Fault_IRQn, FTM1_Fault_IRQn, FTM2_Fault_IRQn, FTM3_Fault_IRQn }</span></div>
<div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gaf278dc8641cb27e2505965095b03a81c"> 4140</a></span>&#160;<span class="preprocessor">#define FTM_Overflow_IRQS                        { FTM0_Ovf_Reload_IRQn, FTM1_Ovf_Reload_IRQn, FTM2_Ovf_Reload_IRQn, FTM3_Ovf_Reload_IRQn }</span></div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gae3189b3a2faae784657b816043487da3"> 4141</a></span>&#160;<span class="preprocessor">#define FTM_Reload_IRQS                          { FTM0_Ovf_Reload_IRQn, FTM1_Ovf_Reload_IRQn, FTM2_Ovf_Reload_IRQn, FTM3_Ovf_Reload_IRQn }</span></div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;</div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="comment">   -- FTM Register Masks</span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;</div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d12f2131f28899f9d18b8e7fe12349f"> 4153</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_MASK                           0x7u</span></div>
<div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6"> 4154</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_SHIFT                          0u</span></div>
<div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae7a842798266bf009429e8697cb75ab1"> 4155</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_WIDTH                          3u</span></div>
<div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac5bcb12f03c653d0e70e5420160cf26e"> 4156</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PS_SHIFT))&amp;FTM_SC_PS_MASK)</span></div>
<div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4a0ff5e0b4f7181e51e0139abfa6d7d3"> 4157</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_MASK                         0x18u</span></div>
<div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c8973dcfd297dfda1f057c14e1deb4b"> 4158</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_SHIFT                        3u</span></div>
<div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga67b6cd4f455a161f653be0dbce933f6b"> 4159</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_WIDTH                        2u</span></div>
<div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3129932b4758f01371fc729982aee834"> 4160</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CLKS_SHIFT))&amp;FTM_SC_CLKS_MASK)</span></div>
<div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaccb41101ca573d24de634c5a19d13467"> 4161</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_MASK                        0x20u</span></div>
<div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d4d626c21437a2b8b15e9a2a385727"> 4162</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_SHIFT                       5u</span></div>
<div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga27b2bace064e28a994e050d21351b2ef"> 4163</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_WIDTH                       1u</span></div>
<div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0bfd54301982b806db08dc610def0aee"> 4164</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CPWMS_SHIFT))&amp;FTM_SC_CPWMS_MASK)</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1a7571bdd0fb705134ab4b2b3748bfd4"> 4165</a></span>&#160;<span class="preprocessor">#define FTM_SC_RIE_MASK                          0x40u</span></div>
<div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7201fa52fa0ec21cfb8360bc7bb45257"> 4166</a></span>&#160;<span class="preprocessor">#define FTM_SC_RIE_SHIFT                         6u</span></div>
<div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga696ec9bce057215c1689908c8772ad07"> 4167</a></span>&#160;<span class="preprocessor">#define FTM_SC_RIE_WIDTH                         1u</span></div>
<div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga315ab9cea148b3c150b759549d5f3a99"> 4168</a></span>&#160;<span class="preprocessor">#define FTM_SC_RIE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_RIE_SHIFT))&amp;FTM_SC_RIE_MASK)</span></div>
<div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1535ba672b24a77c217387279b68a3c2"> 4169</a></span>&#160;<span class="preprocessor">#define FTM_SC_RF_MASK                           0x80u</span></div>
<div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7b9b13bb618d2137dcd28bb2684f41e6"> 4170</a></span>&#160;<span class="preprocessor">#define FTM_SC_RF_SHIFT                          7u</span></div>
<div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaad73099836a53895aa96ad912ee27ff4"> 4171</a></span>&#160;<span class="preprocessor">#define FTM_SC_RF_WIDTH                          1u</span></div>
<div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2f109d0ece1f5d38e6d373c824e8b66c"> 4172</a></span>&#160;<span class="preprocessor">#define FTM_SC_RF(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_RF_SHIFT))&amp;FTM_SC_RF_MASK)</span></div>
<div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga65e89cf2978e1c61f40b229b66b3e7c8"> 4173</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_MASK                         0x100u</span></div>
<div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3d59d98a90d574503733c8a1abd2e7ae"> 4174</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_SHIFT                        8u</span></div>
<div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1d1a2a824cf2cf6d0bbdb2d517e9a67"> 4175</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_WIDTH                        1u</span></div>
<div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ae27d77efc080514efc6222086e1eb8"> 4176</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_TOIE_SHIFT))&amp;FTM_SC_TOIE_MASK)</span></div>
<div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeea3d5615ca8e996e87e6f9aacdfb4fb"> 4177</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_MASK                          0x200u</span></div>
<div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f12d6f2ddbc4a71756f2b0203ab57dd"> 4178</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_SHIFT                         9u</span></div>
<div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafaa4fc6d8d2017c80231c87f7f17f75c"> 4179</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_WIDTH                         1u</span></div>
<div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85403fec64d89e30797bfeca2c904ea5"> 4180</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_TOF_SHIFT))&amp;FTM_SC_TOF_MASK)</span></div>
<div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga09ded09110e97074a6a24c8d4f8e7f3f"> 4181</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0_MASK                       0x10000u</span></div>
<div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga611a737a1b235449c6189b52a18930a3"> 4182</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0_SHIFT                      16u</span></div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c4c87055dbe8b44e125bcefbbd4f7a1"> 4183</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0_WIDTH                      1u</span></div>
<div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e6d9ae09855995207668a524c739eaf"> 4184</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN0_SHIFT))&amp;FTM_SC_PWMEN0_MASK)</span></div>
<div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad129193e3830a96f9ad1b674a620cf51"> 4185</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1_MASK                       0x20000u</span></div>
<div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08d049db99a94e1bed0df4cc4e1407a9"> 4186</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1_SHIFT                      17u</span></div>
<div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2c29ea90ceec4d43afb52401f28cd582"> 4187</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1_WIDTH                      1u</span></div>
<div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae9c9ef4e3d8f7652bb28ea448e03d2fe"> 4188</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN1_SHIFT))&amp;FTM_SC_PWMEN1_MASK)</span></div>
<div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91183550e520e78a9cee7e3f48cae4d0"> 4189</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2_MASK                       0x40000u</span></div>
<div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4e3857a41a404fdb41bc6794fbc3eb3d"> 4190</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2_SHIFT                      18u</span></div>
<div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga27cbb47bf867842f3982aa1e8e953d01"> 4191</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2_WIDTH                      1u</span></div>
<div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga880f720e1bf1439332a998d3c311eb16"> 4192</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN2_SHIFT))&amp;FTM_SC_PWMEN2_MASK)</span></div>
<div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafabbbd3a2df7765e624fece8796c6421"> 4193</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3_MASK                       0x80000u</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29fe3a3b15b61214f73407859c8e8c9e"> 4194</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3_SHIFT                      19u</span></div>
<div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0165023ddc8ad2509220ce8152c257a0"> 4195</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3_WIDTH                      1u</span></div>
<div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga163ae773a4ef05f3be209fc19a4450ac"> 4196</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN3_SHIFT))&amp;FTM_SC_PWMEN3_MASK)</span></div>
<div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga408b1b8052136abe1e7247acbe039bf1"> 4197</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4_MASK                       0x100000u</span></div>
<div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga653b803c2f9e4d5c666db42ed4bbd859"> 4198</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4_SHIFT                      20u</span></div>
<div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6566862739026516c377a01203e272c5"> 4199</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4_WIDTH                      1u</span></div>
<div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94fdf56a1d00132211b130ecd9ed8c2a"> 4200</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN4_SHIFT))&amp;FTM_SC_PWMEN4_MASK)</span></div>
<div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad95773af1087a914177477788de26eb9"> 4201</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5_MASK                       0x200000u</span></div>
<div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad25e663d77b094aa705cfa77e7575394"> 4202</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5_SHIFT                      21u</span></div>
<div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7f53297c28578cd347819e5afa982a9"> 4203</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5_WIDTH                      1u</span></div>
<div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0d4556e4c6f6ed1d0f8cc27a3934a1a2"> 4204</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN5_SHIFT))&amp;FTM_SC_PWMEN5_MASK)</span></div>
<div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga621c8bf5f6dce97f2233f3677ba84a63"> 4205</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6_MASK                       0x400000u</span></div>
<div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10b1a72fc57f00b6ae78e4c8d9bcb039"> 4206</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6_SHIFT                      22u</span></div>
<div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga954d2638c52cc98b9abfaf7f13a55b40"> 4207</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6_WIDTH                      1u</span></div>
<div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac26820854929a1310e1e3d20e61fa088"> 4208</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN6_SHIFT))&amp;FTM_SC_PWMEN6_MASK)</span></div>
<div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad11c58d6e00abfdcd4272a898160697e"> 4209</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7_MASK                       0x800000u</span></div>
<div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga11674cb15bfb1d0f4c8e5a28489e88c8"> 4210</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7_SHIFT                      23u</span></div>
<div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae8eb49e504d05bc797c7bfb1449b8f7c"> 4211</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7_WIDTH                      1u</span></div>
<div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb86fccb8f48d5015c597e85dc7ccbed"> 4212</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN7_SHIFT))&amp;FTM_SC_PWMEN7_MASK)</span></div>
<div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga119d842417b494ef2d81696b9bed65b1"> 4213</a></span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS_MASK                        0xF000000u</span></div>
<div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e2e871373f6c7b1eb0c2320854f8007"> 4214</a></span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS_SHIFT                       24u</span></div>
<div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabee2fc636ab7a028cb4ca80444315c3"> 4215</a></span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS_WIDTH                       4u</span></div>
<div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7f2a566f0c10a5f758a1d16bb37c94b3"> 4216</a></span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_FLTPS_SHIFT))&amp;FTM_SC_FLTPS_MASK)</span></div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a984be18d311688f8a369a43f9145b6"> 4218</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacab5bfefd759b4b0d8e4949a872f96e2"> 4219</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_SHIFT                      0u</span></div>
<div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaacc8d485ba7077cd39ff0c682d2bb161"> 4220</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_WIDTH                      16u</span></div>
<div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2fbc38b4fdc6e3e78dddb3aee1e5a553"> 4221</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNT_COUNT_SHIFT))&amp;FTM_CNT_COUNT_MASK)</span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div>
<div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae815072c26d186e4ad07654080c7cb97"> 4223</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac10320219038f5acd0cc6ed04c4f1f48"> 4224</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_SHIFT                        0u</span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4bf78b7a65068e8b1d70b460ad7b5f9b"> 4225</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_WIDTH                        16u</span></div>
<div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gada05ad8063f19ad7e6883012ac88ec08"> 4226</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MOD_SHIFT))&amp;FTM_MOD_MOD_MASK)</span></div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div>
<div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab38e53cd8f53bb325b849510374280f8"> 4228</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_MASK                        0x1u</span></div>
<div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86e1227e22b8a08811a810d4f8415ef1"> 4229</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_SHIFT                       0u</span></div>
<div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0baf78f07e2270f34c7c54f317091e9f"> 4230</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_WIDTH                       1u</span></div>
<div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga145ca7e2d9a67a6c0a336197da26c4bc"> 4231</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_DMA_SHIFT))&amp;FTM_CnSC_DMA_MASK)</span></div>
<div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35b97803688b95319735b5364793fa0c"> 4232</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST_MASK                      0x2u</span></div>
<div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ef38a331d378cb9dc1d6e4fa77df9d5"> 4233</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST_SHIFT                     1u</span></div>
<div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga51bb1b4e409ec96a7e3067954ad9dddd"> 4234</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST_WIDTH                     1u</span></div>
<div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89330c52db6db45f753346c673cf2eed"> 4235</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ICRST_SHIFT))&amp;FTM_CnSC_ICRST_MASK)</span></div>
<div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5c67eddb15cb1814ba34d7d65bcee29"> 4236</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_MASK                       0x4u</span></div>
<div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae5475c81aa249750da2a97ee1d1d525a"> 4237</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_SHIFT                      2u</span></div>
<div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2aea4bff1ba9fb0ba6ff1f6edfb9eb68"> 4238</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_WIDTH                      1u</span></div>
<div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1977b1fc4cbc28949e3082837b345ddd"> 4239</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ELSA_SHIFT))&amp;FTM_CnSC_ELSA_MASK)</span></div>
<div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7f4800478dfa63921e229a7ea4a7c067"> 4240</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_MASK                       0x8u</span></div>
<div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac508e0ba6b0d6cb0cdab5ef823a640d7"> 4241</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_SHIFT                      3u</span></div>
<div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3949706a5b3ef98ffbe2e8b7ccd4cf12"> 4242</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_WIDTH                      1u</span></div>
<div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2128536fc181f2db2fdd95ffa36fa695"> 4243</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ELSB_SHIFT))&amp;FTM_CnSC_ELSB_MASK)</span></div>
<div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8e0a97177b0413ce86f6780d47bb067"> 4244</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_MASK                        0x10u</span></div>
<div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8f21240c09b409447eb17431135f7448"> 4245</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_SHIFT                       4u</span></div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf89d3927718d1c3f07903419913676c5"> 4246</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_WIDTH                       1u</span></div>
<div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeae07d2723a2d13e00b82fe2a59a3d9d"> 4247</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_MSA_SHIFT))&amp;FTM_CnSC_MSA_MASK)</span></div>
<div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga88e610eb6f4e969823fa3cef98a3d8e4"> 4248</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_MASK                        0x20u</span></div>
<div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb80d087156b2b23c6c308cc3339487d"> 4249</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_SHIFT                       5u</span></div>
<div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad8c205cde99a5d21fd83b4b8568087a7"> 4250</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_WIDTH                       1u</span></div>
<div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b228900c3f9e7939ae6583b1fbab85b"> 4251</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_MSB_SHIFT))&amp;FTM_CnSC_MSB_MASK)</span></div>
<div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2622c4a4a5b1c7b247c8b53d3f61c112"> 4252</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_MASK                       0x40u</span></div>
<div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaba90b1420259332e1f67aa63aa8e560"> 4253</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_SHIFT                      6u</span></div>
<div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38f6f18bfead5a383861a0d8744df548"> 4254</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_WIDTH                      1u</span></div>
<div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29285ff838dc8e687d04c673103b0b2f"> 4255</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHIE_SHIFT))&amp;FTM_CnSC_CHIE_MASK)</span></div>
<div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16fe13e36069f8d764bbb9bad111001f"> 4256</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_MASK                        0x80u</span></div>
<div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3f83c62029e371ae120c576015212bb"> 4257</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_SHIFT                       7u</span></div>
<div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8bd6a10093c58cce70b00350094e125c"> 4258</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_WIDTH                       1u</span></div>
<div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga09a7843ef551eeb16e8cec4e6a90a1c6"> 4259</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHF_SHIFT))&amp;FTM_CnSC_CHF_MASK)</span></div>
<div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6fb9d5c584fc66f19878fad781962ad2"> 4260</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE_MASK                   0x100u</span></div>
<div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5022ac0f4a9547eb2345548425c9d134"> 4261</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE_SHIFT                  8u</span></div>
<div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b8e644ec2e18dade9806b113104007e"> 4262</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE_WIDTH                  1u</span></div>
<div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a32273fe71b837cc3e8d3be96d20c94"> 4263</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_TRIGMODE_SHIFT))&amp;FTM_CnSC_TRIGMODE_MASK)</span></div>
<div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04ca5ad03076a9f5ab93750dd58dd927"> 4264</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS_MASK                       0x200u</span></div>
<div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1c9c91f0a682fc5cff8defbc51a4493b"> 4265</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS_SHIFT                      9u</span></div>
<div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cbba7ab6fa9dc576be68a636be94853"> 4266</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS_WIDTH                      1u</span></div>
<div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad85a7f8bcd21ba5b21226076eba96ad7"> 4267</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHIS_SHIFT))&amp;FTM_CnSC_CHIS_MASK)</span></div>
<div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga776f7eb7e010c71cc192358e4e7e01e4"> 4268</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV_MASK                       0x400u</span></div>
<div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d843e92e7db8dbfb4df3438fbdc6161"> 4269</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV_SHIFT                      10u</span></div>
<div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1cc58b15d7a2472a66d68541a90eae46"> 4270</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV_WIDTH                      1u</span></div>
<div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga204ec5e3358831289b4895e7d21fbcc9"> 4271</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHOV_SHIFT))&amp;FTM_CnSC_CHOV_MASK)</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div>
<div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaebf50ac59c7cc0b853a2a90b117ac395"> 4273</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga763735cc078e7480124e33026ff2fa22"> 4274</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_SHIFT                        0u</span></div>
<div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89bc640f1b3022e0c5096fa30c449818"> 4275</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_WIDTH                        16u</span></div>
<div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40e4f4b5e56545a820324e7ec12ecd97"> 4276</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnV_VAL_SHIFT))&amp;FTM_CnV_VAL_MASK)</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="comment">/* CNTIN Bit Fields */</span></div>
<div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5181f522d645ce312209c2258a1a06d0"> 4278</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga174caa0423e0d00ae66b8adc3253ce60"> 4279</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_SHIFT                     0u</span></div>
<div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae9c97e5e9503a53d3e8b21bfcae33e2b"> 4280</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_WIDTH                     16u</span></div>
<div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafebcdb424cb22b2bd2a8c641cac23ab7"> 4281</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNTIN_INIT_SHIFT))&amp;FTM_CNTIN_INIT_MASK)</span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ba703f87542e033b6c311c061ea9187"> 4283</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_MASK                     0x1u</span></div>
<div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ea6740087a54ad02b40e7cf909f92aa"> 4284</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_SHIFT                    0u</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2f6d702b966593a2cd610431449eaf87"> 4285</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_WIDTH                    1u</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga45ce13d31579ba4bfd33ee2553857bec"> 4286</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH0F_SHIFT))&amp;FTM_STATUS_CH0F_MASK)</span></div>
<div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf99cd78b57a27e6aa5fea6b587dc4e5f"> 4287</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_MASK                     0x2u</span></div>
<div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae55718a94e09af32a6596131a1b7e45"> 4288</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_SHIFT                    1u</span></div>
<div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e514a5b275d5f3084b60825e2f977ef"> 4289</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_WIDTH                    1u</span></div>
<div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40f470e9cda88b4314bf17f00193935b"> 4290</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH1F_SHIFT))&amp;FTM_STATUS_CH1F_MASK)</span></div>
<div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab75f4d4d1939e42385d1feb59b1eb363"> 4291</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_MASK                     0x4u</span></div>
<div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94df65cce2bfdcf540b7870192e1e5ae"> 4292</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_SHIFT                    2u</span></div>
<div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga980c7d9342221f8d0142007960257e67"> 4293</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_WIDTH                    1u</span></div>
<div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaddcfb4500c6b9beb4da8adb2c7169d7d"> 4294</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH2F_SHIFT))&amp;FTM_STATUS_CH2F_MASK)</span></div>
<div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01848bca7d5009780d57fb7ecdbdc70f"> 4295</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_MASK                     0x8u</span></div>
<div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac407f69b8388265201670d565e9f4164"> 4296</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_SHIFT                    3u</span></div>
<div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e50c4636e88e005ad6e14b614abb73b"> 4297</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_WIDTH                    1u</span></div>
<div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadcefc5257ac01a0a14e89352dc2e8758"> 4298</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH3F_SHIFT))&amp;FTM_STATUS_CH3F_MASK)</span></div>
<div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac446951cc555fbf040895c15baa5a748"> 4299</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_MASK                     0x10u</span></div>
<div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga07a64ef5825a5ae2bc35a0f5816ea652"> 4300</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_SHIFT                    4u</span></div>
<div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaffac221ea145d7e5cae7bc02c7c1cec0"> 4301</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_WIDTH                    1u</span></div>
<div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf4b3be9746bab1d8c21da34e284a6aa4"> 4302</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH4F_SHIFT))&amp;FTM_STATUS_CH4F_MASK)</span></div>
<div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c12b3bd23aa6b86b73397ef3be611c4"> 4303</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_MASK                     0x20u</span></div>
<div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96b5ed7438cebb87079abc1cc0ee7138"> 4304</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_SHIFT                    5u</span></div>
<div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga914a120817fff7a79ac97d18a76f61ea"> 4305</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_WIDTH                    1u</span></div>
<div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58b394276f627c9d22ca9dde6e15f6d0"> 4306</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH5F_SHIFT))&amp;FTM_STATUS_CH5F_MASK)</span></div>
<div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga82a2b1d92f02ba202f6bd1990fb8f241"> 4307</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_MASK                     0x40u</span></div>
<div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f112b0b325b70d32bbd926eb6297933"> 4308</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_SHIFT                    6u</span></div>
<div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5877c222399d01d3ca7e562dfa1525b7"> 4309</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_WIDTH                    1u</span></div>
<div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab6d21ebb83da137a078a024f8f1ba776"> 4310</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH6F_SHIFT))&amp;FTM_STATUS_CH6F_MASK)</span></div>
<div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44cfba5039f8d711537348ad97cc6cd3"> 4311</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_MASK                     0x80u</span></div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04ac2f0031ce465f9d6c0b68cb9f0a76"> 4312</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_SHIFT                    7u</span></div>
<div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga81fd34a3cfda60a55833f32ecdb11387"> 4313</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_WIDTH                    1u</span></div>
<div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa3389b91bc1bc43f899bb3668e939243"> 4314</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH7F_SHIFT))&amp;FTM_STATUS_CH7F_MASK)</span></div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="comment">/* MODE Bit Fields */</span></div>
<div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3142bc5c6261a7c04c95844ef35edd5b"> 4316</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_MASK                      0x1u</span></div>
<div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38df569e214287fa43254c2ddeafa5b5"> 4317</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_SHIFT                     0u</span></div>
<div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga610bbc3c41d5a7e28e82ba5667070208"> 4318</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_WIDTH                     1u</span></div>
<div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8732f3a1debfb324cd154bc091f7cee9"> 4319</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FTMEN_SHIFT))&amp;FTM_MODE_FTMEN_MASK)</span></div>
<div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga069f8d36fce3b99bf22cf8e588b855bf"> 4320</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_MASK                       0x2u</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0d0d007a2359f31a0cf50b06acef810c"> 4321</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_SHIFT                      1u</span></div>
<div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01251793a6f1b517927c5fd5d2aefa50"> 4322</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_WIDTH                      1u</span></div>
<div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9f7a0151cd8f4a4a24e8698bea4d19cc"> 4323</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_INIT_SHIFT))&amp;FTM_MODE_INIT_MASK)</span></div>
<div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1178ceaccafa6eb9f10395901c75f7ba"> 4324</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_MASK                      0x4u</span></div>
<div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36fb0f391d4b52f38caf711ba8d73ae7"> 4325</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_SHIFT                     2u</span></div>
<div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16dc804cf67164b811e9e672cd253830"> 4326</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_WIDTH                     1u</span></div>
<div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga87b8076708a567403f88939b8196ab8d"> 4327</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_WPDIS_SHIFT))&amp;FTM_MODE_WPDIS_MASK)</span></div>
<div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3993337287da1b6624d5f7d70f10b3d5"> 4328</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_MASK                    0x8u</span></div>
<div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e9f1c44632b559046173b3b0db93170"> 4329</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_SHIFT                   3u</span></div>
<div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba5b6b598fa7a74986164e858f6db8ff"> 4330</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_WIDTH                   1u</span></div>
<div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4310b51f82f96b9828f3549d6c3324f9"> 4331</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_PWMSYNC_SHIFT))&amp;FTM_MODE_PWMSYNC_MASK)</span></div>
<div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24f1ea5d7afd4ec88404e4867303aae5"> 4332</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_MASK                    0x10u</span></div>
<div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab95eb2088da81d610805b949399d9bf9"> 4333</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_SHIFT                   4u</span></div>
<div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab00844ee8d3f30349b311fbe53a12408"> 4334</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_WIDTH                   1u</span></div>
<div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad2ef59eee2501fc7d2bcfac932daede0"> 4335</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_CAPTEST_SHIFT))&amp;FTM_MODE_CAPTEST_MASK)</span></div>
<div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a3aedea37d5334fda2212d1f1424ce4"> 4336</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_MASK                     0x60u</span></div>
<div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d6ed5f33ee34eccdb66956a0bc1224"> 4337</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_SHIFT                    5u</span></div>
<div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2df9efe12846ed2566d8b67761ca417d"> 4338</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_WIDTH                    2u</span></div>
<div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3a375ca71447009a74bac03c360772fc"> 4339</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTM_SHIFT))&amp;FTM_MODE_FAULTM_MASK)</span></div>
<div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5bf6d3a31e69bc7806947c4650afa90"> 4340</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_MASK                    0x80u</span></div>
<div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8de910f0297704ac0625948d59856d6"> 4341</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_SHIFT                   7u</span></div>
<div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ed35ad62bf035baa17b776a11b5aecb"> 4342</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_WIDTH                   1u</span></div>
<div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2a876ab66e622aeb4658ca30adaca33b"> 4343</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTIE_SHIFT))&amp;FTM_MODE_FAULTIE_MASK)</span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="comment">/* SYNC Bit Fields */</span></div>
<div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee5f107bf44191de4f5e747d4764e3ed"> 4345</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_MASK                     0x1u</span></div>
<div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacdc3ce84e897d0dd03b6ff7c483a6e4f"> 4346</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_SHIFT                    0u</span></div>
<div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40df424af3054a39a1cbdb11f6f7c023"> 4347</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_WIDTH                    1u</span></div>
<div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacd0a697aaca9db3fd73a07ff50ee1a18"> 4348</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_CNTMIN_SHIFT))&amp;FTM_SYNC_CNTMIN_MASK)</span></div>
<div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6aedee28d8bdb29e4f4a309e85ccdb0"> 4349</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_MASK                     0x2u</span></div>
<div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9a59cf6ab219dcb7f646d74e599ddb4"> 4350</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_SHIFT                    1u</span></div>
<div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga87d90f6efd3cb343951311c42ef673a3"> 4351</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_WIDTH                    1u</span></div>
<div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5d10d19229f1140a2ea23870f73c5b25"> 4352</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_CNTMAX_SHIFT))&amp;FTM_SYNC_CNTMAX_MASK)</span></div>
<div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafae9d365874a8b4adc13ccc1a3873b6a"> 4353</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_MASK                     0x4u</span></div>
<div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf3a51fedf11a10a6793f9df11ca77e87"> 4354</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_SHIFT                    2u</span></div>
<div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaadbf190212c034cd461c8cd6da3ff6fe"> 4355</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_WIDTH                    1u</span></div>
<div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3f33840e5b5c8ea5851b805b1c5d98ae"> 4356</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_REINIT_SHIFT))&amp;FTM_SYNC_REINIT_MASK)</span></div>
<div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1393ccaf9753328f3b3b65cf28f6804f"> 4357</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_MASK                    0x8u</span></div>
<div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9f4fbe85603aa455463585444e27dbb3"> 4358</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_SHIFT                   3u</span></div>
<div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaced9d9654f8c422ce8ff85830833f72"> 4359</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_WIDTH                   1u</span></div>
<div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7d2fe158c7a6785cd8b132fc154176d5"> 4360</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_SYNCHOM_SHIFT))&amp;FTM_SYNC_SYNCHOM_MASK)</span></div>
<div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5ee32a648ec1a88f07ea32b9a680684b"> 4361</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_MASK                      0x10u</span></div>
<div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b676aad473928dd52e5d757149ab445"> 4362</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_SHIFT                     4u</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1606fd2d0076263403d28cc885493725"> 4363</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_WIDTH                     1u</span></div>
<div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab914ce184537b725ca965a43260dc763"> 4364</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG0_SHIFT))&amp;FTM_SYNC_TRIG0_MASK)</span></div>
<div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2caa82ba7f028e7a696a8e02b7f87ac"> 4365</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_MASK                      0x20u</span></div>
<div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44401f020ce66143ee97582e21332fe9"> 4366</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_SHIFT                     5u</span></div>
<div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4a27fac3895daab648b51e57b7999321"> 4367</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_WIDTH                     1u</span></div>
<div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae28f0fc153bef42e0e9d6af54e2f49f4"> 4368</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG1_SHIFT))&amp;FTM_SYNC_TRIG1_MASK)</span></div>
<div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1b0377ca3de3fac73b014406084a05b"> 4369</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_MASK                      0x40u</span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd88ca49160a6fb4bb24f6ed57180b87"> 4370</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_SHIFT                     6u</span></div>
<div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ff9424a1248348bec4c1e7763bc4fbe"> 4371</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_WIDTH                     1u</span></div>
<div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5bc775c27460fc1f3026930c17bd0a6b"> 4372</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG2_SHIFT))&amp;FTM_SYNC_TRIG2_MASK)</span></div>
<div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa3cb833bf90ebaf61a187b421a956a30"> 4373</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_MASK                     0x80u</span></div>
<div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ff121b844150b34a80e0d43d851c7a1"> 4374</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_SHIFT                    7u</span></div>
<div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab498a8e4a280fa83bb9d3e7e42b0ce6"> 4375</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_WIDTH                    1u</span></div>
<div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56af969e0e68e4431ba29cb772e85ba2"> 4376</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_SWSYNC_SHIFT))&amp;FTM_SYNC_SWSYNC_MASK)</span></div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="comment">/* OUTINIT Bit Fields */</span></div>
<div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25049f81cfbb792f293e74d623d1a945"> 4378</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_MASK                   0x1u</span></div>
<div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3fdff5ede58f533fe4ecc296db939b4b"> 4379</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_SHIFT                  0u</span></div>
<div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga398383be273cf2a2e6755aa9be5b5b7c"> 4380</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaebfb8fc172b55262a970fe77944e1c03"> 4381</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH0OI_SHIFT))&amp;FTM_OUTINIT_CH0OI_MASK)</span></div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36d7ebc12c5244ef6852a0327113420e"> 4382</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_MASK                   0x2u</span></div>
<div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga419aab88bd101c374e1f1be56d122a35"> 4383</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_SHIFT                  1u</span></div>
<div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f4e66ee474cdf226638c26b1a28f6f4"> 4384</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad6099c0ab65334a948f914a7e5cccae0"> 4385</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH1OI_SHIFT))&amp;FTM_OUTINIT_CH1OI_MASK)</span></div>
<div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga06ffa599245bdf8bb3c19f45a11f96f4"> 4386</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_MASK                   0x4u</span></div>
<div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25aa50131bfe6d3c09b6508e718bb638"> 4387</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_SHIFT                  2u</span></div>
<div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6dade9a13b5f396f724003b9e9e48782"> 4388</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4578ad4e0cad369584285294765312f0"> 4389</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH2OI_SHIFT))&amp;FTM_OUTINIT_CH2OI_MASK)</span></div>
<div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa0b4f972bca3194e69fbe94021f3471"> 4390</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_MASK                   0x8u</span></div>
<div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga083d497bae99715e175c5e73e27d3313"> 4391</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_SHIFT                  3u</span></div>
<div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga540816c6e2b9406c14b0510690c1a6a1"> 4392</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacf7d7aefde7bb140c73e49e7c673eddc"> 4393</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH3OI_SHIFT))&amp;FTM_OUTINIT_CH3OI_MASK)</span></div>
<div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab451c20f7002deae668749b6a886ca84"> 4394</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_MASK                   0x10u</span></div>
<div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac61997ec656e9289b6b9b4a6df30b548"> 4395</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_SHIFT                  4u</span></div>
<div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaad24501ebe2983b88de1ec9f97c9f3bd"> 4396</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3a60980a2d15ad7bfae3621ed07cf4c6"> 4397</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH4OI_SHIFT))&amp;FTM_OUTINIT_CH4OI_MASK)</span></div>
<div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa0956e031b19115b7f91bf0138ef8dfe"> 4398</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_MASK                   0x20u</span></div>
<div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a284efce0663f9bde85b1efc1b1cfd3"> 4399</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_SHIFT                  5u</span></div>
<div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24b8908dc29823a8355324c38dc6a35b"> 4400</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1e0ee721d167458c7a6bd8d836cf5df"> 4401</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH5OI_SHIFT))&amp;FTM_OUTINIT_CH5OI_MASK)</span></div>
<div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4140f95c3774bb113eba65b099673d64"> 4402</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_MASK                   0x40u</span></div>
<div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1269df4b4b0084a0e722e688c98abe0"> 4403</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_SHIFT                  6u</span></div>
<div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4dd7c8e8740dcfbc1509efb65d72755"> 4404</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafe1f9a0b85e90b285d55f9a21b23dae3"> 4405</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH6OI_SHIFT))&amp;FTM_OUTINIT_CH6OI_MASK)</span></div>
<div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04c56da93774326348a87fb79211e421"> 4406</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_MASK                   0x80u</span></div>
<div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga717e3d932a491d96e6d729ff87e7c0dd"> 4407</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_SHIFT                  7u</span></div>
<div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58943354251acf1cbb858c0f7d59be9d"> 4408</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04f456db5f3dc96cd39d6ad6d5f0d476"> 4409</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH7OI_SHIFT))&amp;FTM_OUTINIT_CH7OI_MASK)</span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="comment">/* OUTMASK Bit Fields */</span></div>
<div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1ed080952e4ddf3947066d5d97b7920"> 4411</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_MASK                   0x1u</span></div>
<div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae1f8ee6cad97accdeef238387cd160c"> 4412</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_SHIFT                  0u</span></div>
<div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea440d33f698974e00f3e2ac4b96edfe"> 4413</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1ab38f06fb6c2e7f6b48d0e2ab9826ce"> 4414</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH0OM_SHIFT))&amp;FTM_OUTMASK_CH0OM_MASK)</span></div>
<div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaddee400c7d6e8dca5d318526d6e9cf0c"> 4415</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_MASK                   0x2u</span></div>
<div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga50e5211e18cdbae9c986b49e5ff919f8"> 4416</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_SHIFT                  1u</span></div>
<div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga18ca2e665381d9c95c33eacd774a6b6e"> 4417</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gace06d9f94aad53fc7cf2b0fb1fdd5351"> 4418</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH1OM_SHIFT))&amp;FTM_OUTMASK_CH1OM_MASK)</span></div>
<div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabcfafbb8acba84e561a6023f966991c8"> 4419</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_MASK                   0x4u</span></div>
<div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9dca78158dd0cbc591569935f052bab4"> 4420</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_SHIFT                  2u</span></div>
<div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5526d3cad360c2c6cc0d2caa16bb8d55"> 4421</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf27ec4e218dc3c687840716010b557ea"> 4422</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH2OM_SHIFT))&amp;FTM_OUTMASK_CH2OM_MASK)</span></div>
<div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6021cca5706f19ca601ca8d020c4903"> 4423</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_MASK                   0x8u</span></div>
<div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb20c19e85755256c8336c06d5602852"> 4424</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_SHIFT                  3u</span></div>
<div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10c51d576f55c092944e36cd7bbd65f0"> 4425</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf9ded71aba454c91c8333ef53c3ecdf8"> 4426</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH3OM_SHIFT))&amp;FTM_OUTMASK_CH3OM_MASK)</span></div>
<div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89efa7258ffb29d1477ca5d7dc9ae870"> 4427</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_MASK                   0x10u</span></div>
<div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb820bca5f610439c9259fcbf80a75d8"> 4428</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_SHIFT                  4u</span></div>
<div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b915c81c6699214e39b7a7ed4647992"> 4429</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35151edf1bdb1b7554c6027befe5506d"> 4430</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH4OM_SHIFT))&amp;FTM_OUTMASK_CH4OM_MASK)</span></div>
<div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36491b140fef946f30510e8028487986"> 4431</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_MASK                   0x20u</span></div>
<div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga788fa594e321e3c5ae5b0dea445caf4c"> 4432</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_SHIFT                  5u</span></div>
<div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gade600d6503f4b2156ba23a58c1fb3b3c"> 4433</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga60ee7572b0db04d6cdbdfafe94ff5397"> 4434</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH5OM_SHIFT))&amp;FTM_OUTMASK_CH5OM_MASK)</span></div>
<div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga015da8c828efae7c503a3a1d87c9007a"> 4435</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_MASK                   0x40u</span></div>
<div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c7e53365e176cea807c9d68ce0fb6ad"> 4436</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_SHIFT                  6u</span></div>
<div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf63ee97aaa1ba9e4139cc2c2171c566d"> 4437</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga20f4995bb334a23a7dc9467e28e28599"> 4438</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH6OM_SHIFT))&amp;FTM_OUTMASK_CH6OM_MASK)</span></div>
<div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf061026503672ed642b2d2f599afb98"> 4439</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_MASK                   0x80u</span></div>
<div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1b4dc666609c954526cc0f83bf18ce3"> 4440</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_SHIFT                  7u</span></div>
<div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb2ce642b04dc6417ed5a6b97f1f8714"> 4441</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga187bde42cfe632e8e06b7237df8fe4a2"> 4442</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH7OM_SHIFT))&amp;FTM_OUTMASK_CH7OM_MASK)</span></div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="comment">/* COMBINE Bit Fields */</span></div>
<div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf48cb997d418c07e063179fa8459c75a"> 4444</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_MASK                0x1u</span></div>
<div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabe1e557f9bbddbbe13beac964fa07c1f"> 4445</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_SHIFT               0u</span></div>
<div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f73c1d4c07b9c1625741768679c8ee4"> 4446</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_WIDTH               1u</span></div>
<div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaad8bfe5bf9022f0783e8a088c1c6a7b3"> 4447</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE0_SHIFT))&amp;FTM_COMBINE_COMBINE0_MASK)</span></div>
<div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ac7b3d3c5869c8c8af75bdc506e7c81"> 4448</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_MASK                   0x2u</span></div>
<div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26f836ae03a05f06608cefafb90082da"> 4449</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_SHIFT                  1u</span></div>
<div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a51b7e6d4e3305ddbd44f139f5502ce"> 4450</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_WIDTH                  1u</span></div>
<div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2b9a88ed85770e05c9f5290d6fd100ce"> 4451</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP0_SHIFT))&amp;FTM_COMBINE_COMP0_MASK)</span></div>
<div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga77c4a4aae8406f791ebfbc82ba85b584"> 4452</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_MASK                0x4u</span></div>
<div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e5b2330d62feae3345f42df20e7f169"> 4453</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_SHIFT               2u</span></div>
<div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae6118137e1e2ea499904242f0332c17"> 4454</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_WIDTH               1u</span></div>
<div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6a6d8568e82cd8426505c29e81bf3531"> 4455</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN0_SHIFT))&amp;FTM_COMBINE_DECAPEN0_MASK)</span></div>
<div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d79e8bd8bf1855adbe370ae1499d48d"> 4456</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_MASK                  0x8u</span></div>
<div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4bfcf4d8cf838ad852c50cf589fd3d95"> 4457</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_SHIFT                 3u</span></div>
<div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36df06deee158e999293054c85482267"> 4458</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_WIDTH                 1u</span></div>
<div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2b611564fdf7e9e598cd47bcdc9ccaa2"> 4459</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP0_SHIFT))&amp;FTM_COMBINE_DECAP0_MASK)</span></div>
<div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9722d2bdaba256dd90324aa6b199ee4f"> 4460</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_MASK                   0x10u</span></div>
<div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab1a185d98eb899fea411daf0386858a"> 4461</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_SHIFT                  4u</span></div>
<div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e002ae716570ae5eb5ce7b7343ecde9"> 4462</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_WIDTH                  1u</span></div>
<div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2ae0c5a8abb29f559d5d437c825b558c"> 4463</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN0_SHIFT))&amp;FTM_COMBINE_DTEN0_MASK)</span></div>
<div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd208921dc5f1d7dde730c67776bce8a"> 4464</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_MASK                 0x20u</span></div>
<div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab9eba65827e4b667e34b89f58640b960"> 4465</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_SHIFT                5u</span></div>
<div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga43a579f6107eb13b5ee6809882b5fe64"> 4466</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_WIDTH                1u</span></div>
<div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga49c81f503dd998d65d663fc5711bcde1"> 4467</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN0_SHIFT))&amp;FTM_COMBINE_SYNCEN0_MASK)</span></div>
<div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad373b84d922eba1365283a7ebb5d87f4"> 4468</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_MASK                0x40u</span></div>
<div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac0b55b271d7734489d9e53b0d2ad1a64"> 4469</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_SHIFT               6u</span></div>
<div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9dd6031665bf95be3e6b6c19b71f5d60"> 4470</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_WIDTH               1u</span></div>
<div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga78ae7ca0d0a626fbdac42447484d5f83"> 4471</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN0_SHIFT))&amp;FTM_COMBINE_FAULTEN0_MASK)</span></div>
<div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e977b8c0bf33e6faa7576358048bd4b"> 4472</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0_MASK               0x80u</span></div>
<div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga456132b82ce4c12ee4df814e97474d10"> 4473</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0_SHIFT              7u</span></div>
<div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1df83bcd700a96b70c9e73bdd71ef519"> 4474</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0_WIDTH              1u</span></div>
<div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa1635f0d0043199d26883ce2269259b5"> 4475</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE0_SHIFT))&amp;FTM_COMBINE_MCOMBINE0_MASK)</span></div>
<div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5378f59bc8234381865e973deb638b6f"> 4476</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_MASK                0x100u</span></div>
<div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf9a5abb2341af83a58d95ccb704d8a11"> 4477</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_SHIFT               8u</span></div>
<div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabed23511c73d07d0fe1325a30c610c93"> 4478</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_WIDTH               1u</span></div>
<div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae169625097a0d7e60bd9f256dcf54ac4"> 4479</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE1_SHIFT))&amp;FTM_COMBINE_COMBINE1_MASK)</span></div>
<div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24a8dd787f2e00cde644bf23a4c16123"> 4480</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_MASK                   0x200u</span></div>
<div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58bf0f457a2ce6f35ad0f75115bbcc90"> 4481</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_SHIFT                  9u</span></div>
<div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33ceb818603cfdd1de76a146334e9b4a"> 4482</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_WIDTH                  1u</span></div>
<div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaadf5a20156ab1cc1b7835ea63c5a3b45"> 4483</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP1_SHIFT))&amp;FTM_COMBINE_COMP1_MASK)</span></div>
<div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga75b422313fe76b13eb70022f15120d3f"> 4484</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_MASK                0x400u</span></div>
<div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6fa24cab05a8839e131ce86612a77330"> 4485</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_SHIFT               10u</span></div>
<div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f782f5b25b0cdf6254400c6a32408a1"> 4486</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_WIDTH               1u</span></div>
<div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9387b82c05c08ca09522e8a93920c589"> 4487</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN1_SHIFT))&amp;FTM_COMBINE_DECAPEN1_MASK)</span></div>
<div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdebd40c2860511d58ce7e15cf7a875"> 4488</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_MASK                  0x800u</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga888ebd3f18cacc007fa0cd2073cdca1d"> 4489</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_SHIFT                 11u</span></div>
<div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabbd69e1f42fbfb5d76975b3c69caf362"> 4490</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_WIDTH                 1u</span></div>
<div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e0bb621631c675eefa1c0f7484a0546"> 4491</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP1_SHIFT))&amp;FTM_COMBINE_DECAP1_MASK)</span></div>
<div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d461bde34f5c5fad944a58e61c3fb44"> 4492</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_MASK                   0x1000u</span></div>
<div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6a1bc35db122f0f887a50b1ac9157657"> 4493</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_SHIFT                  12u</span></div>
<div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacced57e95d7a0a1c33ad3658f33ba731"> 4494</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_WIDTH                  1u</span></div>
<div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6d0488c60c59ec97a28306f65cbcf77"> 4495</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN1_SHIFT))&amp;FTM_COMBINE_DTEN1_MASK)</span></div>
<div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad635d904007b2c80c096efe6f5a8c7c2"> 4496</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_MASK                 0x2000u</span></div>
<div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5190e8c0896bf03060b19eb8b4a0c524"> 4497</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_SHIFT                13u</span></div>
<div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5a45c156e894d311fb73d46636bb2fc"> 4498</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_WIDTH                1u</span></div>
<div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6901c806559e9b828d7ea818269f9c99"> 4499</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN1_SHIFT))&amp;FTM_COMBINE_SYNCEN1_MASK)</span></div>
<div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80468385e5f9888483457adac7de12f1"> 4500</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_MASK                0x4000u</span></div>
<div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf889dddf3bfe69e1fde16e5386ab5204"> 4501</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_SHIFT               14u</span></div>
<div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a464614703364b1cb1b1c9c338467ae"> 4502</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_WIDTH               1u</span></div>
<div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7c9b4bac0a931f74c54e9189ecdc9464"> 4503</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN1_SHIFT))&amp;FTM_COMBINE_FAULTEN1_MASK)</span></div>
<div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19c0cb85463bb67fd178932264198184"> 4504</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1_MASK               0x8000u</span></div>
<div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa2b9a1b27263126892e193fcf447e760"> 4505</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1_SHIFT              15u</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36196a2088aa996db48b8f1c153e46d2"> 4506</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1_WIDTH              1u</span></div>
<div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d6c13fdec8dec010851f7c15cc9efc5"> 4507</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE1_SHIFT))&amp;FTM_COMBINE_MCOMBINE1_MASK)</span></div>
<div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6def48c41b38acef5263e8d8f440901"> 4508</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_MASK                0x10000u</span></div>
<div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ec484c5c6125951d7528fe755040d09"> 4509</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_SHIFT               16u</span></div>
<div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaafeba941468a776f715830946c59194b"> 4510</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_WIDTH               1u</span></div>
<div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga65b9499bdfe02721cc6913111afd5f9d"> 4511</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE2_SHIFT))&amp;FTM_COMBINE_COMBINE2_MASK)</span></div>
<div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf15b9cb1ec9fce30f4442d387e6e6c11"> 4512</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_MASK                   0x20000u</span></div>
<div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f9c535470be4fce32ae6edc8a9fd54a"> 4513</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_SHIFT                  17u</span></div>
<div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2ce0d8156ef48ef44c0aeb57ac9f1c43"> 4514</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_WIDTH                  1u</span></div>
<div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7885ce4ea368fbb41a579a3f34516ecd"> 4515</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP2_SHIFT))&amp;FTM_COMBINE_COMP2_MASK)</span></div>
<div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38101c934966b16d7394e32a393a5adf"> 4516</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_MASK                0x40000u</span></div>
<div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga63c12c9b713d5078d861e14c2d34aea6"> 4517</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_SHIFT               18u</span></div>
<div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6172b3330367211375e793205c9a92f1"> 4518</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_WIDTH               1u</span></div>
<div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga265389ad8e1ba038d9d170536e45b4db"> 4519</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN2_SHIFT))&amp;FTM_COMBINE_DECAPEN2_MASK)</span></div>
<div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94d0092dd5448a53c187d23ab9f7c52a"> 4520</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_MASK                  0x80000u</span></div>
<div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga79322ba97c65c632a32e7cf7790286f9"> 4521</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_SHIFT                 19u</span></div>
<div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08210d83afc421e8f06895dc0ead7b46"> 4522</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_WIDTH                 1u</span></div>
<div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga421c943f3f46cce2db5339ec57b44d5e"> 4523</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP2_SHIFT))&amp;FTM_COMBINE_DECAP2_MASK)</span></div>
<div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd286edd7ecc4625be042f1583ea8a74"> 4524</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_MASK                   0x100000u</span></div>
<div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga46657f8744aea437178eb9de3a25b0ff"> 4525</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_SHIFT                  20u</span></div>
<div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbe0b2e3e2ffc6b111d2eabcf46b5956"> 4526</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_WIDTH                  1u</span></div>
<div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaad6d99970565c6183761fcb8cb875221"> 4527</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN2_SHIFT))&amp;FTM_COMBINE_DTEN2_MASK)</span></div>
<div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b171aec492022bb55593f6bfae038da"> 4528</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_MASK                 0x200000u</span></div>
<div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64914009d95ebee18e191655129c2c07"> 4529</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_SHIFT                21u</span></div>
<div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bbb8b03bc6d7757f68eed0e870afe99"> 4530</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_WIDTH                1u</span></div>
<div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d773fdcf871a6856286c3df79b16b03"> 4531</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN2_SHIFT))&amp;FTM_COMBINE_SYNCEN2_MASK)</span></div>
<div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad67706e653caa0da6a85514ebd5d2fc7"> 4532</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_MASK                0x400000u</span></div>
<div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35ee8ad9a6f4e07fa058735b7807e0a8"> 4533</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_SHIFT               22u</span></div>
<div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e9dc04596e913473ea80b7d07673e44"> 4534</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_WIDTH               1u</span></div>
<div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b774dfdd886f3979f1b32e82981fde3"> 4535</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN2_SHIFT))&amp;FTM_COMBINE_FAULTEN2_MASK)</span></div>
<div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga57c4615cc83521769d7bc7657d3ec25b"> 4536</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2_MASK               0x800000u</span></div>
<div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7aafedf71872b4fef557ee5425f29f57"> 4537</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2_SHIFT              23u</span></div>
<div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee9209339d61e8126daf5db749cb633b"> 4538</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2_WIDTH              1u</span></div>
<div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0064c17e416fde4ea06e5bf51100166e"> 4539</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE2_SHIFT))&amp;FTM_COMBINE_MCOMBINE2_MASK)</span></div>
<div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac97253f34364aee2a49e2ad8c470f46c"> 4540</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_MASK                0x1000000u</span></div>
<div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4d1e467f5f7a75c3c0f9f84819580e2"> 4541</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_SHIFT               24u</span></div>
<div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga47f055139d8da6661e758ed10df8d684"> 4542</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_WIDTH               1u</span></div>
<div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae028e135418d4a271492d531c3d67d25"> 4543</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE3_SHIFT))&amp;FTM_COMBINE_COMBINE3_MASK)</span></div>
<div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac7ae22ebae3b9dafb28376801cac4f9d"> 4544</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_MASK                   0x2000000u</span></div>
<div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ed13b0798dd080009e0e0843bab210f"> 4545</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_SHIFT                  25u</span></div>
<div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ad01254915f870ed76296434cd24a78"> 4546</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_WIDTH                  1u</span></div>
<div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae24de76109767d0bf9c9bb1783014857"> 4547</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP3_SHIFT))&amp;FTM_COMBINE_COMP3_MASK)</span></div>
<div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86ff21306cbdb626b711080b76d0366e"> 4548</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_MASK                0x4000000u</span></div>
<div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4e05420ade8e9776e65f1b2f054465a5"> 4549</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_SHIFT               26u</span></div>
<div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab043f5561fca67b5734aabf4101d268f"> 4550</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_WIDTH               1u</span></div>
<div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga30721c4bd67e28e80e9ee8168956e30f"> 4551</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN3_SHIFT))&amp;FTM_COMBINE_DECAPEN3_MASK)</span></div>
<div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9eed3afcff66166330a8ec14590a1808"> 4552</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_MASK                  0x8000000u</span></div>
<div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga691e558585a939559f4588bea64c099d"> 4553</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_SHIFT                 27u</span></div>
<div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf35135a9c05ef0652a5f4828f475c75d"> 4554</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_WIDTH                 1u</span></div>
<div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3405b44c7de65b4deaf4b528bf7b3c1e"> 4555</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP3_SHIFT))&amp;FTM_COMBINE_DECAP3_MASK)</span></div>
<div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga53beef0d6bd400f7d10dff07a8e95802"> 4556</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_MASK                   0x10000000u</span></div>
<div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0534a71643db31f180f6918d19ad3409"> 4557</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_SHIFT                  28u</span></div>
<div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga009cdf014c99f935c7e9acb7f62a0f0a"> 4558</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_WIDTH                  1u</span></div>
<div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeddbb5699a2a13c86f74ddf02b742fa0"> 4559</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN3_SHIFT))&amp;FTM_COMBINE_DTEN3_MASK)</span></div>
<div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e631b38ed9e6cbf3a3afa812db96c21"> 4560</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_MASK                 0x20000000u</span></div>
<div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga429ad5d8c1f8afa7450531c8c0d6421d"> 4561</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_SHIFT                29u</span></div>
<div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae5419075d8b22bf22a180d839c2bd993"> 4562</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_WIDTH                1u</span></div>
<div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafdf3ed5b33162e23a4eb86d94e36fa0a"> 4563</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN3_SHIFT))&amp;FTM_COMBINE_SYNCEN3_MASK)</span></div>
<div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2f56f45afa6694ded2489432d0be896f"> 4564</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_MASK                0x40000000u</span></div>
<div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85e6b9e11f73ef2ae12870399dbc99a6"> 4565</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_SHIFT               30u</span></div>
<div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga055202c84bbdda11f18b924d6a20eeda"> 4566</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_WIDTH               1u</span></div>
<div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1c5199d6f59fc298462329f11ab12e79"> 4567</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN3_SHIFT))&amp;FTM_COMBINE_FAULTEN3_MASK)</span></div>
<div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31175e3eb3b47c16fe737061e8f172d0"> 4568</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3_MASK               0x80000000u</span></div>
<div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f10b43f9b692cf044abeae820216e73"> 4569</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3_SHIFT              31u</span></div>
<div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8b1c434302c683eafe62ee5d3dc827f8"> 4570</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3_WIDTH              1u</span></div>
<div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafe61a612be625f60f20e37719c18eefa"> 4571</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE3_SHIFT))&amp;FTM_COMBINE_MCOMBINE3_MASK)</span></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="comment">/* DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdaa69c3721ec4a328fadcc00d4f4df"> 4573</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_MASK                  0x3Fu</span></div>
<div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40e02c81ec12ef23c0ce633feaf03d1a"> 4574</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_SHIFT                 0u</span></div>
<div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga231f1fe84efb1e8e6702b9d8f0fca2ed"> 4575</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_WIDTH                 6u</span></div>
<div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadcf360654b0896d8df246f658874a6d7"> 4576</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVAL_SHIFT))&amp;FTM_DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0402be742f84b93af5306ac6a61706f"> 4577</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_MASK                   0xC0u</span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa42cc1f2612186f882762059b910cd7a"> 4578</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_SHIFT                  6u</span></div>
<div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga71989c830616cf75b7d891254a1cb9b3"> 4579</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_WIDTH                  2u</span></div>
<div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e4c3d2e2eb82663dd9cc86b282c9e7a"> 4580</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTPS_SHIFT))&amp;FTM_DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6da053e86e1e2fbaafc952b39c4a9201"> 4581</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX_MASK                0xF0000u</span></div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34791fe82041a0776cd2afed40031b06"> 4582</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX_SHIFT               16u</span></div>
<div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabd2f595140d7b183230b979ac69001d4"> 4583</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX_WIDTH               4u</span></div>
<div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0776b9c8a0cc05eb730761b362eb59bf"> 4584</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVALEX_SHIFT))&amp;FTM_DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="comment">/* EXTTRIG Bit Fields */</span></div>
<div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga156b1af5902f975c8d6b667e77ce11da"> 4586</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_MASK                 0x1u</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bd01126a4e39a0ccf9446da55a86c53"> 4587</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_SHIFT                0u</span></div>
<div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga78f01238b3e7911f4ed0a1566d7ce69e"> 4588</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae37ebe0f9ee9289e151b5f7b84a427a0"> 4589</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH2TRIG_SHIFT))&amp;FTM_EXTTRIG_CH2TRIG_MASK)</span></div>
<div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeec1aec17cdbd9a74b521b085dee6bf2"> 4590</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_MASK                 0x2u</span></div>
<div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e1c577c8cb405f8e8b518445ca1139a"> 4591</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_SHIFT                1u</span></div>
<div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22c11798adc01ca69a2aab210fce3f1b"> 4592</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga844c67d89a87933b3663470b6a508169"> 4593</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH3TRIG_SHIFT))&amp;FTM_EXTTRIG_CH3TRIG_MASK)</span></div>
<div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf8bedf8c8979cb1fa16cb9b35c7a4399"> 4594</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_MASK                 0x4u</span></div>
<div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga314862acbbedef36aca6aaccd9b1ff74"> 4595</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_SHIFT                2u</span></div>
<div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga92716eed2f46adc5147c99c199508369"> 4596</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae9671e37521feb78fea050d55c2f32e7"> 4597</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH4TRIG_SHIFT))&amp;FTM_EXTTRIG_CH4TRIG_MASK)</span></div>
<div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26b412d681cbb61d30d2e9d25c906b66"> 4598</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_MASK                 0x8u</span></div>
<div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadb3658c9b3090cf71c98a986137a0295"> 4599</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_SHIFT                3u</span></div>
<div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga98bbc7e85ffcb4fc84feae19666029f5"> 4600</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ff7200379721a511f2e26b946654b8e"> 4601</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH5TRIG_SHIFT))&amp;FTM_EXTTRIG_CH5TRIG_MASK)</span></div>
<div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c677fe12d48d6f0c1b336df2aaff174"> 4602</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_MASK                 0x10u</span></div>
<div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2c365c7c86ae305f243cd065d9bb9202"> 4603</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_SHIFT                4u</span></div>
<div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga106eb4263554148968cc56d404b8b07e"> 4604</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae7568dca8775d6b910373adb91c9e914"> 4605</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH0TRIG_SHIFT))&amp;FTM_EXTTRIG_CH0TRIG_MASK)</span></div>
<div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5a26c6fcf0477c95760e13f68913b5de"> 4606</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_MASK                 0x20u</span></div>
<div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab622ad237cfc1d00f20b317d23bff1ca"> 4607</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_SHIFT                5u</span></div>
<div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3da2cbd92458b2157964794fdf5b6b20"> 4608</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56c766c825b745e6847018ba64dc91f3"> 4609</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH1TRIG_SHIFT))&amp;FTM_EXTTRIG_CH1TRIG_MASK)</span></div>
<div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga71d3ac60b3056f50c6d22c8e3b2701bb"> 4610</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_MASK              0x40u</span></div>
<div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga910785e872df234670a45cf1b00ad7c3"> 4611</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_SHIFT             6u</span></div>
<div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38de0018c24e8518c80318ba970bd25f"> 4612</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_WIDTH             1u</span></div>
<div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabc316f0e4595dc501ae6179c6561005a"> 4613</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_INITTRIGEN_SHIFT))&amp;FTM_EXTTRIG_INITTRIGEN_MASK)</span></div>
<div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6585f6c1888d29c05c5e8e3928d5a9e"> 4614</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_MASK                   0x80u</span></div>
<div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae63a7bcedd63575b31712675d31475a2"> 4615</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_SHIFT                  7u</span></div>
<div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga430401ea1e6a952d8a14354287476ced"> 4616</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_WIDTH                  1u</span></div>
<div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5a68d709459c94fde36ac52c606714c4"> 4617</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_TRIGF_SHIFT))&amp;FTM_EXTTRIG_TRIGF_MASK)</span></div>
<div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga50f6dd8c51ca1352d90b19e54507d6d6"> 4618</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG_MASK                 0x100u</span></div>
<div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafaaf18f3ecc2799faf01e14110752566"> 4619</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG_SHIFT                8u</span></div>
<div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaffa3cacfaf1414ab0ba8a9ebf0343b80"> 4620</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0d76a1fa3e507e34a81df5a1288fc45c"> 4621</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH6TRIG_SHIFT))&amp;FTM_EXTTRIG_CH6TRIG_MASK)</span></div>
<div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga083eab4b6222e998a23a2efb9fbaafc7"> 4622</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG_MASK                 0x200u</span></div>
<div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2a0704e1619c09adb7e6b44dd79f089"> 4623</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG_SHIFT                9u</span></div>
<div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2a2230020f49e5a0bf7cef65f2da78f8"> 4624</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabcdc8e68459507d2874df39c835fed55"> 4625</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH7TRIG_SHIFT))&amp;FTM_EXTTRIG_CH7TRIG_MASK)</span></div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="comment">/* POL Bit Fields */</span></div>
<div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ab70d13d9e83b5ae2beb7f5ba35dec3"> 4627</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_MASK                        0x1u</span></div>
<div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cd0fca223b478bedc823f61829aadf9"> 4628</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_SHIFT                       0u</span></div>
<div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2b1c86c162fde4aacbff2f49982759c4"> 4629</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_WIDTH                       1u</span></div>
<div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabcc674bab3ff276068eb7e68430b810b"> 4630</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL0_SHIFT))&amp;FTM_POL_POL0_MASK)</span></div>
<div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ba292d039aa88301d93652d34a1d120"> 4631</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_MASK                        0x2u</span></div>
<div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2e3af913f9d6e537df78c69259ee8f5"> 4632</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_SHIFT                       1u</span></div>
<div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf43501052cf6417b6df6f71a1af1d61a"> 4633</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_WIDTH                       1u</span></div>
<div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4c48678f7b13451f09d5988a31a5c66d"> 4634</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL1_SHIFT))&amp;FTM_POL_POL1_MASK)</span></div>
<div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa23bd3b9b514732a3c218eece18538ae"> 4635</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_MASK                        0x4u</span></div>
<div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad025805c22c3fad213b65fc3163b8301"> 4636</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_SHIFT                       2u</span></div>
<div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad017f16cbb5fb9b92a561e3fe773f59b"> 4637</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_WIDTH                       1u</span></div>
<div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga71eb7bffcb001e828d1631986141565f"> 4638</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL2_SHIFT))&amp;FTM_POL_POL2_MASK)</span></div>
<div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8480025e33197e19c6b356f2ff881b51"> 4639</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_MASK                        0x8u</span></div>
<div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga20265e52f72c57a978d53693190eaaf9"> 4640</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_SHIFT                       3u</span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga47e3c8aec2ee1cb26af56478144e28f0"> 4641</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_WIDTH                       1u</span></div>
<div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbc5d1d959a4cba21cdb71f04fee984a"> 4642</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL3_SHIFT))&amp;FTM_POL_POL3_MASK)</span></div>
<div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd5bf7f08c262fc7b3411d7b05ec46a5"> 4643</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_MASK                        0x10u</span></div>
<div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafcbd3138f872abb747b64a61525715d9"> 4644</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_SHIFT                       4u</span></div>
<div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6dbf6441d559055d31c733eacbb1472"> 4645</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_WIDTH                       1u</span></div>
<div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e2db295d92ea943b46b75eb3eb279f6"> 4646</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL4_SHIFT))&amp;FTM_POL_POL4_MASK)</span></div>
<div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1877e3ddc9ab240d32723fd31b1a005f"> 4647</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_MASK                        0x20u</span></div>
<div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29c577de8f547c4fcbf0e216da283506"> 4648</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_SHIFT                       5u</span></div>
<div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c415542cfddc3f69b158a5dbcc3f289"> 4649</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_WIDTH                       1u</span></div>
<div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96016dddbb680c95612518bdc5a143af"> 4650</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL5_SHIFT))&amp;FTM_POL_POL5_MASK)</span></div>
<div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab778a6b1c39fe5d83160fd541e2e16f1"> 4651</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_MASK                        0x40u</span></div>
<div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab7d21f5ccdc9ea65719558c2d7d768c0"> 4652</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_SHIFT                       6u</span></div>
<div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2346aa710c3478494b1fce992c2a2c33"> 4653</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_WIDTH                       1u</span></div>
<div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae4a3ae93ae9b2f3dbd24f0a7a5bfacb3"> 4654</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL6_SHIFT))&amp;FTM_POL_POL6_MASK)</span></div>
<div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4aff0a5a72685f3c9c2d926e3af4d294"> 4655</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_MASK                        0x80u</span></div>
<div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34d235f43f60cb7920f3e8dee7acf97e"> 4656</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_SHIFT                       7u</span></div>
<div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6a47b8615c04abb27da02230e4ba576a"> 4657</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_WIDTH                       1u</span></div>
<div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab7359dadc4c9cf3c1a36ad20aeb962cd"> 4658</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL7_SHIFT))&amp;FTM_POL_POL7_MASK)</span></div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="comment">/* FMS Bit Fields */</span></div>
<div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1699b8f872eda59831fad7c95580651a"> 4660</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_MASK                     0x1u</span></div>
<div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2cd34fbb93e6d00168bfa88dccad465a"> 4661</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_SHIFT                    0u</span></div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab20deba5ef54510a71cbd30d9786b942"> 4662</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_WIDTH                    1u</span></div>
<div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad8c6c416d29dd4795eaa3c2c272d603f"> 4663</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF0_SHIFT))&amp;FTM_FMS_FAULTF0_MASK)</span></div>
<div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0dc48ab655a11fe4121475cac3dc373d"> 4664</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_MASK                     0x2u</span></div>
<div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bf4b226af825d8e09e0fa2f617edd66"> 4665</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_SHIFT                    1u</span></div>
<div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacfa6471ece7d7807a4abdf89a07cde08"> 4666</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_WIDTH                    1u</span></div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacd30c152b6cc6d75a131345bd9c5a6d4"> 4667</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF1_SHIFT))&amp;FTM_FMS_FAULTF1_MASK)</span></div>
<div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga76fb2949ba41a73e6e8c1a3d65a37acf"> 4668</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_MASK                     0x4u</span></div>
<div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb61aa3f7e4a264827c43842a9613c7f"> 4669</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_SHIFT                    2u</span></div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5aed63e5982997be3fb4a8c9508cd617"> 4670</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_WIDTH                    1u</span></div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac172d8e595557a0fd6be49461eb87639"> 4671</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF2_SHIFT))&amp;FTM_FMS_FAULTF2_MASK)</span></div>
<div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga597e9b2d96d1816bb7353b2f5cb3d2b1"> 4672</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_MASK                     0x8u</span></div>
<div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga382e6be42b0f3b858d7b84eca9874ec0"> 4673</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_SHIFT                    3u</span></div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafab52c57ec180873767b273789f222c5"> 4674</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_WIDTH                    1u</span></div>
<div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6dc06eb7ec00e31f23e72c169c4b94c"> 4675</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF3_SHIFT))&amp;FTM_FMS_FAULTF3_MASK)</span></div>
<div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8dc6b10cac09f19a505e0e1f6348e2ff"> 4676</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_MASK                     0x20u</span></div>
<div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a46a22f36d059f68a8ac08aca8df377"> 4677</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_SHIFT                    5u</span></div>
<div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga934e3a74122e53a7291cca750427bd3f"> 4678</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_WIDTH                    1u</span></div>
<div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga993975f2d33eb89af88a010c5cd418f1"> 4679</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTIN_SHIFT))&amp;FTM_FMS_FAULTIN_MASK)</span></div>
<div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gada77d4d54efd09f61e02636d5e234f94"> 4680</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_MASK                        0x40u</span></div>
<div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad0b6b97c900f82f6127d5acd85b8f965"> 4681</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_SHIFT                       6u</span></div>
<div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaf9b0b7404d47c4a78f7a728658c219e"> 4682</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_WIDTH                       1u</span></div>
<div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga870f33940fd98a14662a49b0a7b15928"> 4683</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_WPEN_SHIFT))&amp;FTM_FMS_WPEN_MASK)</span></div>
<div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93fbf9b3017167d24d1f0c067bccb539"> 4684</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_MASK                      0x80u</span></div>
<div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ba4258421f814e99f498159df781d7"> 4685</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_SHIFT                     7u</span></div>
<div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad1065c7307fd28ec7221df3790b8dc4f"> 4686</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_WIDTH                     1u</span></div>
<div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac78696aa61f64de6b86e7b1a3141d214"> 4687</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF_SHIFT))&amp;FTM_FMS_FAULTF_MASK)</span></div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="comment">/* FILTER Bit Fields */</span></div>
<div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga021b2ed3cc7b79cda874ff49fbd0dd5a"> 4689</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_MASK                  0xFu</span></div>
<div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35f6890f59003ec058dbcc151ebc399c"> 4690</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_SHIFT                 0u</span></div>
<div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga774f1bfb03f06b7613850d9aca948fb2"> 4691</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_WIDTH                 4u</span></div>
<div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadc3c077e681f85811157cb396b0e3e36"> 4692</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH0FVAL_SHIFT))&amp;FTM_FILTER_CH0FVAL_MASK)</span></div>
<div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3c17178123eda4dedc1b20f4c6d331e"> 4693</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_MASK                  0xF0u</span></div>
<div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaed23e149091b6f6982050e2de4385584"> 4694</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_SHIFT                 4u</span></div>
<div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b0c4032786613586cadc5f49471e60c"> 4695</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_WIDTH                 4u</span></div>
<div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafde7f78c8e5aba0f5a7e17376350eac0"> 4696</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH1FVAL_SHIFT))&amp;FTM_FILTER_CH1FVAL_MASK)</span></div>
<div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33bec78729047fa99f4534d68d36f696"> 4697</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_MASK                  0xF00u</span></div>
<div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d2eef1684a2f4dbb28931408cf3248f"> 4698</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_SHIFT                 8u</span></div>
<div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab671d0e6cf79645a37e6ea71d9574272"> 4699</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_WIDTH                 4u</span></div>
<div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae251658b18243dba86b3230a55cde0ec"> 4700</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH2FVAL_SHIFT))&amp;FTM_FILTER_CH2FVAL_MASK)</span></div>
<div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadced1643670251bc672a6903b3cd7f29"> 4701</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_MASK                  0xF000u</span></div>
<div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga23a151bbeb877a2e2790071b9947bc30"> 4702</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_SHIFT                 12u</span></div>
<div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d55e5d5c9cb79ccf4ae1660ef019cb1"> 4703</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_WIDTH                 4u</span></div>
<div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab31c93f70f50170c0a6d8821aecf96ac"> 4704</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH3FVAL_SHIFT))&amp;FTM_FILTER_CH3FVAL_MASK)</span></div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="comment">/* FLTCTRL Bit Fields */</span></div>
<div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga55aa390cdac6997c93f7385ab41047ce"> 4706</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_MASK                0x1u</span></div>
<div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafa7b6c89e0fe43e698c029defe0c227e"> 4707</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_SHIFT               0u</span></div>
<div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad23d34e47bd49cd0bfeeaa282d1bdb9f"> 4708</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_WIDTH               1u</span></div>
<div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa4e80906b0c49204c6e340ee60f00925"> 4709</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT0EN_SHIFT))&amp;FTM_FLTCTRL_FAULT0EN_MASK)</span></div>
<div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad7d98277395370cf8e028048aa97d3c3"> 4710</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_MASK                0x2u</span></div>
<div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35e4d4e03c8a8bc735f9a816f85665e6"> 4711</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_SHIFT               1u</span></div>
<div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a592f62b03f51a82f405384d49265d6"> 4712</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_WIDTH               1u</span></div>
<div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga74a19712dce9681e274ae155c568872d"> 4713</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT1EN_SHIFT))&amp;FTM_FLTCTRL_FAULT1EN_MASK)</span></div>
<div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1e35c0281db74fb68969c15377596ea5"> 4714</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_MASK                0x4u</span></div>
<div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf41dd0966742f642b633ce812a13bfc7"> 4715</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_SHIFT               2u</span></div>
<div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3302ad1d0a2a9c38e14fc3b58aead051"> 4716</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_WIDTH               1u</span></div>
<div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8cd2d12737498920c257b391bdc667d6"> 4717</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT2EN_SHIFT))&amp;FTM_FLTCTRL_FAULT2EN_MASK)</span></div>
<div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b3b4ac103a4459ae5ef09d3d83a2352"> 4718</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_MASK                0x8u</span></div>
<div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19ffec80742795f21edc0cb15a74cff6"> 4719</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_SHIFT               3u</span></div>
<div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33557053f19c7135640f701821080dd9"> 4720</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_WIDTH               1u</span></div>
<div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga073c55e397b104f4d58986ed87080811"> 4721</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT3EN_SHIFT))&amp;FTM_FLTCTRL_FAULT3EN_MASK)</span></div>
<div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08d69ad3bf701debb5a53bfadbc7031d"> 4722</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_MASK                0x10u</span></div>
<div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae70106a7899ed40bc3d6252a1826e0eb"> 4723</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_SHIFT               4u</span></div>
<div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga00b01d9ad65c03ea641a8591422503c2"> 4724</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_WIDTH               1u</span></div>
<div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4e0de06ec24e3d5f27a4a4234e7260be"> 4725</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR0EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR0EN_MASK)</span></div>
<div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f14665d0a31ab1137dc4988671225a2"> 4726</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_MASK                0x20u</span></div>
<div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa027617739dc7dbcc2f709d42941257e"> 4727</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_SHIFT               5u</span></div>
<div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga642ee6cc1d14cd785aa786ac0b67b2be"> 4728</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_WIDTH               1u</span></div>
<div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae5897774b6955421146ad24cb96e6c2a"> 4729</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR1EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR1EN_MASK)</span></div>
<div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf2c71dfc0e67908acb3818cdb38f7097"> 4730</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_MASK                0x40u</span></div>
<div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga74a686a0b3a50cc05515e7948446722e"> 4731</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_SHIFT               6u</span></div>
<div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gade03b3592e0bdd50949e2526795ae9b5"> 4732</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_WIDTH               1u</span></div>
<div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga74378f3377fee081dd66f738de7544b6"> 4733</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR2EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR2EN_MASK)</span></div>
<div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2c942a53916267eea52d5eaa1fd9db0"> 4734</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_MASK                0x80u</span></div>
<div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03854a8ffab858afd4a9594b185faead"> 4735</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_SHIFT               7u</span></div>
<div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5569c70ef0ed853ef50737d5330d2019"> 4736</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_WIDTH               1u</span></div>
<div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa728fcb11960b7f359660e3a8bc68749"> 4737</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR3EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR3EN_MASK)</span></div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca5b1d8eaedb1a55c4cc3be2d17ac80d"> 4738</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_MASK                   0xF00u</span></div>
<div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae69c26ba52bfb04edf52ec6574af426e"> 4739</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_SHIFT                  8u</span></div>
<div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31e3a2be11e62d43474615c61b32de6e"> 4740</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_WIDTH                  4u</span></div>
<div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga451622deece1d10900d70037e439bbd4"> 4741</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFVAL_SHIFT))&amp;FTM_FLTCTRL_FFVAL_MASK)</span></div>
<div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34c56765e54483bc8bd06f147ba3c294"> 4742</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE_MASK                  0x8000u</span></div>
<div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7b27e754bfae53040306be1d7f347e73"> 4743</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE_SHIFT                 15u</span></div>
<div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac230ab8de786b7241a0206fce81e801c"> 4744</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE_WIDTH                 1u</span></div>
<div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7c82062c65aefb05e49de43c1aa84d45"> 4745</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FSTATE_SHIFT))&amp;FTM_FLTCTRL_FSTATE_MASK)</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="comment">/* QDCTRL Bit Fields */</span></div>
<div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga130e81d72e324d2e47e6613071606c4c"> 4747</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_MASK                   0x1u</span></div>
<div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae39df93f832b0d790301964418e74938"> 4748</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_SHIFT                  0u</span></div>
<div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga28df4334b45707cc4b9431f5f00ccb7b"> 4749</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_WIDTH                  1u</span></div>
<div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5a4acaff11c59cf1a0dac203ccd28c33"> 4750</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADEN_SHIFT))&amp;FTM_QDCTRL_QUADEN_MASK)</span></div>
<div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0bab5d224dd3ac34bd2c827f96c60b14"> 4751</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_MASK                   0x2u</span></div>
<div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d666900b5d312877cc343dbc58969b0"> 4752</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_SHIFT                  1u</span></div>
<div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga27bea36c211d45a39fd10bcdf4add156"> 4753</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_WIDTH                  1u</span></div>
<div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86423c765798816e1bd3f1f50b54fb1d"> 4754</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_TOFDIR_SHIFT))&amp;FTM_QDCTRL_TOFDIR_MASK)</span></div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6c87f5278eaf7f6c4121ec5a3b316a5"> 4755</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_MASK                   0x4u</span></div>
<div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31c6ba1b172d97e71ecd42ce6a8978ed"> 4756</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_SHIFT                  2u</span></div>
<div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga512a3e68d703802747100586f89c3453"> 4757</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_WIDTH                  1u</span></div>
<div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga354555a542ef46781367650b3e1f2563"> 4758</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADIR_SHIFT))&amp;FTM_QDCTRL_QUADIR_MASK)</span></div>
<div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaee693e052290f94ba226027a39f3bbd"> 4759</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_MASK                 0x8u</span></div>
<div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga70e29e6856263443f9415464e8c88d35"> 4760</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_SHIFT                3u</span></div>
<div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad652fdf604c1f0b4e63cfef9e16d76fa"> 4761</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_WIDTH                1u</span></div>
<div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c03caa9fb0f7b5712e4472c44c230e0"> 4762</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADMODE_SHIFT))&amp;FTM_QDCTRL_QUADMODE_MASK)</span></div>
<div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58a390751189f10795710f0726e42685"> 4763</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_MASK                   0x10u</span></div>
<div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd01650a0aa5dc97f5a738b70654944e"> 4764</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_SHIFT                  4u</span></div>
<div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga79d5342597c0182c675a0cc63791e2fb"> 4765</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_WIDTH                  1u</span></div>
<div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0009189c096487d71471048db269a818"> 4766</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHBPOL_SHIFT))&amp;FTM_QDCTRL_PHBPOL_MASK)</span></div>
<div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab8076d97d00af4a3e87a542af63bf45a"> 4767</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_MASK                   0x20u</span></div>
<div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22621810bf1d949ef10f337e826a6649"> 4768</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_SHIFT                  5u</span></div>
<div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8190074e0afce11c551ac185e529ed7a"> 4769</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_WIDTH                  1u</span></div>
<div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa1893685515db947afe088abc34672c5"> 4770</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHAPOL_SHIFT))&amp;FTM_QDCTRL_PHAPOL_MASK)</span></div>
<div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5458826b9d2a62a17c2fca3c13fd45c5"> 4771</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_MASK                0x40u</span></div>
<div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6681fd1dc7277fba2da13be8c2a46e7"> 4772</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_SHIFT               6u</span></div>
<div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ce337b4bcba847f1cc35c92e54d9f74"> 4773</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_WIDTH               1u</span></div>
<div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaef4e5ac4ce42f9a427027d183a05eb81"> 4774</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHBFLTREN_SHIFT))&amp;FTM_QDCTRL_PHBFLTREN_MASK)</span></div>
<div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1284593b1a9c13205dbbbf5647659049"> 4775</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_MASK                0x80u</span></div>
<div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d2e6d6756632fdfe6efced044320d48"> 4776</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_SHIFT               7u</span></div>
<div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a028771b1a1242bb49a0381f47d6ff7"> 4777</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_WIDTH               1u</span></div>
<div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad6cb6545b0feed3f20b16990895731bb"> 4778</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHAFLTREN_SHIFT))&amp;FTM_QDCTRL_PHAFLTREN_MASK)</span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div>
<div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbbf6c7950b7b5fcb75d6bfe6625ddaa"> 4780</a></span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ_MASK                       0x1Fu</span></div>
<div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10b68371cf4a96c96053cea4452994ed"> 4781</a></span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ_SHIFT                      0u</span></div>
<div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabe3f608800e839b1abac11dcc6d9450d"> 4782</a></span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ_WIDTH                      5u</span></div>
<div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga48df3f94fb673cfa283a5934c02f6415"> 4783</a></span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_LDFQ_SHIFT))&amp;FTM_CONF_LDFQ_MASK)</span></div>
<div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga832712efda712d40d626989b691a0647"> 4784</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_MASK                    0xC0u</span></div>
<div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb37f407e308d688a6bcb6a50d67730f"> 4785</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_SHIFT                   6u</span></div>
<div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93123bd277cff17595f9244ae077498f"> 4786</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_WIDTH                   2u</span></div>
<div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf4c032546c266702a6869971234a2a5"> 4787</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_BDMMODE_SHIFT))&amp;FTM_CONF_BDMMODE_MASK)</span></div>
<div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2ab518e33ed4bcb533a022f469c62994"> 4788</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_MASK                     0x200u</span></div>
<div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08e28bc089eeea68a240bb8e716172d8"> 4789</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_SHIFT                    9u</span></div>
<div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga110b2b924c9aebdbf0c5bf0adfed23f7"> 4790</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_WIDTH                    1u</span></div>
<div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad8f54b3797d90cb115e2323cd3e2be44"> 4791</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_GTBEEN_SHIFT))&amp;FTM_CONF_GTBEEN_MASK)</span></div>
<div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga172965c1d295c0edcc7454a96bc03430"> 4792</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_MASK                    0x400u</span></div>
<div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab3cdb8493cf40ad27cd27b513fc618ec"> 4793</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_SHIFT                   10u</span></div>
<div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa97d727c89535ba6b8b16c4a2cb3249b"> 4794</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_WIDTH                   1u</span></div>
<div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36dfabfae33dab5645c910d5cb26b89f"> 4795</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_GTBEOUT_SHIFT))&amp;FTM_CONF_GTBEOUT_MASK)</span></div>
<div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ef787c40f28c2049d2bd7c3b2b2d36"> 4796</a></span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR_MASK                     0x800u</span></div>
<div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga14aaa2f1c1a2a0e7c98ca5b881a10c84"> 4797</a></span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR_SHIFT                    11u</span></div>
<div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab99a9678bb6f1f9445d2d521e4074733"> 4798</a></span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR_WIDTH                    1u</span></div>
<div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga805f60838dcaa2ec19422d9436eaf7c1"> 4799</a></span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_ITRIGR_SHIFT))&amp;FTM_CONF_ITRIGR_MASK)</span></div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="comment">/* FLTPOL Bit Fields */</span></div>
<div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac9a93adce89d23693d4895ea49c95fb0"> 4801</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_MASK                  0x1u</span></div>
<div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaced2a4f6b0cfb4d3f76b81ed36f56188"> 4802</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_SHIFT                 0u</span></div>
<div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2d7f973fe6dffc43b2698b0b18e159ff"> 4803</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_WIDTH                 1u</span></div>
<div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac66b51d538c9fe425f59af7712582816"> 4804</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT0POL_SHIFT))&amp;FTM_FLTPOL_FLT0POL_MASK)</span></div>
<div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7b2fdfe55a6efb22cd8df8b071cac7c"> 4805</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_MASK                  0x2u</span></div>
<div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b9e4e91e33926535a3b8f981f3058d6"> 4806</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_SHIFT                 1u</span></div>
<div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9eac424a738573adcabdbf06540b6a2"> 4807</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_WIDTH                 1u</span></div>
<div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd0261767dda480ad594cc295ee4ee4c"> 4808</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT1POL_SHIFT))&amp;FTM_FLTPOL_FLT1POL_MASK)</span></div>
<div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0810edda6aa6e4a53808b33db2049072"> 4809</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_MASK                  0x4u</span></div>
<div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf4358730058b9bf99f5e8cfde4bd482"> 4810</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_SHIFT                 2u</span></div>
<div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7095b3661442a450313b41961fd55eb2"> 4811</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_WIDTH                 1u</span></div>
<div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabad2507bd32852a8481ace2d4200e7d"> 4812</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT2POL_SHIFT))&amp;FTM_FLTPOL_FLT2POL_MASK)</span></div>
<div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56880809c7351258a92bf4f55b1b43d0"> 4813</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_MASK                  0x8u</span></div>
<div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5b8746ad3ae33f546df51f36e833b44"> 4814</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_SHIFT                 3u</span></div>
<div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4afe6b76012627a454bffc6e076a852d"> 4815</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_WIDTH                 1u</span></div>
<div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafe4ac6fc28383951720d096426cddf37"> 4816</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT3POL_SHIFT))&amp;FTM_FLTPOL_FLT3POL_MASK)</span></div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="comment">/* SYNCONF Bit Fields */</span></div>
<div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga60729d222bbb0fe4e36011bd682f4f82"> 4818</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_MASK              0x1u</span></div>
<div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf56e2a17c8f817aa682fb4ad72873d74"> 4819</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_SHIFT             0u</span></div>
<div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga14cde742e183ccb662bf9a83e6c907c9"> 4820</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_WIDTH             1u</span></div>
<div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga980803615fa80d4fef2b720eccfb7ee2"> 4821</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWTRIGMODE_SHIFT))&amp;FTM_SYNCONF_HWTRIGMODE_MASK)</span></div>
<div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafeaceffaaecca1ef7e96a19e21e974fb"> 4822</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_MASK                  0x4u</span></div>
<div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44117438734ea92c0ec67dc7be294074"> 4823</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_SHIFT                 2u</span></div>
<div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93c216ea1b2c776834d19a04bd277386"> 4824</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_WIDTH                 1u</span></div>
<div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaf004c2f5b2d25527155b75eae4b4bf7"> 4825</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_CNTINC_SHIFT))&amp;FTM_SYNCONF_CNTINC_MASK)</span></div>
<div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64738e805ee6dc280986acc586530f28"> 4826</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_MASK                    0x10u</span></div>
<div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cd40ba39f488383a2fb0f456182fd69"> 4827</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_SHIFT                   4u</span></div>
<div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16d797f44de89012f35b342bb2db249e"> 4828</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_WIDTH                   1u</span></div>
<div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga354428d3ad579ce93c42870506cccf9e"> 4829</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_INVC_SHIFT))&amp;FTM_SYNCONF_INVC_MASK)</span></div>
<div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4be17e62a2b566e56f1fb8e1b6277637"> 4830</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_MASK                    0x20u</span></div>
<div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga526c746783f0693a0a3ceb20e439ca26"> 4831</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_SHIFT                   5u</span></div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga75133ba785701b7dd5cab647aad1c6e5"> 4832</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_WIDTH                   1u</span></div>
<div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa2adafd6ddd2d746d33a7cfe89c973cf"> 4833</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWOC_SHIFT))&amp;FTM_SYNCONF_SWOC_MASK)</span></div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89a0f9556ea7950d3e283bebb64ab41a"> 4834</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_MASK                0x80u</span></div>
<div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa8a4896f4e71a168309874a5523cadfc"> 4835</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_SHIFT               7u</span></div>
<div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga659b73954c2b2605447f4e0b621b7f35"> 4836</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_WIDTH               1u</span></div>
<div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga453523891c26fc7baf071e2288875c06"> 4837</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SYNCMODE_SHIFT))&amp;FTM_SYNCONF_SYNCMODE_MASK)</span></div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca64a162094a826217a4e11ddc06a818"> 4838</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_MASK                0x100u</span></div>
<div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab661d595985aee2b904c0aeae79125c0"> 4839</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_SHIFT               8u</span></div>
<div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga52a384541fdfe4b83e324e5ec41958f8"> 4840</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_WIDTH               1u</span></div>
<div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7db7b075a28745960847edf73ac43186"> 4841</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWRSTCNT_SHIFT))&amp;FTM_SYNCONF_SWRSTCNT_MASK)</span></div>
<div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36811ec448ab628c5157dabf3c62381e"> 4842</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_MASK                 0x200u</span></div>
<div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e637f85f9c1208956b53b41549e7d87"> 4843</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_SHIFT                9u</span></div>
<div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga364d4a14a5c44aea238af95634e4ba58"> 4844</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_WIDTH                1u</span></div>
<div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9fabd8bddd5afa952a072df1c4ea0611"> 4845</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWWRBUF_SHIFT))&amp;FTM_SYNCONF_SWWRBUF_MASK)</span></div>
<div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83a5f269c2d4504f783db9f73465447c"> 4846</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_MASK                    0x400u</span></div>
<div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e240c4c97396948369a13ec27c0f038"> 4847</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_SHIFT                   10u</span></div>
<div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d6d36bc3c8892ced0384881266060af"> 4848</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_WIDTH                   1u</span></div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf391dbab0fd7ffd0c95f86ac18352c8f"> 4849</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWOM_SHIFT))&amp;FTM_SYNCONF_SWOM_MASK)</span></div>
<div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b91d1ec9cfd8e992734eab0b764fa50"> 4850</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_MASK                  0x800u</span></div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b9db3f75907123978450cf63605621b"> 4851</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_SHIFT                 11u</span></div>
<div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3c25844847d274278ecd32c572c99d6"> 4852</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_WIDTH                 1u</span></div>
<div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4abf26fbfcb318f8c5fa97e75a7e9d34"> 4853</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWINVC_SHIFT))&amp;FTM_SYNCONF_SWINVC_MASK)</span></div>
<div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33a4f7326defaab9414315649e467ff5"> 4854</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_MASK                   0x1000u</span></div>
<div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabae406b076dd71660d85bef42d47fb1"> 4855</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_SHIFT                  12u</span></div>
<div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga971d9f60bffee8e1532d8aaa06240bc4"> 4856</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_WIDTH                  1u</span></div>
<div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga990b584f24f8998919151c374d4001d3"> 4857</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWSOC_SHIFT))&amp;FTM_SYNCONF_SWSOC_MASK)</span></div>
<div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea9636cc8049be6d3d952dc343d34185"> 4858</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_MASK                0x10000u</span></div>
<div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0f2be27abcc3ae202f10bb3d27a4dc7"> 4859</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_SHIFT               16u</span></div>
<div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga90cabdb1f0f802eb6d409a8d2dc8b76d"> 4860</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_WIDTH               1u</span></div>
<div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga69852124145732c019693ca05be0de24"> 4861</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWRSTCNT_SHIFT))&amp;FTM_SYNCONF_HWRSTCNT_MASK)</span></div>
<div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6191e61768074435e48f3e3d07076d0f"> 4862</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_MASK                 0x20000u</span></div>
<div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadad6b0aa720155c8c4b689e63a86466a"> 4863</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_SHIFT                17u</span></div>
<div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3961481a2accc4b0208ba4cea697d1e8"> 4864</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_WIDTH                1u</span></div>
<div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab9a5aeed900d0cda38176ae9c1235270"> 4865</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWWRBUF_SHIFT))&amp;FTM_SYNCONF_HWWRBUF_MASK)</span></div>
<div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4c190aeac6b3ca490b9a693350c6ec6"> 4866</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_MASK                    0x40000u</span></div>
<div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d72753d3b6dee9b83125cfba66b52a"> 4867</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_SHIFT                   18u</span></div>
<div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1260b946c02a488b8f295f31ef7ef13"> 4868</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_WIDTH                   1u</span></div>
<div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e80f24649914f7d1f4dd7f6d4021ac5"> 4869</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWOM_SHIFT))&amp;FTM_SYNCONF_HWOM_MASK)</span></div>
<div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga84bc991db330a6933bc0a3b89ed8b85f"> 4870</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_MASK                  0x80000u</span></div>
<div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae14e244f2072efc59ef7919e4675a988"> 4871</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_SHIFT                 19u</span></div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae29bfb8077a396a4abd5c0e465816184"> 4872</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_WIDTH                 1u</span></div>
<div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a0cd931beb6270421a3274e6c15d024"> 4873</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWINVC_SHIFT))&amp;FTM_SYNCONF_HWINVC_MASK)</span></div>
<div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga87dd113da8487aa3082d39baeb54874d"> 4874</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_MASK                   0x100000u</span></div>
<div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1732b95468145109564e4fa367dfc2a8"> 4875</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_SHIFT                  20u</span></div>
<div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9743863e0f247bac05154c88fc44b433"> 4876</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_WIDTH                  1u</span></div>
<div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaded009e8589d4cf8791fefbf70a7d3a6"> 4877</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWSOC_SHIFT))&amp;FTM_SYNCONF_HWSOC_MASK)</span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="comment">/* INVCTRL Bit Fields */</span></div>
<div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29b0b3d76d82f4c673556bd71b97ee9d"> 4879</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_MASK                  0x1u</span></div>
<div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15a13f74f3f9db42b9be7ce492976fef"> 4880</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_SHIFT                 0u</span></div>
<div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad398a2b87c7b51e2139828f3c77cc61c"> 4881</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_WIDTH                 1u</span></div>
<div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafc964ffc000d2bb1d1cf8e295e98b085"> 4882</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV0EN_SHIFT))&amp;FTM_INVCTRL_INV0EN_MASK)</span></div>
<div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa85e1e86e9cc91e49e68c33a91d5194"> 4883</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_MASK                  0x2u</span></div>
<div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d544c535dc1c3710f37e5ed3f0e6acc"> 4884</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_SHIFT                 1u</span></div>
<div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga48447c1fde81de706fa7273c81ab86bd"> 4885</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_WIDTH                 1u</span></div>
<div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5474bdc6e8cd8b1747508701e871b86b"> 4886</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV1EN_SHIFT))&amp;FTM_INVCTRL_INV1EN_MASK)</span></div>
<div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga529f3c3f58ca2c039fee08830dfe3a8a"> 4887</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_MASK                  0x4u</span></div>
<div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf304b51f57fe6a028674e4de62558868"> 4888</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_SHIFT                 2u</span></div>
<div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35c01605c67b485a1dfd0b0bfaad322e"> 4889</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_WIDTH                 1u</span></div>
<div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4b5246fd7146aba5b261bc5adb29cbee"> 4890</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV2EN_SHIFT))&amp;FTM_INVCTRL_INV2EN_MASK)</span></div>
<div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f9f536afb4e0b9b5041f35b51dc0008"> 4891</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_MASK                  0x8u</span></div>
<div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeaa778d3ec63bd86c6a5e840eebfcbe7"> 4892</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_SHIFT                 3u</span></div>
<div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac661d09c16f345c46c9cf7e9fb9b2231"> 4893</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_WIDTH                 1u</span></div>
<div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae7733259e4f5d6ac2321a5a6076ec5c9"> 4894</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV3EN_SHIFT))&amp;FTM_INVCTRL_INV3EN_MASK)</span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="comment">/* SWOCTRL Bit Fields */</span></div>
<div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d6ba2b311aaea0d8857a2eff1a79f9b"> 4896</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_MASK                   0x1u</span></div>
<div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a9c262029f5302d089e536c8c44b499"> 4897</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_SHIFT                  0u</span></div>
<div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7b80a20beb530e39cc2a1f7306ee79b4"> 4898</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3d8e92ab30695b1725182e913ba42194"> 4899</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH0OC_SHIFT))&amp;FTM_SWOCTRL_CH0OC_MASK)</span></div>
<div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab033c2350b9eb73407eea7d5be5902bc"> 4900</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_MASK                   0x2u</span></div>
<div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d92f8443196bd3f816110707c70355"> 4901</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_SHIFT                  1u</span></div>
<div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga37c7c1d69b16a3713cad18f5999666e3"> 4902</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f363957852ee7d09d7c20cc591bf650"> 4903</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH1OC_SHIFT))&amp;FTM_SWOCTRL_CH1OC_MASK)</span></div>
<div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafb399bfe91227e3c1ef409df4f3296b9"> 4904</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_MASK                   0x4u</span></div>
<div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabafc3c919320572e1474319804e13958"> 4905</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_SHIFT                  2u</span></div>
<div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7826dd370bc362a8c8eed4dfce2b425a"> 4906</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga82ac014831ced2a44f8de052da26a210"> 4907</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH2OC_SHIFT))&amp;FTM_SWOCTRL_CH2OC_MASK)</span></div>
<div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga67e490e5fc532feaba50ac976a8ba91c"> 4908</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_MASK                   0x8u</span></div>
<div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1520a6f7f9d94248c38bb2b2a6fdd068"> 4909</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_SHIFT                  3u</span></div>
<div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3c079ac3027e42be4fff256ef3b59ca"> 4910</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8bc9106129cf7a0cbdfe574230a5d9bd"> 4911</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH3OC_SHIFT))&amp;FTM_SWOCTRL_CH3OC_MASK)</span></div>
<div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e7d553c823d031e23a2ca14cef77ed4"> 4912</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_MASK                   0x10u</span></div>
<div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf60fd436bae3cc28d58bdef99ce082c9"> 4913</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_SHIFT                  4u</span></div>
<div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae978cca03018140837742a21188322a5"> 4914</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa982a31cd65e35c20903355ed1753bd9"> 4915</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH4OC_SHIFT))&amp;FTM_SWOCTRL_CH4OC_MASK)</span></div>
<div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1c11baa172a252f899b39e8c96f8c213"> 4916</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_MASK                   0x20u</span></div>
<div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10aa816fdf5d6c7759f2343e74dab618"> 4917</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_SHIFT                  5u</span></div>
<div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4fd6b202943f477f9c8299db19576093"> 4918</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7d96cc40800b549e0398eb719ba02e62"> 4919</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH5OC_SHIFT))&amp;FTM_SWOCTRL_CH5OC_MASK)</span></div>
<div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae50b63621d0f71b3bc8b19f0fd851815"> 4920</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_MASK                   0x40u</span></div>
<div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6440cb11055e9d43b210a2186beff55f"> 4921</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_SHIFT                  6u</span></div>
<div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cb1fbb854313f2dea12d01549f27add"> 4922</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacf690d66598b95142bb428765992f31e"> 4923</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH6OC_SHIFT))&amp;FTM_SWOCTRL_CH6OC_MASK)</span></div>
<div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad27d690f6ab9c6c159c25ca2375a25a4"> 4924</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_MASK                   0x80u</span></div>
<div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae136ec9e72708b9da0aec24219804269"> 4925</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_SHIFT                  7u</span></div>
<div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaec345b3d7920b435b3129d20afb1b7d3"> 4926</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8f89306f8e323f36a591d5db87b92cfc"> 4927</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH7OC_SHIFT))&amp;FTM_SWOCTRL_CH7OC_MASK)</span></div>
<div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83766e89cee45d6c03318d8031258d17"> 4928</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_MASK                  0x100u</span></div>
<div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa2983e96c36fff64f21bf488473f902d"> 4929</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_SHIFT                 8u</span></div>
<div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33ffacb038a73d5fe6566307890820ea"> 4930</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d529eb79ff0b1808d88697ee994e221"> 4931</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH0OCV_SHIFT))&amp;FTM_SWOCTRL_CH0OCV_MASK)</span></div>
<div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab32bd89d8a7fe488b8bdbbfc753a05aa"> 4932</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_MASK                  0x200u</span></div>
<div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga277368cadfcfb45d0f011cfa5bba13c5"> 4933</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_SHIFT                 9u</span></div>
<div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3f832896117657b6d97b070b0942167d"> 4934</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3984b7a854ed303d7550ae96d4316796"> 4935</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH1OCV_SHIFT))&amp;FTM_SWOCTRL_CH1OCV_MASK)</span></div>
<div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa48e37bd5004ccb2bce43692fa0c1a80"> 4936</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_MASK                  0x400u</span></div>
<div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga000183d4ecd255b5497ec73ea76f5cbc"> 4937</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_SHIFT                 10u</span></div>
<div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa1ea2b2445acce4b1d6c3cf5559463e0"> 4938</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf455ae0512c4031ded08ed1bdeab44d6"> 4939</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH2OCV_SHIFT))&amp;FTM_SWOCTRL_CH2OCV_MASK)</span></div>
<div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba02b117cc313564b3f2d67aa238a3ef"> 4940</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_MASK                  0x800u</span></div>
<div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf19ff618a9c962801b0aba2036e48ec8"> 4941</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_SHIFT                 11u</span></div>
<div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaed23a2adcdd59f7eb50480d7eb51e735"> 4942</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad8ed0cb53d35e476506af9fdce279abf"> 4943</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH3OCV_SHIFT))&amp;FTM_SWOCTRL_CH3OCV_MASK)</span></div>
<div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cc982d14b624ca50169e1c98d02e4ff"> 4944</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_MASK                  0x1000u</span></div>
<div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38757966eb256ada3ab6800fdde3574f"> 4945</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_SHIFT                 12u</span></div>
<div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac34196409ad5d66dbb5f2b1a0c489888"> 4946</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5ef22590ea85f248b1996c0db2446802"> 4947</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH4OCV_SHIFT))&amp;FTM_SWOCTRL_CH4OCV_MASK)</span></div>
<div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15f2f2e7d6753053cffd4cd6a2de90e5"> 4948</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_MASK                  0x2000u</span></div>
<div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae269ab2d5353429a637b5ec4fabd55d8"> 4949</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_SHIFT                 13u</span></div>
<div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga330cb7a5f473f6533de53e398e540243"> 4950</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0d89ecf63cada9601812760242672e0a"> 4951</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH5OCV_SHIFT))&amp;FTM_SWOCTRL_CH5OCV_MASK)</span></div>
<div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3b9f11da0d8d83fba974c4aaba2dac8a"> 4952</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_MASK                  0x4000u</span></div>
<div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f2de43ea7c9508165b8829009f2171f"> 4953</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_SHIFT                 14u</span></div>
<div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ed2acf8bd91f80f59895c6d3dd1c760"> 4954</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae800f396ff7e95bdecb6813e1f8a191e"> 4955</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH6OCV_SHIFT))&amp;FTM_SWOCTRL_CH6OCV_MASK)</span></div>
<div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb2705f6572eaf6bcf1f868c8f70f6c2"> 4956</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_MASK                  0x8000u</span></div>
<div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6319ffea29243485dcc140b0ef64002c"> 4957</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_SHIFT                 15u</span></div>
<div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf68f2142a31d21a8b293d08ea712c233"> 4958</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga544fa820dc8cb7a990cec35c72c3554b"> 4959</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH7OCV_SHIFT))&amp;FTM_SWOCTRL_CH7OCV_MASK)</span></div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="comment">/* PWMLOAD Bit Fields */</span></div>
<div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3aed163f12371474717169636b2d9620"> 4961</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_MASK                  0x1u</span></div>
<div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02d773d77ba9c505275e876cd180cd79"> 4962</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_SHIFT                 0u</span></div>
<div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22be80dac15fca015b08cd2a4cbf6367"> 4963</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0150736e18e914da8c327f3b5a4f2401"> 4964</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH0SEL_SHIFT))&amp;FTM_PWMLOAD_CH0SEL_MASK)</span></div>
<div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01a9bbb1d2eca61c95255992a5a13e19"> 4965</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_MASK                  0x2u</span></div>
<div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae4943b2c121fcb66763b08960f09bff4"> 4966</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_SHIFT                 1u</span></div>
<div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga21c5c60c5afd9e2be6e0e4b3586b89bb"> 4967</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3ebb9665f850655a0ba06b048d1c638e"> 4968</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH1SEL_SHIFT))&amp;FTM_PWMLOAD_CH1SEL_MASK)</span></div>
<div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabd7f8ac1fa597d6b97b85926ae9e6fec"> 4969</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_MASK                  0x4u</span></div>
<div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga477fae93760ebabafd41a6be108c41a1"> 4970</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_SHIFT                 2u</span></div>
<div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7cfd2a1f43f5ef5e941bb26800fafacb"> 4971</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b97e59b8a3da208f35a2e2927a4618a"> 4972</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH2SEL_SHIFT))&amp;FTM_PWMLOAD_CH2SEL_MASK)</span></div>
<div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbe9716a0b6c45b6e509f4060145ecc0"> 4973</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_MASK                  0x8u</span></div>
<div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2af1a060bebe8e48c468cce81a2364d8"> 4974</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_SHIFT                 3u</span></div>
<div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94560af93efa0b2f1a48eddcbedb7d0e"> 4975</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5ac3cdcc5319c190a922e5b51c15106e"> 4976</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH3SEL_SHIFT))&amp;FTM_PWMLOAD_CH3SEL_MASK)</span></div>
<div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c780b58f08500bc357b62c904dc1c97"> 4977</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_MASK                  0x10u</span></div>
<div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafdff910b7b4bc4961ef1852efddacbb5"> 4978</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_SHIFT                 4u</span></div>
<div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab48350d856d877418e4f40975a7a1284"> 4979</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac10fcbc8f631dcf4de9635c2aacb43a3"> 4980</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH4SEL_SHIFT))&amp;FTM_PWMLOAD_CH4SEL_MASK)</span></div>
<div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b66f571d4fb653183ca2b59bcfeebce"> 4981</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_MASK                  0x20u</span></div>
<div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac43e037a7c4b7b7d32dc52b11914d97f"> 4982</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_SHIFT                 5u</span></div>
<div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaac25c99c62547a82d7e2d1b78f280112"> 4983</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad64a243694bd04af7b8028f6b9e21ed8"> 4984</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH5SEL_SHIFT))&amp;FTM_PWMLOAD_CH5SEL_MASK)</span></div>
<div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaefdd87aac092c115ca16834df416a021"> 4985</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_MASK                  0x40u</span></div>
<div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga750eddbdde44f9f3a1a49cb8db15b7de"> 4986</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_SHIFT                 6u</span></div>
<div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab972c37542ae4dc4c1191dac8c71e505"> 4987</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae251d4b6d8cd55c1661980415984eb09"> 4988</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH6SEL_SHIFT))&amp;FTM_PWMLOAD_CH6SEL_MASK)</span></div>
<div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03933ee150a126784b19dde95dd28cc9"> 4989</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_MASK                  0x80u</span></div>
<div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ca23b88e7443efc46331367ccb6484"> 4990</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_SHIFT                 7u</span></div>
<div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0789af84b3e98f9f5a92ede99e9af07f"> 4991</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6f1dee92a8c9ca305c6d728c0e00148"> 4992</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH7SEL_SHIFT))&amp;FTM_PWMLOAD_CH7SEL_MASK)</span></div>
<div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa4ada754ee94d1e1fdba484aaf3a0e4e"> 4993</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL_MASK                   0x100u</span></div>
<div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad30effcfff232bcc00d92f17ad5748ec"> 4994</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL_SHIFT                  8u</span></div>
<div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga624b155b1d2fe75b8e8b6d052db53fc4"> 4995</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL_WIDTH                  1u</span></div>
<div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadfe3a955695408d749297af5854268d3"> 4996</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_HCSEL_SHIFT))&amp;FTM_PWMLOAD_HCSEL_MASK)</span></div>
<div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3e984a537814ee8e4130be4e822671d4"> 4997</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_MASK                    0x200u</span></div>
<div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga17e018e9c7812e93d45434bd8db18634"> 4998</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_SHIFT                   9u</span></div>
<div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga986439d030e8400f34f022677b6fe73f"> 4999</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_WIDTH                   1u</span></div>
<div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33b9ea5636a8a58d0d69b639d87813fa"> 5000</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_LDOK_SHIFT))&amp;FTM_PWMLOAD_LDOK_MASK)</span></div>
<div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa36285eb7c8b173be6c3887cc83fd3e1"> 5001</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN_MASK                    0x400u</span></div>
<div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf8850a34813ce8a1b5eae348ce970533"> 5002</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN_SHIFT                   10u</span></div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac12fe78a937845e4fe56da5378bb3a4b"> 5003</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN_WIDTH                   1u</span></div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f19f61cefdbc98c7a459f806f186487"> 5004</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_GLEN_SHIFT))&amp;FTM_PWMLOAD_GLEN_MASK)</span></div>
<div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a52aa69a10035a3f4c4b2f1ff6d0696"> 5005</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK_MASK                   0x800u</span></div>
<div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4cbfd2f3da34815366728b3554932c12"> 5006</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK_SHIFT                  11u</span></div>
<div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaec1be96eb081fdc16254aad6ff1196b0"> 5007</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK_WIDTH                  1u</span></div>
<div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga445d9c7eb27be99625501a5d746053e7"> 5008</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_GLDOK_SHIFT))&amp;FTM_PWMLOAD_GLDOK_MASK)</span></div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="comment">/* HCR Bit Fields */</span></div>
<div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c6efb6f45cd95f451eca080dfd394fc"> 5010</a></span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1ba2dbba30eaaa0b4062df703fdc7198"> 5011</a></span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL_SHIFT                      0u</span></div>
<div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabc0e7bac5b686b9e2258be544f0ef808"> 5012</a></span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL_WIDTH                      16u</span></div>
<div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga588c292e5dcffb64797d4a74945805b1"> 5013</a></span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_HCR_HCVAL_SHIFT))&amp;FTM_HCR_HCVAL_MASK)</span></div>
<div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="comment">/* PAIR0DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad255ccc3c28ec3ddf9b618c5e396dab8"> 5015</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL_MASK             0x3Fu</span></div>
<div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c977feae8d820822ac28ea9f13b039b"> 5016</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL_SHIFT            0u</span></div>
<div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb78b686bb8c3de5e12f08dd34e95c55"> 5017</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL_WIDTH            6u</span></div>
<div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba1021aad1174cf661ab34f4903f6516"> 5018</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR0DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR0DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga380e26dfc27a3d50ab7c96ec41c405c6"> 5019</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS_MASK              0xC0u</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16e19aa171809501e73557c8da40005c"> 5020</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS_SHIFT             6u</span></div>
<div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6cf5ad07a491ccdb554beebb5c05389"> 5021</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS_WIDTH             2u</span></div>
<div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa6a6cdca8cbfc23eb27102db60046710"> 5022</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR0DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR0DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga57cc9d67d4edef1d879c3d3b80efd3de"> 5023</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX_MASK           0xF0000u</span></div>
<div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33d694235208616462e1b26db4eda40c"> 5024</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX_SHIFT          16u</span></div>
<div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae6bcf6aafaf02c1b48168690887de29"> 5025</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX_WIDTH          4u</span></div>
<div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c4dd1e473b78a1da814558c100ba9ca"> 5026</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR0DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR0DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="comment">/* PAIR1DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7d84d858b01ae70a90d84f7257122fa6"> 5028</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL_MASK             0x3Fu</span></div>
<div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaac93826b602a9a9d2cd914552dad2388"> 5029</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL_SHIFT            0u</span></div>
<div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga654fef808f99e9ab6bba9a6c6678ea86"> 5030</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL_WIDTH            6u</span></div>
<div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0e940c78775099f216c0ae6412e6b5fa"> 5031</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR1DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR1DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga173e046b24949603c2eba21514ffc30e"> 5032</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS_MASK              0xC0u</span></div>
<div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf58f2ffefcab018b993394390e323d77"> 5033</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS_SHIFT             6u</span></div>
<div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad615a074f14a23d869ce3d82d9dd6887"> 5034</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS_WIDTH             2u</span></div>
<div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca77b238f31ccb876fddb5e0159b4689"> 5035</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR1DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR1DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf96dac3c0de444ac929b79e4a7cf32bb"> 5036</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX_MASK           0xF0000u</span></div>
<div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga996bb2b6dfd157ef2b73be5ffd93e051"> 5037</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX_SHIFT          16u</span></div>
<div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85146f760139c193afb1bd9954806f50"> 5038</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX_WIDTH          4u</span></div>
<div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaedfa4fa8140bf8ecfe93bbcec3770cb9"> 5039</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR1DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR1DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="comment">/* PAIR2DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac175d7a84e597c7a573895865cfe9530"> 5041</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL_MASK             0x3Fu</span></div>
<div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a7dbe201d57839ad44db873762bb668"> 5042</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL_SHIFT            0u</span></div>
<div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gade79156c2588eb48e6c6b6477ea01c2e"> 5043</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL_WIDTH            6u</span></div>
<div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5dec9977d4a372b559a347a8dd76d6f1"> 5044</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR2DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR2DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae498774df89b8df09d41e43dd5fef29b"> 5045</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS_MASK              0xC0u</span></div>
<div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15ce1a3847794ee88e20103723f897fc"> 5046</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS_SHIFT             6u</span></div>
<div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1979cf8ebe5e35f5569a5c8ce38f25bd"> 5047</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS_WIDTH             2u</span></div>
<div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga548d6be7271d667c622c07a00b049747"> 5048</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR2DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR2DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga21518faace21f3294468f1c311316272"> 5049</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX_MASK           0xF0000u</span></div>
<div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga18d99097664223cad857d54087f83192"> 5050</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX_SHIFT          16u</span></div>
<div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3ac06e4a4cc74879a9265c7cb1461773"> 5051</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX_WIDTH          4u</span></div>
<div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7bf7128e0808c0615623d8aea670d6ba"> 5052</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR2DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR2DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="comment">/* PAIR3DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga090fb95e9aef006ccc8e89b6b73cd219"> 5054</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL_MASK             0x3Fu</span></div>
<div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6ca6fe2dd7faf07c7e19742461d71143"> 5055</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL_SHIFT            0u</span></div>
<div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38f83484095ce13f72f7a8d7c8de165f"> 5056</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL_WIDTH            6u</span></div>
<div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1274516e08b712ae8a0845ceb3307455"> 5057</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR3DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR3DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga95a13c299fc6c3959ced2dc415920f16"> 5058</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS_MASK              0xC0u</span></div>
<div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga18ece40a6a5380327b14103e66d13bca"> 5059</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS_SHIFT             6u</span></div>
<div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga32e21fb32018016c67b39a29991ea479"> 5060</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS_WIDTH             2u</span></div>
<div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a94afae078b42b282861e1788a186a6"> 5061</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR3DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR3DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1e375613662804e2ade8d4eba038d564"> 5062</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX_MASK           0xF0000u</span></div>
<div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5219d246bbb8029ae192f70c248b0805"> 5063</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX_SHIFT          16u</span></div>
<div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacf3aa9354b2ff15ce1985efb1a046acd"> 5064</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX_WIDTH          4u</span></div>
<div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7579b82c8d45fa8f75f2fbb228b3ec54"> 5065</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR3DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR3DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="comment">/* MOD_MIRROR Bit Fields */</span></div>
<div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8581391fdf54c858db2b11c9b418daab"> 5067</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD_MASK              0xF800u</span></div>
<div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9786e93d1503fc9ee82980d534fd8d7"> 5068</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD_SHIFT             11u</span></div>
<div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f7dd2af38834549fa1b75dc5208d422"> 5069</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD_WIDTH             5u</span></div>
<div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6e08bb761ac84e4271030c74d4575c4f"> 5070</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MIRROR_FRACMOD_SHIFT))&amp;FTM_MOD_MIRROR_FRACMOD_MASK)</span></div>
<div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga698986e283e2fce1f9d21b39e5ee4985"> 5071</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD_MASK                  0xFFFF0000u</span></div>
<div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3543f19ced3470481b4fe28fa82c63d2"> 5072</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD_SHIFT                 16u</span></div>
<div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8591f06c33c6431c59a4e6e3b17205f1"> 5073</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD_WIDTH                 16u</span></div>
<div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafefeafc40bf320fce01965b4a6eb737e"> 5074</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MIRROR_MOD_SHIFT))&amp;FTM_MOD_MIRROR_MOD_MASK)</span></div>
<div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="comment">/* CV_MIRROR Bit Fields */</span></div>
<div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85b51bf5aebc63e1a5fd20d23365b24c"> 5076</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL_MASK               0xF800u</span></div>
<div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga634848abb8ee192dd06da9ce2c4007b3"> 5077</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL_SHIFT              11u</span></div>
<div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad5f4dcfbee5cda0355b198830d7996ce"> 5078</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL_WIDTH              5u</span></div>
<div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga898c8c1bcb50f02e4d358fdbb4557af8"> 5079</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CV_MIRROR_FRACVAL_SHIFT))&amp;FTM_CV_MIRROR_FRACVAL_MASK)</span></div>
<div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga57b07ea5449fcca86a5bcde5e5d8e471"> 5080</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6708e238b833c0c746b4812e7ea86fc6"> 5081</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL_SHIFT                  16u</span></div>
<div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga98be454b371c001f61e2fa9dd03f555f"> 5082</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL_WIDTH                  16u</span></div>
<div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa0555d8cef52b1d4d6536336794cfb6e"> 5083</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CV_MIRROR_VAL_SHIFT))&amp;FTM_CV_MIRROR_VAL_MASK)</span></div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160; <span class="comment">/* end of group FTM_Register_Masks */</span></div>
<div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;</div>
<div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160; <span class="comment">/* end of group FTM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;</div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;</div>
<div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;</div>
<div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html"> 5108</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a34ead9d1eb23a56b698ea046670da368"> 5109</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#a34ead9d1eb23a56b698ea046670da368">PDOR</a>;                              </div>
<div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a49a71f1fb4805f84ae1df8c48d8afbae"> 5110</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a49a71f1fb4805f84ae1df8c48d8afbae">PSOR</a>;                              </div>
<div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a113cb783795e730a044833ea9df8eaee"> 5111</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a113cb783795e730a044833ea9df8eaee">PCOR</a>;                              </div>
<div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a7b6f9246fec0a4929df72de23aa96fa4"> 5112</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a7b6f9246fec0a4929df72de23aa96fa4">PTOR</a>;                              </div>
<div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a91451b20f8f32132ea1bd405eb63d52f"> 5113</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a91451b20f8f32132ea1bd405eb63d52f">PDIR</a>;                              </div>
<div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a90de35a6bef172e4e96f009c2e752d59"> 5114</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#a90de35a6bef172e4e96f009c2e752d59">PDDR</a>;                              </div>
<div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ae9f2438f496cf350ea0883d1886336b5"> 5115</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#ae9f2438f496cf350ea0883d1886336b5">PIDR</a>;                              </div>
<div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;} <a class="code" href="struct_g_p_i_o___type.html">GPIO_Type</a>, *<a class="code" href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a>;</div>
<div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;</div>
<div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaab5fea80a9feb6f057d97a5026436d09"> 5119</a></span>&#160;<span class="preprocessor">#define GPIO_INSTANCE_COUNT                      (5u)</span></div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;</div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;</div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga6e3037b53880ddd4072d88ed493e6581"> 5124</a></span>&#160;<span class="preprocessor">#define PTA_BASE                                 (0x400FF000u)</span></div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;</div>
<div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga953adcb40e14085a9ffd1aa0ae40084b"> 5126</a></span>&#160;<span class="preprocessor">#define PTA                                      ((GPIO_Type *)PTA_BASE)</span></div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;</div>
<div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga8cd67de0ed62c0fe8395cc6e40af2451"> 5128</a></span>&#160;<span class="preprocessor">#define PTB_BASE                                 (0x400FF040u)</span></div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;</div>
<div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gab245b794143f5d4aea6d1a5336b8b33e"> 5130</a></span>&#160;<span class="preprocessor">#define PTB                                      ((GPIO_Type *)PTB_BASE)</span></div>
<div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;</div>
<div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gafee763d072e472e36b335f8944b5de96"> 5132</a></span>&#160;<span class="preprocessor">#define PTC_BASE                                 (0x400FF080u)</span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;</div>
<div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7deefa3e1c7e45e4ccb31a8117bc181f"> 5134</a></span>&#160;<span class="preprocessor">#define PTC                                      ((GPIO_Type *)PTC_BASE)</span></div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;</div>
<div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaa002f1a0c5f963f8d162916b91e21bf0"> 5136</a></span>&#160;<span class="preprocessor">#define PTD_BASE                                 (0x400FF0C0u)</span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;</div>
<div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gacee2910b398755be94f612b243052efe"> 5138</a></span>&#160;<span class="preprocessor">#define PTD                                      ((GPIO_Type *)PTD_BASE)</span></div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;</div>
<div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaac65442c7407ccb219eea68a45c2bdc6"> 5140</a></span>&#160;<span class="preprocessor">#define PTE_BASE                                 (0x400FF100u)</span></div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;</div>
<div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga074482d761e5bcd022a14aa7b8c294d7"> 5142</a></span>&#160;<span class="preprocessor">#define PTE                                      ((GPIO_Type *)PTE_BASE)</span></div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;</div>
<div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7f97513de5235b3600dc07bf327fe315"> 5144</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_ADDRS                          { PTA_BASE, PTB_BASE, PTC_BASE, PTD_BASE, PTE_BASE }</span></div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;</div>
<div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 5146</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { PTA, PTB, PTC, PTD, PTE }</span></div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;</div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;</div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div>
<div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gafd2a8274691295293b3cabfe86089801"> 5158</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga495b5f1e63de863534ce0c5f25f137ab"> 5159</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0u</span></div>
<div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga7dcc3c999fc1581a1abd170be6671b66"> 5160</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_WIDTH                      32u</span></div>
<div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga79d6ac6995e51c108cc38b287e688f0d"> 5161</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div>
<div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div>
<div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa8a48e38ef70ff1ba3bbcbf31b891da4"> 5163</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5a962b85e07477e26afe639c7ca478cb"> 5164</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0u</span></div>
<div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga37bfb99494469858ed3d6966fcd3efc3"> 5165</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_WIDTH                     32u</span></div>
<div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gafea75a81df86bdc27b57b045f71a7866"> 5166</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div>
<div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga0b8378768ee61ea2c685a1687c90fa03"> 5168</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5c9203b830cbd86cd8d0189872b5c772"> 5169</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0u</span></div>
<div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga56ff73b92dd4960635f00775acadb98d"> 5170</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_WIDTH                     32u</span></div>
<div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga3435ac6150be0f65562e575f41463272"> 5171</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div>
<div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa75953b5d9d23bdaa6c24232e1a52680"> 5173</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga70e5442b3a119665aafb9e6e5b48bbd5"> 5174</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0u</span></div>
<div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga9bbc03b8c68684123b1c5ecf54047881"> 5175</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_WIDTH                     32u</span></div>
<div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gad89d527b4c87f933192b313f79f96438"> 5176</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div>
<div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacb7c8cc976937906c8e803811a7fbb68"> 5178</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga99fd9212dd769bb1964a28a864c6c741"> 5179</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0u</span></div>
<div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga90a8226d4951b43432a5a0709ee5cb24"> 5180</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_WIDTH                      32u</span></div>
<div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga51ee39b660f7d6b95d1348601346dd0d"> 5181</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div>
<div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga67567a60f48d2bfb5584cd8de8936788"> 5183</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacdd12c96f7650759c90a98bb606bd776"> 5184</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0u</span></div>
<div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gab220d23aa328c445f6fbc3f5085135bc"> 5185</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_WIDTH                      32u</span></div>
<div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa61392b4895082b114fe3d251998069d"> 5186</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div>
<div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="comment">/* PIDR Bit Fields */</span></div>
<div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga7def35f5eba09937a9453b17efcf4907"> 5188</a></span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5756b546e12b2e835111e41423cd915a"> 5189</a></span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID_SHIFT                      0u</span></div>
<div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga1d6a8a0b1d83d1ffae429ffc672799e1"> 5190</a></span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID_WIDTH                      32u</span></div>
<div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga87b332a58e8368818d3349e2fcadabb9"> 5191</a></span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PIDR_PID_SHIFT))&amp;GPIO_PIDR_PID_MASK)</span></div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div>
<div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;</div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160; <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;</div>
<div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;</div>
<div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="comment">   -- LMEM Peripheral Access Layer</span></div>
<div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;</div>
<div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html"> 5216</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a90f33eb6da269173d8cc1dcb98d4ff16"> 5217</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#a90f33eb6da269173d8cc1dcb98d4ff16">PCCCR</a>;                             </div>
<div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a1ba5d9486fab9ae2173dfde98e38f26f"> 5218</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#a1ba5d9486fab9ae2173dfde98e38f26f">PCCLCR</a>;                            </div>
<div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a6a3774fec4111f1e335f3ad6d74d228c"> 5219</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#a6a3774fec4111f1e335f3ad6d74d228c">PCCSAR</a>;                            </div>
<div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a05fbb5c6fc05358ca44fa27f9d64e08d"> 5220</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#a05fbb5c6fc05358ca44fa27f9d64e08d">PCCCVR</a>;                            </div>
<div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a4398e5001fa061061fe95e2ceef7a31a"> 5221</a></span>&#160;       uint8_t RESERVED_0[16];</div>
<div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#ad6d33bf603c8d5c029ed4db88c587d7a"> 5222</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#ad6d33bf603c8d5c029ed4db88c587d7a">PCCRMR</a>;                            </div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;} <a class="code" href="struct_l_m_e_m___type.html">LMEM_Type</a>, *<a class="code" href="group___l_m_e_m___peripheral___access___layer.html#ga92fd54d165d5085bb6d5dcb0018eeda5">LMEM_MemMapPtr</a>;</div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;</div>
<div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga5754cccbb7b708271aa3c1f2a17bd073"> 5226</a></span>&#160;<span class="preprocessor">#define LMEM_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;</div>
<div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;</div>
<div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="comment">/* LMEM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga02925350368b2cbce92627fedbb5f54a"> 5231</a></span>&#160;<span class="preprocessor">#define LMEM_BASE                                (0xE0082000u)</span></div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;</div>
<div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#gac267c48c85a2abdfef2df74cf09dbf02"> 5233</a></span>&#160;<span class="preprocessor">#define LMEM                                     ((LMEM_Type *)LMEM_BASE)</span></div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;</div>
<div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga645a7ada901b0b60c6db5e35bf279474"> 5235</a></span>&#160;<span class="preprocessor">#define LMEM_BASE_ADDRS                          { LMEM_BASE }</span></div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;</div>
<div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga3b8cec218a8a57a762a94905faf149b4"> 5237</a></span>&#160;<span class="preprocessor">#define LMEM_BASE_PTRS                           { LMEM }</span></div>
<div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;</div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="comment">   -- LMEM Register Masks</span></div>
<div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;</div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="comment">/* PCCCR Bit Fields */</span></div>
<div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga47e05c9467999292addb0bb22bf010eb"> 5249</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_MASK                  0x1u</span></div>
<div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga82db54483659442eb030dc064dbd6fa6"> 5250</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_SHIFT                 0u</span></div>
<div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaefc8bf31bfab5d844a5b5cc9cd021616"> 5251</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_WIDTH                 1u</span></div>
<div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gacd5610a86be98e451b4900afd459077a"> 5252</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_ENCACHE_SHIFT))&amp;LMEM_PCCCR_ENCACHE_MASK)</span></div>
<div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa35050629c4af3fdc843f430d0ccac25"> 5253</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2_MASK                    0x4u</span></div>
<div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga4fa35f3e582f6265732480ecdc4e1cb2"> 5254</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2_SHIFT                   2u</span></div>
<div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga55fafe8a97e89546d8be8daa70a8cd3a"> 5255</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2_WIDTH                   1u</span></div>
<div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5ca950daf380753245baf29383162c1c"> 5256</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PCCR2_SHIFT))&amp;LMEM_PCCCR_PCCR2_MASK)</span></div>
<div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga76222d64ae831bffa48675f43b4f5785"> 5257</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3_MASK                    0x8u</span></div>
<div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga34ace5f663b75bb0cd8e6788a7cc1397"> 5258</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3_SHIFT                   3u</span></div>
<div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaefd33faaed0859cb3b4f4dd66c2ad928"> 5259</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3_WIDTH                   1u</span></div>
<div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadbd7ef30b95f8812a9a120a6120b9050"> 5260</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PCCR3_SHIFT))&amp;LMEM_PCCCR_PCCR3_MASK)</span></div>
<div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0be513272f5e22997c2edf3c3523af34"> 5261</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_MASK                    0x1000000u</span></div>
<div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga18cb36b72f592f87eae5232c92b88851"> 5262</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_SHIFT                   24u</span></div>
<div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3c632003b680b9df834bf30fb22e503b"> 5263</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_WIDTH                   1u</span></div>
<div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga9e4e3ba54ad86e86101e78b7c8e4d71d"> 5264</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_INVW0_SHIFT))&amp;LMEM_PCCCR_INVW0_MASK)</span></div>
<div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3a45a5230e0c045021f45b42a4772180"> 5265</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_MASK                   0x2000000u</span></div>
<div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa8e17282f7b4ad84d915b18a12f8516c"> 5266</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_SHIFT                  25u</span></div>
<div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga70a4601dcf70ec787d3a2721368bfb35"> 5267</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_WIDTH                  1u</span></div>
<div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gabe3957aa0f8c9c3845c16fc07840d7a1"> 5268</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PUSHW0_SHIFT))&amp;LMEM_PCCCR_PUSHW0_MASK)</span></div>
<div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa1fb551aa4c04fac149a176959f03d52"> 5269</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_MASK                    0x4000000u</span></div>
<div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad4d63ffd20f8f883a93d1cd598a589ec"> 5270</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_SHIFT                   26u</span></div>
<div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga667a1c1fab5cbe07b6ceb56e099c0bea"> 5271</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_WIDTH                   1u</span></div>
<div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa6b1a5f4c4568df52cd29a2ad5247c00"> 5272</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_INVW1_SHIFT))&amp;LMEM_PCCCR_INVW1_MASK)</span></div>
<div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga4ce00f04c874eb87261d09c0f0baf000"> 5273</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_MASK                   0x8000000u</span></div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadbaa50e8f931b2f35fc68e695f47b7ca"> 5274</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_SHIFT                  27u</span></div>
<div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga62f205315c3d25357b948c9c4ff2cea4"> 5275</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_WIDTH                  1u</span></div>
<div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga39a70b70c954f92caecba4d51e102a13"> 5276</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PUSHW1_SHIFT))&amp;LMEM_PCCCR_PUSHW1_MASK)</span></div>
<div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga526c4cebb582bf691530ac55b0dc57bb"> 5277</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_MASK                       0x80000000u</span></div>
<div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3d3f2157cfc4620f77d23c1a016fe143"> 5278</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_SHIFT                      31u</span></div>
<div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga646d8cf126f4884f381a241fa911b00d"> 5279</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_WIDTH                      1u</span></div>
<div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaba06b81a691157dba93e73e207799a5c"> 5280</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_GO_SHIFT))&amp;LMEM_PCCCR_GO_MASK)</span></div>
<div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="comment">/* PCCLCR Bit Fields */</span></div>
<div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa01a907f55347e38d2f51bb1b7730cba"> 5282</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_MASK                     0x1u</span></div>
<div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga78aff85a7126ce0b78b944071cf6889d"> 5283</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_SHIFT                    0u</span></div>
<div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad4e26d4141108133071ffcbb4da8b21f"> 5284</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_WIDTH                    1u</span></div>
<div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gacae8969caef2da30c7d5f9fff142498a"> 5285</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LGO_SHIFT))&amp;LMEM_PCCLCR_LGO_MASK)</span></div>
<div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaab883c9ecf2c33ecf91b094219a82597"> 5286</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_MASK               0x3FFCu</span></div>
<div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3ed6367eaff84c840b71f149f9129aee"> 5287</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_SHIFT              2u</span></div>
<div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadf79f961f32c62449d32d940506ae855"> 5288</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_WIDTH              12u</span></div>
<div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2c6b542d1b60212e2a6be2155344fcdf"> 5289</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_CACHEADDR_SHIFT))&amp;LMEM_PCCLCR_CACHEADDR_MASK)</span></div>
<div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga94b957f764ef21f57e73b51c73c4253c"> 5290</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_MASK                    0x4000u</span></div>
<div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaee05195999730fff50289cf438d84f3e"> 5291</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_SHIFT                   14u</span></div>
<div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad2f399e931275d4d87ef01e739ee0c7d"> 5292</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_WIDTH                   1u</span></div>
<div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga325483f9fac4682d1a1b837c35c4f450"> 5293</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_WSEL_SHIFT))&amp;LMEM_PCCLCR_WSEL_MASK)</span></div>
<div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga170365be81884aa29ccd3633d5a45a75"> 5294</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_MASK                   0x10000u</span></div>
<div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga17e2604e6b243c501d1a25f56e537d7c"> 5295</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_SHIFT                  16u</span></div>
<div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5bba93bd95afd103360361151897fc4a"> 5296</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_WIDTH                  1u</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa7e430b60febe626bd9334d074fd645a"> 5297</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_TDSEL_SHIFT))&amp;LMEM_PCCLCR_TDSEL_MASK)</span></div>
<div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga742b13f0ab265cf53d020b7215bd9a3f"> 5298</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_MASK                   0x100000u</span></div>
<div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8405b133aaa949814d6085e769f89205"> 5299</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_SHIFT                  20u</span></div>
<div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga15f684323012686a11a5c825af3a7c7a"> 5300</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_WIDTH                  1u</span></div>
<div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga33a700c215c1297a0bfcc4d423234cf1"> 5301</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCIVB_SHIFT))&amp;LMEM_PCCLCR_LCIVB_MASK)</span></div>
<div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga9dbf4c3b1eec85318c613ca681dd5903"> 5302</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_MASK                   0x200000u</span></div>
<div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaeaff5efd18f7928e11c8221b1f1a0fb4"> 5303</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_SHIFT                  21u</span></div>
<div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3089a768cdf6062a79b1b51c8b0307ea"> 5304</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_WIDTH                  1u</span></div>
<div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa7422828a06c8e038a9465aa30093f77"> 5305</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCIMB_SHIFT))&amp;LMEM_PCCLCR_LCIMB_MASK)</span></div>
<div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gacc9a4885c3e5d23fa9899897fad2bd86"> 5306</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_MASK                   0x400000u</span></div>
<div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa3bc3215e9b41f87c2c4aca39f7f9490"> 5307</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_SHIFT                  22u</span></div>
<div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaae3d363c77513ee464263d8992266499"> 5308</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_WIDTH                  1u</span></div>
<div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaba769ef251338882d10292d83c20871a"> 5309</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCWAY_SHIFT))&amp;LMEM_PCCLCR_LCWAY_MASK)</span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaf99b6031ae94b6582cd03197e72f379d"> 5310</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_MASK                    0x3000000u</span></div>
<div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga6dce7a04ca2c7e69285cac1a45ae98ce"> 5311</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_SHIFT                   24u</span></div>
<div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadfee518eede66b24550c54463114a353"> 5312</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_WIDTH                   2u</span></div>
<div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa83f8ff941f1da4c14f4640e2ef7d236"> 5313</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCMD_SHIFT))&amp;LMEM_PCCLCR_LCMD_MASK)</span></div>
<div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gabfcd864c50e00017164c73e0c7546305"> 5314</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_MASK                  0x4000000u</span></div>
<div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2d0b5614086dafe7f8f336eea70a45ac"> 5315</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_SHIFT                 26u</span></div>
<div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gacd8b3088df0ddd2e1b057dd05483fb80"> 5316</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_WIDTH                 1u</span></div>
<div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad5b0b044557a008aa5212ce99bcf808a"> 5317</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LADSEL_SHIFT))&amp;LMEM_PCCLCR_LADSEL_MASK)</span></div>
<div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga674ad53312395a53144106a14350e5fd"> 5318</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_MASK                    0x8000000u</span></div>
<div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5c874d8e0c72d65fabbaba28daa39daf"> 5319</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_SHIFT                   27u</span></div>
<div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga50055a55097160f02a0010e122e8a701"> 5320</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_WIDTH                   1u</span></div>
<div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gabfe74de598bc796674b8fdeca2db7325"> 5321</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LACC_SHIFT))&amp;LMEM_PCCLCR_LACC_MASK)</span></div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="comment">/* PCCSAR Bit Fields */</span></div>
<div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga27d8677a0540067250356ef3d533573e"> 5323</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_MASK                     0x1u</span></div>
<div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga38bbc8c48540a6ca6231d451bb796aa4"> 5324</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_SHIFT                    0u</span></div>
<div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga58ef094dc89814c5a111f4c659e4bf96"> 5325</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_WIDTH                    1u</span></div>
<div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad9864ce70438593275a75580f446c8ab"> 5326</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCSAR_LGO_SHIFT))&amp;LMEM_PCCSAR_LGO_MASK)</span></div>
<div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad35a61199545a55a36a689589700f5a9"> 5327</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_MASK                 0xFFFFFFFCu</span></div>
<div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaf1c48aa4bf597929a1aba87eed8bb94f"> 5328</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_SHIFT                2u</span></div>
<div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga4b91287d54f18b4b86cbe56756850faf"> 5329</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_WIDTH                30u</span></div>
<div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga6c2ba13311439a95965af324a10afafa"> 5330</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCSAR_PHYADDR_SHIFT))&amp;LMEM_PCCSAR_PHYADDR_MASK)</span></div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment">/* PCCCVR Bit Fields */</span></div>
<div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga67dc4053f672f8acbfbd6c65e55420af"> 5332</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaaf86689764e9b81196b6d83c16e99ae2"> 5333</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_SHIFT                   0u</span></div>
<div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2958b6fdb085c44254ea1e8cc7f2ba85"> 5334</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_WIDTH                   32u</span></div>
<div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3b95b7a350d6a043b441c90a8bc576f1"> 5335</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCVR_DATA_SHIFT))&amp;LMEM_PCCCVR_DATA_MASK)</span></div>
<div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="comment">/* PCCRMR Bit Fields */</span></div>
<div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga14b70993734b4be51109e03aa1fa5bfe"> 5337</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_MASK                     0x3u</span></div>
<div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2efe89fa452d381b7dd8783936079395"> 5338</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_SHIFT                    0u</span></div>
<div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga873b14d2d975eb94c50d4db3290fb403"> 5339</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_WIDTH                    2u</span></div>
<div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga40511d68fe2c77abc65093b9e5037b16"> 5340</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R15_SHIFT))&amp;LMEM_PCCRMR_R15_MASK)</span></div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab9ecd999d1105864b21f9f35a186d802"> 5341</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_MASK                     0xCu</span></div>
<div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaedbf94a5cbc142f720dba20256850ea4"> 5342</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_SHIFT                    2u</span></div>
<div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3ee10019a638234deb7980ba7a5e97c0"> 5343</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_WIDTH                    2u</span></div>
<div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab0ba92199205e8ab20ea924b66319b8c"> 5344</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R14_SHIFT))&amp;LMEM_PCCRMR_R14_MASK)</span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5be0ce97ab437144756fc6b96983cca8"> 5345</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_MASK                     0x30u</span></div>
<div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadde3ef27c8d0bd6eb6420b3cf100db28"> 5346</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_SHIFT                    4u</span></div>
<div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab4d59213f45fbe02ae12ff164efa7acb"> 5347</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_WIDTH                    2u</span></div>
<div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab7b6f3b14b172dac322a2d11cea5d700"> 5348</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R13_SHIFT))&amp;LMEM_PCCRMR_R13_MASK)</span></div>
<div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad691aea16dc94000f0b02e77d7c97f95"> 5349</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_MASK                     0xC0u</span></div>
<div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga21696f1368dba90de8560ed95cb9cdd5"> 5350</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_SHIFT                    6u</span></div>
<div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5c1389eaeaa5c79f9cfbc0fbdbfec5fa"> 5351</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_WIDTH                    2u</span></div>
<div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga4f4fd597395a6b0f418171d9adbb8c9e"> 5352</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R12_SHIFT))&amp;LMEM_PCCRMR_R12_MASK)</span></div>
<div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga825bcb309a2cd82c5ed889f587ed3d34"> 5353</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_MASK                     0x300u</span></div>
<div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga1350c0ab268866002f48d5920a168a18"> 5354</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_SHIFT                    8u</span></div>
<div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3579746a72dd6e52cfdb8a705da59b05"> 5355</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_WIDTH                    2u</span></div>
<div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8e3e09273259926601e36e8b539d4c9e"> 5356</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R11_SHIFT))&amp;LMEM_PCCRMR_R11_MASK)</span></div>
<div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga6338eea2b5bb3af71f3cff45bac00ce8"> 5357</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_MASK                     0xC00u</span></div>
<div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga6f931ed35be05a2db204b443714f9ce8"> 5358</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_SHIFT                    10u</span></div>
<div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaaf32b07065ced1a90c4957fff5dd36e6"> 5359</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_WIDTH                    2u</span></div>
<div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad6c9ee3d424c67836a9dfef699f955ec"> 5360</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R10_SHIFT))&amp;LMEM_PCCRMR_R10_MASK)</span></div>
<div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga80abdce5a1e778207bfff5f050eee0fa"> 5361</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_MASK                      0x3000u</span></div>
<div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga570cd7caa1e57144e7ab123744267712"> 5362</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_SHIFT                     12u</span></div>
<div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3a78eacfcd8db4fcea438960ee016760"> 5363</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_WIDTH                     2u</span></div>
<div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga77bebcdb45b7ecf5439c89641029bc84"> 5364</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R9_SHIFT))&amp;LMEM_PCCRMR_R9_MASK)</span></div>
<div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadb06bff32258d1a40a09b89d01cb298d"> 5365</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_MASK                      0xC000u</span></div>
<div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga761edc8e4ea2164be38cebce9fcdd588"> 5366</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_SHIFT                     14u</span></div>
<div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2a22593bc15496f004a09a3461698779"> 5367</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_WIDTH                     2u</span></div>
<div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5e675a12579577d91555f3116bb98b03"> 5368</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R8_SHIFT))&amp;LMEM_PCCRMR_R8_MASK)</span></div>
<div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga15e92a3e2491ed5c78ed0e78aea6e271"> 5369</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_MASK                      0x30000u</span></div>
<div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga51f8f79845cf61c22a307666fc9eaa2c"> 5370</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_SHIFT                     16u</span></div>
<div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga449af9b2e22691c2cdd9c390643e6a86"> 5371</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_WIDTH                     2u</span></div>
<div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gabe8afb83df1e478b69e07f6a206f448d"> 5372</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R7_SHIFT))&amp;LMEM_PCCRMR_R7_MASK)</span></div>
<div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2b03989463fe6bb31533b39c6d867ddf"> 5373</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_MASK                      0xC0000u</span></div>
<div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga38f0ea60d071ff7782f01c69774393c8"> 5374</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_SHIFT                     18u</span></div>
<div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0ac8e6b49042f94f05b6252cf4f3af30"> 5375</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_WIDTH                     2u</span></div>
<div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gac10e04c2543c33b338965ac1816b1cbd"> 5376</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R6_SHIFT))&amp;LMEM_PCCRMR_R6_MASK)</span></div>
<div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8deef68c680c4322defe48d41fe13516"> 5377</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_MASK                      0x300000u</span></div>
<div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga7b7edd294a68e05a06fa6ffa8ae2ce4c"> 5378</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_SHIFT                     20u</span></div>
<div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad6c3fee48df9e8c7c4a932d3ffdf499d"> 5379</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_WIDTH                     2u</span></div>
<div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab59a20b1e15d1335eb7a403a6d863b8f"> 5380</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R5_SHIFT))&amp;LMEM_PCCRMR_R5_MASK)</span></div>
<div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga247a39af82129885d1012e95d7e221d6"> 5381</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_MASK                      0xC00000u</span></div>
<div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gac1a52472a53b997506c61537842dec9c"> 5382</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_SHIFT                     22u</span></div>
<div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga1a762b9b916fa39f09e43768c518363a"> 5383</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_WIDTH                     2u</span></div>
<div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gafdc645c701bb817e2fbb15196fb501ab"> 5384</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R4_SHIFT))&amp;LMEM_PCCRMR_R4_MASK)</span></div>
<div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8cca9529a6df1d2dc9b19efe0084da54"> 5385</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_MASK                      0x3000000u</span></div>
<div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga989b2cb0e5ca04effcfdc8ba67103962"> 5386</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_SHIFT                     24u</span></div>
<div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad2ce356a999928798fbdc17a7c7c542b"> 5387</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_WIDTH                     2u</span></div>
<div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga89ee3df74b985a1ab89325ead4469851"> 5388</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R3_SHIFT))&amp;LMEM_PCCRMR_R3_MASK)</span></div>
<div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga669cba8bd7da963820b3d39d249e4f7f"> 5389</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_MASK                      0xC000000u</span></div>
<div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab38ff18c56471c0a55833665a8bf03d5"> 5390</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_SHIFT                     26u</span></div>
<div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga230fd17edaf2d8c035cc2896300d772d"> 5391</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_WIDTH                     2u</span></div>
<div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0e003bbd9fa732fa526fbcd8c12f04cf"> 5392</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R2_SHIFT))&amp;LMEM_PCCRMR_R2_MASK)</span></div>
<div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga7c0c2d80f95cd0c362f4518b31c6f4b4"> 5393</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_MASK                      0x30000000u</span></div>
<div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga90dbec412446588f29deb1b404773d2a"> 5394</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_SHIFT                     28u</span></div>
<div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0d1f132d03dfe43f8e327bbc8bd3bf07"> 5395</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_WIDTH                     2u</span></div>
<div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad148d522d365d82de95a74d15e795b35"> 5396</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R1_SHIFT))&amp;LMEM_PCCRMR_R1_MASK)</span></div>
<div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0da58ad9370a6c268bc9acc2ecec01c3"> 5397</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_MASK                      0xC0000000u</span></div>
<div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaae5a8ffb80fe0cacb152ea6096c2f081"> 5398</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_SHIFT                     30u</span></div>
<div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga7b09f17cbff17f6a6d51309aafbc3fa5"> 5399</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_WIDTH                     2u</span></div>
<div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga55ed78511011c771dc6c9947164a43e5"> 5400</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R0_SHIFT))&amp;LMEM_PCCRMR_R0_MASK)</span></div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160; <span class="comment">/* end of group LMEM_Register_Masks */</span></div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;</div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160; <span class="comment">/* end of group LMEM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;</div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;</div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="comment">   -- LPI2C Peripheral Access Layer</span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;</div>
<div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html"> 5425</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ab7c35534225a1aae1c9121a1964fc40a"> 5426</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ab7c35534225a1aae1c9121a1964fc40a">VERID</a>;                             </div>
<div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#aecf4c04595fd544b547ded0e511a568c"> 5427</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#aecf4c04595fd544b547ded0e511a568c">PARAM</a>;                             </div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b"> 5428</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ad3c0913041a0bb730c55fb725b58c247"> 5429</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ad3c0913041a0bb730c55fb725b58c247">MCR</a>;                               </div>
<div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a61c2dc6a4f69a4ff540b07e86b7c47b4"> 5430</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a61c2dc6a4f69a4ff540b07e86b7c47b4">MSR</a>;                               </div>
<div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#aed5f8ab1b1ad0cfc8d8d2f7e067e46aa"> 5431</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#aed5f8ab1b1ad0cfc8d8d2f7e067e46aa">MIER</a>;                              </div>
<div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a0c3b21d7c861fe8c8546d5a16f3edbe6"> 5432</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a0c3b21d7c861fe8c8546d5a16f3edbe6">MDER</a>;                              </div>
<div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a84e118f47ee4ed784baab81d403e8fe3"> 5433</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a84e118f47ee4ed784baab81d403e8fe3">MCFGR0</a>;                            </div>
<div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ac491f66f3e4c2344e28e7c790d75b911"> 5434</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ac491f66f3e4c2344e28e7c790d75b911">MCFGR1</a>;                            </div>
<div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ae119c8d5d30c0786926758e8660d9a99"> 5435</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ae119c8d5d30c0786926758e8660d9a99">MCFGR2</a>;                            </div>
<div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#aca43d413cfd18385d921a7a166c32684"> 5436</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#aca43d413cfd18385d921a7a166c32684">MCFGR3</a>;                            </div>
<div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a751eb9bad252d2a0d98a9d0f0c8ae7d4"> 5437</a></span>&#160;       uint8_t RESERVED_1[16];</div>
<div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ae3529478191d22e6cd8844739630d9db"> 5438</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ae3529478191d22e6cd8844739630d9db">MDMR</a>;                              </div>
<div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#acc19a07675d1806592b3ed4a92f91e1c"> 5439</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a05a2baa713ccb476375f9e8867af6b38"> 5440</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a05a2baa713ccb476375f9e8867af6b38">MCCR0</a>;                             </div>
<div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a2e4cf360c8569570721315e4ec5efee5"> 5441</a></span>&#160;       uint8_t RESERVED_3[4];</div>
<div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a8c98b63dea8e8ab6a4e84c7ab8d589b0"> 5442</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a8c98b63dea8e8ab6a4e84c7ab8d589b0">MCCR1</a>;                             </div>
<div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a6ea8e8615e2c3fed17a661c8b53db8a9"> 5443</a></span>&#160;       uint8_t RESERVED_4[4];</div>
<div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a12c881e7bbd1b5cc3919247735d99ea2"> 5444</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a12c881e7bbd1b5cc3919247735d99ea2">MFCR</a>;                              </div>
<div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a0cf0c4637831461dbcb36607da2782fb"> 5445</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a0cf0c4637831461dbcb36607da2782fb">MFSR</a>;                              </div>
<div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a84b46bae6493a73989b62460e1a14bd2"> 5446</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a84b46bae6493a73989b62460e1a14bd2">MTDR</a>;                              </div>
<div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a51a38c56684a021d102c1575bd875354"> 5447</a></span>&#160;       uint8_t RESERVED_5[12];</div>
<div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#aec8ab64c32413ae1042bfcbb45fd6476"> 5448</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#aec8ab64c32413ae1042bfcbb45fd6476">MRDR</a>;                              </div>
<div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a300a16de42ab3ebc3daf49c843728c0c"> 5449</a></span>&#160;       uint8_t RESERVED_6[156];</div>
<div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#aa95c758c7bb3f33e36288bdda2a19e38"> 5450</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#aa95c758c7bb3f33e36288bdda2a19e38">SCR</a>;                               </div>
<div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ace19d9f0f8f3700c41bd78b9e767e92c"> 5451</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ace19d9f0f8f3700c41bd78b9e767e92c">SSR</a>;                               </div>
<div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a7e7468c07dc2e85712e6905ef4f58ffb"> 5452</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a7e7468c07dc2e85712e6905ef4f58ffb">SIER</a>;                              </div>
<div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ad8b0af89b35d8296b2c338fdef9192e3"> 5453</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ad8b0af89b35d8296b2c338fdef9192e3">SDER</a>;                              </div>
<div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a8175c27b3d085b7964ab23dd09c22289"> 5454</a></span>&#160;       uint8_t RESERVED_7[4];</div>
<div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a47966cb22e228101393958a921829a34"> 5455</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a47966cb22e228101393958a921829a34">SCFGR1</a>;                            </div>
<div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a9641a24fd71bce5ddbb00a3efe6e2eb0"> 5456</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a9641a24fd71bce5ddbb00a3efe6e2eb0">SCFGR2</a>;                            </div>
<div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a93e2c25b19e481f25f9a0a3b1864c28a"> 5457</a></span>&#160;       uint8_t RESERVED_8[20];</div>
<div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a13d6ea3f241e23334754a00cf0cbd106"> 5458</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a13d6ea3f241e23334754a00cf0cbd106">SAMR</a>;                              </div>
<div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ac5f68e8b53165bf442b9b624dc87170e"> 5459</a></span>&#160;       uint8_t RESERVED_9[12];</div>
<div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#acd2d7c44b261ff6862bd0f7685c797d1"> 5460</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#acd2d7c44b261ff6862bd0f7685c797d1">SASR</a>;                              </div>
<div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a38f92384757905e19e82859e78dd6a19"> 5461</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a38f92384757905e19e82859e78dd6a19">STAR</a>;                              </div>
<div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#adfc826e83f6003964d91efdf8a872a80"> 5462</a></span>&#160;       uint8_t RESERVED_10[8];</div>
<div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a506222e5371d5d7869c4c068c54cd54a"> 5463</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a506222e5371d5d7869c4c068c54cd54a">STDR</a>;                              </div>
<div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ada40b647c762cc59bc9f99cd015ab8c7"> 5464</a></span>&#160;       uint8_t RESERVED_11[12];</div>
<div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a2b4d2c05ad8e7369a5e413ca4e2bf739"> 5465</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a2b4d2c05ad8e7369a5e413ca4e2bf739">SRDR</a>;                              </div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;} <a class="code" href="struct_l_p_i2_c___type.html">LPI2C_Type</a>, *<a class="code" href="group___l_p_i2_c___peripheral___access___layer.html#ga3cacc94cce26bfc1d686e0105da1afa2">LPI2C_MemMapPtr</a>;</div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;</div>
<div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabc391c8d75d4160407ee4197c09a52bf"> 5469</a></span>&#160;<span class="preprocessor">#define LPI2C_INSTANCE_COUNT                     (1u)</span></div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;</div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;</div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="comment">/* LPI2C - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabdd14194513906fe41137b0797d109ba"> 5474</a></span>&#160;<span class="preprocessor">#define LPI2C0_BASE                              (0x40066000u)</span></div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;</div>
<div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga7701382ade504d7eddda8c1231279cec"> 5476</a></span>&#160;<span class="preprocessor">#define LPI2C0                                   ((LPI2C_Type *)LPI2C0_BASE)</span></div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;</div>
<div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga5e9ac84e0af904cbab68bcc02674da6f"> 5478</a></span>&#160;<span class="preprocessor">#define LPI2C_BASE_ADDRS                         { LPI2C0_BASE }</span></div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;</div>
<div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga9389abaa0248cd70e7bd4486a0198f4f"> 5480</a></span>&#160;<span class="preprocessor">#define LPI2C_BASE_PTRS                          { LPI2C0 }</span></div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;</div>
<div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga499e1757fe30f5cc3a3d7ffa99068351"> 5482</a></span>&#160;<span class="preprocessor">#define LPI2C_IRQS_ARR_COUNT                     (2u)</span></div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;</div>
<div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabec6c77b1767ad6ae280879085ac9d52"> 5484</a></span>&#160;<span class="preprocessor">#define LPI2C_MASTER_IRQS_CH_COUNT               (1u)</span></div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;</div>
<div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga90595059fe846995b8157b2a0d465f85"> 5486</a></span>&#160;<span class="preprocessor">#define LPI2C_SLAVE_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;</div>
<div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga9bb76232a6e6b0adb2d45cb099444d1d"> 5488</a></span>&#160;<span class="preprocessor">#define LPI2C_MASTER_IRQS                        { LPI2C0_Master_IRQn }</span></div>
<div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabc6627abd2301a883ea59b343b2c77ac"> 5489</a></span>&#160;<span class="preprocessor">#define LPI2C_SLAVE_IRQS                         { LPI2C0_Slave_IRQn }</span></div>
<div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;</div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="comment">   -- LPI2C Register Masks</span></div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;</div>
<div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa4fce909f707314b8c7dfd7bdc580e6d"> 5501</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE_MASK                 0xFFFFu</span></div>
<div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga74d6ae7556c9fbf63cd64eee7fc6265f"> 5502</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE_SHIFT                0u</span></div>
<div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac00ad87c36ec3e67ebf8b2db47f05233"> 5503</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE_WIDTH                16u</span></div>
<div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga88274c1b2bd4a4a69463b30687674745"> 5504</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_VERID_FEATURE_SHIFT))&amp;LPI2C_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga406075b36a19cc9452333eaf4171b3bd"> 5505</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7b387fdbdf3f7ac6e1fa80305e22ad30"> 5506</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR_SHIFT                  16u</span></div>
<div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga795ea5112e5b00fa307af971f25248b6"> 5507</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR_WIDTH                  8u</span></div>
<div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga62687a23c9fcc257ac5225a92ec0667d"> 5508</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_VERID_MINOR_SHIFT))&amp;LPI2C_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9b1200e995f5ceab2582e486fbac0ec5"> 5509</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9ad16e4596c7c45ee0e2f0a744edd39c"> 5510</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR_SHIFT                  24u</span></div>
<div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga310a77ba61f2c95326c55bd7e42bd2fe"> 5511</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR_WIDTH                  8u</span></div>
<div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac976d250336bf0df51cdead0d6c1ad25"> 5512</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_VERID_MAJOR_SHIFT))&amp;LPI2C_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga04f3cfe9784cb83470b50b6103c551d5"> 5514</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO_MASK                 0xFu</span></div>
<div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3247ba3f275e8471ab641580d4c0b09b"> 5515</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO_SHIFT                0u</span></div>
<div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaab6e1b041eed4e83814282702bdf4081"> 5516</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO_WIDTH                4u</span></div>
<div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga95edd6f4f44e14668d8ff31a70ae9b74"> 5517</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_PARAM_MTXFIFO_SHIFT))&amp;LPI2C_PARAM_MTXFIFO_MASK)</span></div>
<div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae8cfdf46d73364a150104c4658995786"> 5518</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO_MASK                 0xF00u</span></div>
<div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga39d6408255a8b2e8287ddf1642007c52"> 5519</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO_SHIFT                8u</span></div>
<div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab747624b471494e42f0bcaf44769de9f"> 5520</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO_WIDTH                4u</span></div>
<div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaab62377f2e021406d4c05a1614354c13"> 5521</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_PARAM_MRXFIFO_SHIFT))&amp;LPI2C_PARAM_MRXFIFO_MASK)</span></div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga862a3f222bbe119b3f7a14b7cad450ea"> 5523</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN_MASK                       0x1u</span></div>
<div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga90e048d6cc6ab5f20421e80191109492"> 5524</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN_SHIFT                      0u</span></div>
<div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga08ced839e4319c106cfea72ae4aff3a5"> 5525</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN_WIDTH                      1u</span></div>
<div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7457945668d80ae3b69f2bdfaf6f501a"> 5526</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_MEN_SHIFT))&amp;LPI2C_MCR_MEN_MASK)</span></div>
<div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga65ed2965c08ea00e1aae0c8ace99985e"> 5527</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST_MASK                       0x2u</span></div>
<div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac6af00eca2f9787d8fc49b592f377653"> 5528</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST_SHIFT                      1u</span></div>
<div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga84bc649faf48fa81b9e489fcde3568a8"> 5529</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST_WIDTH                      1u</span></div>
<div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafafc0814712890e047bb8e75a3442523"> 5530</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_RST_SHIFT))&amp;LPI2C_MCR_RST_MASK)</span></div>
<div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf3e76194c1354237e909325b5a5d8bfb"> 5531</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN_MASK                     0x4u</span></div>
<div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga098e6d7e6998caf0a005e43c62d677df"> 5532</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN_SHIFT                    2u</span></div>
<div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4f27cef838f25fe9ff7cdc809a77edb9"> 5533</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN_WIDTH                    1u</span></div>
<div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac8b48213300d1cfc25c4e99863e5fee6"> 5534</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_DOZEN_SHIFT))&amp;LPI2C_MCR_DOZEN_MASK)</span></div>
<div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaaf01633d870eeb6d724a64542e8be89"> 5535</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN_MASK                     0x8u</span></div>
<div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga087d378d710b9110f1e60d83725280f4"> 5536</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN_SHIFT                    3u</span></div>
<div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga564783bcbef70882ed20c982a7da9798"> 5537</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN_WIDTH                    1u</span></div>
<div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac0a61469fc2509e40cfaa7bfb08b302f"> 5538</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_DBGEN_SHIFT))&amp;LPI2C_MCR_DBGEN_MASK)</span></div>
<div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga205f665db2d32991edec5761f2589061"> 5539</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF_MASK                       0x100u</span></div>
<div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaeb8382b475ceafc7e152d463e0402d46"> 5540</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF_SHIFT                      8u</span></div>
<div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa6af27ee219fa1bbb14bac8a67a15981"> 5541</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF_WIDTH                      1u</span></div>
<div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac693b6450cdeac72ac99dc318640de8e"> 5542</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_RTF_SHIFT))&amp;LPI2C_MCR_RTF_MASK)</span></div>
<div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5a627005d2398ee9c4c1939311d4606f"> 5543</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF_MASK                       0x200u</span></div>
<div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafc6379d90f9df08c94bfb754827a80a3"> 5544</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF_SHIFT                      9u</span></div>
<div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9b7725638a254f22418cd1e6896ff855"> 5545</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF_WIDTH                      1u</span></div>
<div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga75ea8595ef8462f6fcedb4641447d1b7"> 5546</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_RRF_SHIFT))&amp;LPI2C_MCR_RRF_MASK)</span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="comment">/* MSR Bit Fields */</span></div>
<div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabdf34b8f06a16979db30377ada000a0b"> 5548</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF_MASK                       0x1u</span></div>
<div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga64768541f51d790a388fd1ef4d250ab0"> 5549</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF_SHIFT                      0u</span></div>
<div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaee8ed9dff10d31f61984035e65547888"> 5550</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaf23e0b69cc58eb8f0d02672ecc6107f"> 5551</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_TDF_SHIFT))&amp;LPI2C_MSR_TDF_MASK)</span></div>
<div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga240f808437854c2543bfc52a7d244967"> 5552</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF_MASK                       0x2u</span></div>
<div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5bf4b5e9158a2d5f9ed099dc50fe4929"> 5553</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF_SHIFT                      1u</span></div>
<div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1957118642586c5016ec5ed8e285bb54"> 5554</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1cd1b28dfb727da6fad0689d120b2df3"> 5555</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_RDF_SHIFT))&amp;LPI2C_MSR_RDF_MASK)</span></div>
<div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7cdd63809d14eda2e91f5023ad6f2d37"> 5556</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF_MASK                       0x100u</span></div>
<div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2f76501c18aa5ada10fd61717a632f4e"> 5557</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF_SHIFT                      8u</span></div>
<div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaf65102041414340cded58de45eb289d"> 5558</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF_WIDTH                      1u</span></div>
<div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaed90547ed8d2c5d83f6475a4f3a6d478"> 5559</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_EPF_SHIFT))&amp;LPI2C_MSR_EPF_MASK)</span></div>
<div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga56f2649dd23ff2d10726f704a2b7eee0"> 5560</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF_MASK                       0x200u</span></div>
<div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga378651141aa1a1b816ce4de306d71066"> 5561</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF_SHIFT                      9u</span></div>
<div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0d1c2555fe752a2802ba2ebc671bce9f"> 5562</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga043ddfdbfcd9f5e707661e9986a944d7"> 5563</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_SDF_SHIFT))&amp;LPI2C_MSR_SDF_MASK)</span></div>
<div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaff4391e5877fdadf5674b718980d9115"> 5564</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF_MASK                       0x400u</span></div>
<div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacd72ed4ee44cea638702216117a04607"> 5565</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF_SHIFT                      10u</span></div>
<div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga69e3c257b49100d97010f6a36ff2ed8e"> 5566</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7242176f2aa7e15732b1af459fe6934f"> 5567</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_NDF_SHIFT))&amp;LPI2C_MSR_NDF_MASK)</span></div>
<div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga171ec994c57128bd2d5cc0fa643074f9"> 5568</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF_MASK                       0x800u</span></div>
<div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga151b07b550fed0c1213f8cc44af272ac"> 5569</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF_SHIFT                      11u</span></div>
<div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae3f5a3c5c7ccd0d493c75d8b11032860"> 5570</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF_WIDTH                      1u</span></div>
<div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7269744a4eaec8f8deb5e4393f7ca565"> 5571</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_ALF_SHIFT))&amp;LPI2C_MSR_ALF_MASK)</span></div>
<div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9e2d6612909622b10eb182d09a297b07"> 5572</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF_MASK                       0x1000u</span></div>
<div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac5b145d0abb6e2ccb2d1bc2643dcdd29"> 5573</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF_SHIFT                      12u</span></div>
<div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaadaa633e8b05ef0095be382b4ad6cbd5"> 5574</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF_WIDTH                      1u</span></div>
<div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga67482e46b8d4221c94643ecda963d9ca"> 5575</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_FEF_SHIFT))&amp;LPI2C_MSR_FEF_MASK)</span></div>
<div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga46b20e50f5dce295db18b0627554f548"> 5576</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF_MASK                      0x2000u</span></div>
<div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga887fbc104a4eaf560c6f6b23d3e8a403"> 5577</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF_SHIFT                     13u</span></div>
<div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga855eebaf086cf3d5ca46964bcd6524c5"> 5578</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF_WIDTH                     1u</span></div>
<div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga524a2a6da70ef5506da7082bf62cd4ad"> 5579</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_PLTF_SHIFT))&amp;LPI2C_MSR_PLTF_MASK)</span></div>
<div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga90b5fdd6af26a0aef648482b6ec9b160"> 5580</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF_MASK                       0x4000u</span></div>
<div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac3b9b938e785d21c9ecf84270cfae9ae"> 5581</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF_SHIFT                      14u</span></div>
<div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacad468a173e872d942f5ce12947feeb8"> 5582</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF_WIDTH                      1u</span></div>
<div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae9efe333439cb978ba6a38a8fc36ac26"> 5583</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_DMF_SHIFT))&amp;LPI2C_MSR_DMF_MASK)</span></div>
<div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0f25923e6487f74ba0ff13c909ce63a6"> 5584</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF_MASK                       0x1000000u</span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga79ff822c5adc62f8ee66af0aea098775"> 5585</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF_SHIFT                      24u</span></div>
<div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5944eb26334827bcdfde2f781bfc2042"> 5586</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF_WIDTH                      1u</span></div>
<div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gace8643df3dd3f6d2f8736f9198c0dbcb"> 5587</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_MBF_SHIFT))&amp;LPI2C_MSR_MBF_MASK)</span></div>
<div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8b6a7ef5c663142f71a5ef8c301fafe6"> 5588</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF_MASK                       0x2000000u</span></div>
<div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6d3f3a43be52bc1a6d2c90e4b8d77bbe"> 5589</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF_SHIFT                      25u</span></div>
<div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa3983d47a517fe5fed9d0aec52afeb0b"> 5590</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF_WIDTH                      1u</span></div>
<div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab1670c79e40eee15797175e92fa05019"> 5591</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_BBF_SHIFT))&amp;LPI2C_MSR_BBF_MASK)</span></div>
<div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="comment">/* MIER Bit Fields */</span></div>
<div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacef1cb2cc2a568632184ce09c2a583eb"> 5593</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE_MASK                     0x1u</span></div>
<div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab9a4455051ac077e8897aa1b5f577091"> 5594</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE_SHIFT                    0u</span></div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4853a788be10a99fabab8253d9cc6391"> 5595</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9274940bef2b19c410300a28d7e0edee"> 5596</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_TDIE_SHIFT))&amp;LPI2C_MIER_TDIE_MASK)</span></div>
<div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabe792e6bc6873b17292e2e70042452fa"> 5597</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE_MASK                     0x2u</span></div>
<div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaff5ceac3ede8edca0251543ef4e0b2f7"> 5598</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE_SHIFT                    1u</span></div>
<div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaddd9af7356089e19cb8c856a85edf621"> 5599</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa99a883cfac2bd9e6fb586cad04db4a2"> 5600</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_RDIE_SHIFT))&amp;LPI2C_MIER_RDIE_MASK)</span></div>
<div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga110ca6c72fcd97046a0269b920a32f4b"> 5601</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE_MASK                     0x100u</span></div>
<div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga77565cd9707980092f749eb476e61113"> 5602</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE_SHIFT                    8u</span></div>
<div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7ad0c2bdc3e329bcf2f0946a3c39c8fc"> 5603</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5200ed4c5713e0bc2dcedb65198f9c7c"> 5604</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_EPIE_SHIFT))&amp;LPI2C_MIER_EPIE_MASK)</span></div>
<div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad9f215181d0f3816929c7527fa4005c4"> 5605</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE_MASK                     0x200u</span></div>
<div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3feaa4811b5d46c8221886b09b061975"> 5606</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE_SHIFT                    9u</span></div>
<div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga78d4684cb00c041f3a68b69b29c4ae5c"> 5607</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0d1f6ff62e73fe7efd2a9563aaaec861"> 5608</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_SDIE_SHIFT))&amp;LPI2C_MIER_SDIE_MASK)</span></div>
<div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga151bbd14a5d292c181940e7e3406ca5b"> 5609</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE_MASK                     0x400u</span></div>
<div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga70f20f4faf2626887fd39a350b126d14"> 5610</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE_SHIFT                    10u</span></div>
<div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac92e11f42a4349d4a18db8720f5b442a"> 5611</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3233a69921e38389898f251369c1900a"> 5612</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_NDIE_SHIFT))&amp;LPI2C_MIER_NDIE_MASK)</span></div>
<div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gade995d5724c3a67e439b4f30a855ee58"> 5613</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE_MASK                     0x800u</span></div>
<div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0ce808feeec7a06054e63e7169b9589a"> 5614</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE_SHIFT                    11u</span></div>
<div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga506d855f79c7b38eb26fff3b222c1aff"> 5615</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga33cc052ae060334ee20f535bfabc9697"> 5616</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_ALIE_SHIFT))&amp;LPI2C_MIER_ALIE_MASK)</span></div>
<div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf79ff8271ffeca32a5c9fec502226e22"> 5617</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE_MASK                     0x1000u</span></div>
<div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa4b48a61636601ce20afef1bd847e3d3"> 5618</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE_SHIFT                    12u</span></div>
<div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa15af5c59b8ea1c6a85009f96d10bffb"> 5619</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga35168a1fda0f0ab375b31b430581a160"> 5620</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_FEIE_SHIFT))&amp;LPI2C_MIER_FEIE_MASK)</span></div>
<div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaafb917aeeebc5a071eab8f3dd1df31f4"> 5621</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE_MASK                    0x2000u</span></div>
<div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac5e1d57e0cb88808a2687cf2ca371c55"> 5622</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE_SHIFT                   13u</span></div>
<div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad3b44ca75efc09a0c57e462ba37e573e"> 5623</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE_WIDTH                   1u</span></div>
<div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga69ef19a820f7a18547de3c080c29b172"> 5624</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_PLTIE_SHIFT))&amp;LPI2C_MIER_PLTIE_MASK)</span></div>
<div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf4afd6123673aac309036eaefb1a1d44"> 5625</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE_MASK                     0x4000u</span></div>
<div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2a48dc2a2ab8e85c97eb630b001fd5ba"> 5626</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE_SHIFT                    14u</span></div>
<div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae0c94cb28d91f471f7553d7e7371ae1f"> 5627</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac34fd1eafa53bf0b30227a5a025214f1"> 5628</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_DMIE_SHIFT))&amp;LPI2C_MIER_DMIE_MASK)</span></div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="comment">/* MDER Bit Fields */</span></div>
<div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9f39d6d6efef75ce1dc876c5152df8cd"> 5630</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE_MASK                     0x1u</span></div>
<div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3d2316b4b80df02c27c4c77e8cca74b1"> 5631</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE_SHIFT                    0u</span></div>
<div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac7cc4172f1a7eb2317f2751e962b8ea7"> 5632</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE_WIDTH                    1u</span></div>
<div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7ad0a4ab7b3ba0f8513cebf146d89297"> 5633</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDER_TDDE_SHIFT))&amp;LPI2C_MDER_TDDE_MASK)</span></div>
<div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8122c5fffa1e2365d39967f3370bd3fd"> 5634</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE_MASK                     0x2u</span></div>
<div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1a2553e78bc0cefc284eee173014633e"> 5635</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE_SHIFT                    1u</span></div>
<div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab3698c6d4eabb4f4406b20616e489548"> 5636</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE_WIDTH                    1u</span></div>
<div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga52fb64d5c4d2f73c2682cafd6f689e1c"> 5637</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDER_RDDE_SHIFT))&amp;LPI2C_MDER_RDDE_MASK)</span></div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="comment">/* MCFGR0 Bit Fields */</span></div>
<div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaea7576bc71efe32f2acf63bc53885b7f"> 5639</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN_MASK                   0x1u</span></div>
<div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0d9f6d40c0e1183917ee514c8c566bd2"> 5640</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN_SHIFT                  0u</span></div>
<div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae14e87c8446350867c2649d46b33feca"> 5641</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN_WIDTH                  1u</span></div>
<div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8f96b51de2e444afd55abfd9e600adba"> 5642</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_HREN_SHIFT))&amp;LPI2C_MCFGR0_HREN_MASK)</span></div>
<div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga94fae6e41db1ab6e7bab0206e7e010fb"> 5643</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL_MASK                  0x2u</span></div>
<div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1ab0d91040a15c71283f50ae6937c2f4"> 5644</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL_SHIFT                 1u</span></div>
<div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6674d23482b4dd26800b9857ab2fde1d"> 5645</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL_WIDTH                 1u</span></div>
<div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaab76b2d8108f7a9b7f64825880d58dfc"> 5646</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_HRPOL_SHIFT))&amp;LPI2C_MCFGR0_HRPOL_MASK)</span></div>
<div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8ad7b2cfa326f9c0c65269cf751fbe22"> 5647</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL_MASK                  0x4u</span></div>
<div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafc3eaf8147a9a6a7b6fe9948c9e7cec7"> 5648</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL_SHIFT                 2u</span></div>
<div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga74bcc6bc9c06ac06b460f5a9c85bc195"> 5649</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL_WIDTH                 1u</span></div>
<div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0a98bf1a8415cbf9bd04b52e5f446f38"> 5650</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_HRSEL_SHIFT))&amp;LPI2C_MCFGR0_HRSEL_MASK)</span></div>
<div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6e0add408709a839aa4b3033b27df4c6"> 5651</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO_MASK                0x100u</span></div>
<div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6be3ea8261a5fbf317c6a897d6b1e353"> 5652</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO_SHIFT               8u</span></div>
<div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2e57156d683d0ba837dc287ec61418c9"> 5653</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO_WIDTH               1u</span></div>
<div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf3b4241241822ee0a95fdb27202d7510"> 5654</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_CIRFIFO_SHIFT))&amp;LPI2C_MCFGR0_CIRFIFO_MASK)</span></div>
<div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaab0fcc43a280a4ed87f1256eb45d8cf7"> 5655</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO_MASK                   0x200u</span></div>
<div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9d9ba3034b802eb0b5602e529f0ae40d"> 5656</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO_SHIFT                  9u</span></div>
<div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3213e43b1037ca05db3c651e4ea38306"> 5657</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO_WIDTH                  1u</span></div>
<div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6d6ddcb11482b38c7ca162703b87cdfe"> 5658</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_RDMO_SHIFT))&amp;LPI2C_MCFGR0_RDMO_MASK)</span></div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="comment">/* MCFGR1 Bit Fields */</span></div>
<div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2c34bba25f3e00578c03da27398b9043"> 5660</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE_MASK               0x7u</span></div>
<div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga99ab0ee15d94fe3f0e5095281d39c83b"> 5661</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE_SHIFT              0u</span></div>
<div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga61ac6f43c1348d9f7d77fcfa914a1789"> 5662</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE_WIDTH              3u</span></div>
<div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga153ec419fb9e06904f23331cf48f7be8"> 5663</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_PRESCALE_SHIFT))&amp;LPI2C_MCFGR1_PRESCALE_MASK)</span></div>
<div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga57a4a27fc4033088a211770f4a641a24"> 5664</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP_MASK               0x100u</span></div>
<div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga536d051b1cabe4382ae519940071b3ee"> 5665</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP_SHIFT              8u</span></div>
<div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab26b134ab741c5c82784566c6df14edd"> 5666</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP_WIDTH              1u</span></div>
<div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad12c4f5704be83fcbdd7daed4ecb3c7d"> 5667</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_AUTOSTOP_SHIFT))&amp;LPI2C_MCFGR1_AUTOSTOP_MASK)</span></div>
<div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga673056040708c0741534ffc77efc8333"> 5668</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK_MASK                 0x200u</span></div>
<div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9c86b60015dab74a360cf489177a2036"> 5669</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK_SHIFT                9u</span></div>
<div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa6ca26b09c8b14ed3304caededd42028"> 5670</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK_WIDTH                1u</span></div>
<div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga76339ded6e5e6480dd4b40f8aa7d793a"> 5671</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_IGNACK_SHIFT))&amp;LPI2C_MCFGR1_IGNACK_MASK)</span></div>
<div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaaa55a6302986506cd685ffe553d7a3b"> 5672</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG_MASK                0x400u</span></div>
<div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8785e52ae939bac5159830ae4643e6c7"> 5673</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG_SHIFT               10u</span></div>
<div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafb6a236eced8019639d17354c30c3ade"> 5674</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG_WIDTH               1u</span></div>
<div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga81a03bded7fa8b65ec83233278fdb334"> 5675</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_TIMECFG_SHIFT))&amp;LPI2C_MCFGR1_TIMECFG_MASK)</span></div>
<div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab55e82e6b65d51bc4a8c97a397e234fa"> 5676</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG_MASK                 0x70000u</span></div>
<div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab78cb92fdfb66d56b37b11116eacb290"> 5677</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG_SHIFT                16u</span></div>
<div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8bbdd0eea749faaf65bfdd211a6017ea"> 5678</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG_WIDTH                3u</span></div>
<div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2ff4be627313e9c7c781e4094ebe2da3"> 5679</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_MATCFG_SHIFT))&amp;LPI2C_MCFGR1_MATCFG_MASK)</span></div>
<div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2fb1e6888d580bf155de046074193c3a"> 5680</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG_MASK                 0x7000000u</span></div>
<div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga35301c6d9247d7289b4a5c9a383f0684"> 5681</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG_SHIFT                24u</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8e40626c714631a9cfdac56e35c7a9fa"> 5682</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG_WIDTH                3u</span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga89a5669dbd03f5e0727b1fb27b291d17"> 5683</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_PINCFG_SHIFT))&amp;LPI2C_MCFGR1_PINCFG_MASK)</span></div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="comment">/* MCFGR2 Bit Fields */</span></div>
<div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad88784d7e0c0ff72990873bb4b11f6a0"> 5685</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE_MASK                0xFFFu</span></div>
<div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafe95193939c69db5a42e021048fce78a"> 5686</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE_SHIFT               0u</span></div>
<div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6965d02d77e41f3f2797db266fbc9a8e"> 5687</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE_WIDTH               12u</span></div>
<div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1bc4f04a519fe9e8a67f4e7a56e61a02"> 5688</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR2_BUSIDLE_SHIFT))&amp;LPI2C_MCFGR2_BUSIDLE_MASK)</span></div>
<div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac87f7072e2cb94a6dbe7f4663663cb7c"> 5689</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL_MASK                0xF0000u</span></div>
<div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4c5ab4737c70d3686eb549ce15e0d533"> 5690</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL_SHIFT               16u</span></div>
<div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga67f2fa20dbdd53f7a2237ea303a14e00"> 5691</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL_WIDTH               4u</span></div>
<div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7e9739ba08911e442e3908a35518cd37"> 5692</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR2_FILTSCL_SHIFT))&amp;LPI2C_MCFGR2_FILTSCL_MASK)</span></div>
<div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4d6d03a05148b7a8d727135195dbc2f5"> 5693</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA_MASK                0xF000000u</span></div>
<div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8e38781b2999477329b594e62906acfa"> 5694</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA_SHIFT               24u</span></div>
<div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf45b6d0470fa916ced43630395a60ebb"> 5695</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA_WIDTH               4u</span></div>
<div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga468f7f6afefe8590abe33108ee303e92"> 5696</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR2_FILTSDA_SHIFT))&amp;LPI2C_MCFGR2_FILTSDA_MASK)</span></div>
<div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="comment">/* MCFGR3 Bit Fields */</span></div>
<div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad983a775a51879fd28c7048e6cc5a883"> 5698</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW_MASK                 0xFFF00u</span></div>
<div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf8a04c1aeaf48efb4a9c32b80c0a9fb4"> 5699</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW_SHIFT                8u</span></div>
<div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab3909c1dccf306a0f3e61554ca29b820"> 5700</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW_WIDTH                12u</span></div>
<div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga511a1a2383dc4956e3a9d5fdcd54ecdf"> 5701</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR3_PINLOW_SHIFT))&amp;LPI2C_MCFGR3_PINLOW_MASK)</span></div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="comment">/* MDMR Bit Fields */</span></div>
<div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadf0a713a75b5a406df08037591db165e"> 5703</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0_MASK                   0xFFu</span></div>
<div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga741c2dfc7385a7e852dc69848b29d3ce"> 5704</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0_SHIFT                  0u</span></div>
<div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga59e4dfe12d92387e35409380511b931c"> 5705</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0_WIDTH                  8u</span></div>
<div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga89ccca693670ace2c7540b0059b124d0"> 5706</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDMR_MATCH0_SHIFT))&amp;LPI2C_MDMR_MATCH0_MASK)</span></div>
<div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7768f2b33e50bcdc75cf388840e84e16"> 5707</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga64754762637f3e02b6b43659903bdb55"> 5708</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1_SHIFT                  16u</span></div>
<div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7d5ea7318181e279a5045ed20886f6ba"> 5709</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1_WIDTH                  8u</span></div>
<div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga029bf351898252c64cdbef9971173d95"> 5710</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDMR_MATCH1_SHIFT))&amp;LPI2C_MDMR_MATCH1_MASK)</span></div>
<div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="comment">/* MCCR0 Bit Fields */</span></div>
<div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac1d7349038659e5a6d5052839ce116e8"> 5712</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO_MASK                   0x3Fu</span></div>
<div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf9f19dff98a7d8fa8dabf75d12b6dd98"> 5713</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO_SHIFT                  0u</span></div>
<div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga09aa03f13dcb02ad35688f07a810cac8"> 5714</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO_WIDTH                  6u</span></div>
<div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga69dba12931b6871efc795ce22d737a0f"> 5715</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_CLKLO_SHIFT))&amp;LPI2C_MCCR0_CLKLO_MASK)</span></div>
<div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad0308f9501dbbafba1c25bc665208d1b"> 5716</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI_MASK                   0x3F00u</span></div>
<div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6c800423e712526d8e189d81bb5ce001"> 5717</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI_SHIFT                  8u</span></div>
<div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9c03c109ba15cc2fca1f3ea334386eba"> 5718</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI_WIDTH                  6u</span></div>
<div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga390a83206932590d7ce352c3d1326718"> 5719</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_CLKHI_SHIFT))&amp;LPI2C_MCCR0_CLKHI_MASK)</span></div>
<div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga43aafb7f6e571d52f988c129272b5273"> 5720</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD_MASK                 0x3F0000u</span></div>
<div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadc69f0b99c3bdab87719a1bf032b1c12"> 5721</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD_SHIFT                16u</span></div>
<div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2495284053c27d4d0c8e27d710afaa49"> 5722</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD_WIDTH                6u</span></div>
<div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga92f7139c706b15d1ce26571e9ba54573"> 5723</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_SETHOLD_SHIFT))&amp;LPI2C_MCCR0_SETHOLD_MASK)</span></div>
<div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab3ab6a33bad2817f334164c6998a3644"> 5724</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD_MASK                  0x3F000000u</span></div>
<div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga81b62de4303247946445b0a9a95315da"> 5725</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD_SHIFT                 24u</span></div>
<div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga44a0f14bceb3b1777d5004b830df1348"> 5726</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD_WIDTH                 6u</span></div>
<div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga55744b49d4b27e82254429c9a8fc100a"> 5727</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_DATAVD_SHIFT))&amp;LPI2C_MCCR0_DATAVD_MASK)</span></div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="comment">/* MCCR1 Bit Fields */</span></div>
<div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4f3bb9bbf1e3c1ee2595f05f4172514b"> 5729</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO_MASK                   0x3Fu</span></div>
<div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac992cfda6bf17ad37710946ed70a3f5e"> 5730</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO_SHIFT                  0u</span></div>
<div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac075798611bfbff02a8e3caf8b783896"> 5731</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO_WIDTH                  6u</span></div>
<div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga23b9861ce4869e0a3a73d1cffa3271c5"> 5732</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_CLKLO_SHIFT))&amp;LPI2C_MCCR1_CLKLO_MASK)</span></div>
<div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga572948ad7b16b4e2fd84b3c9ea22a868"> 5733</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI_MASK                   0x3F00u</span></div>
<div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga85a5211662cce9feaed46d99a9eb4062"> 5734</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI_SHIFT                  8u</span></div>
<div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaeec0c3d64b3bd0dc7a4e9f93f04cfd86"> 5735</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI_WIDTH                  6u</span></div>
<div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7cd67aa10ccb8a571c394eaf162ff4ea"> 5736</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_CLKHI_SHIFT))&amp;LPI2C_MCCR1_CLKHI_MASK)</span></div>
<div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1f74964d6bb77742da37ede59c717092"> 5737</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD_MASK                 0x3F0000u</span></div>
<div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2fd5a5b1dacd38fc7d79ace7efce603e"> 5738</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD_SHIFT                16u</span></div>
<div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0f5dd97bc1f6474eb678d4ea4a6d32aa"> 5739</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD_WIDTH                6u</span></div>
<div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga460643af25f061b0b1bb622ced1131ba"> 5740</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_SETHOLD_SHIFT))&amp;LPI2C_MCCR1_SETHOLD_MASK)</span></div>
<div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1a3540937354c53e31dfedf88eb87faa"> 5741</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD_MASK                  0x3F000000u</span></div>
<div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1aaa03b63b692be3f570132aecd1b8e3"> 5742</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD_SHIFT                 24u</span></div>
<div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafa9ec3561b5d81b15267ee7778507887"> 5743</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD_WIDTH                 6u</span></div>
<div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa1f3ade801b531c79106b6a172b43bff"> 5744</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_DATAVD_SHIFT))&amp;LPI2C_MCCR1_DATAVD_MASK)</span></div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="comment">/* MFCR Bit Fields */</span></div>
<div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga87beb45ca3a4489495e2a25b4d3df3ad"> 5746</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER_MASK                  0x3u</span></div>
<div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga19550bf114827ea2abd4327a4708cd67"> 5747</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER_SHIFT                 0u</span></div>
<div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8d0a2d9e60c7efdfd1b2a9c2d5f864d1"> 5748</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER_WIDTH                 2u</span></div>
<div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8f96fa9d1ced20da736f62471b699f0a"> 5749</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFCR_TXWATER_SHIFT))&amp;LPI2C_MFCR_TXWATER_MASK)</span></div>
<div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga12e0915af82c23eee1540e6597ea082b"> 5750</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER_MASK                  0x30000u</span></div>
<div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga00d4c2fa6c2c1a0a4861d5e622e8e3c4"> 5751</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER_SHIFT                 16u</span></div>
<div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf0eaea063c73293a380dc12351e77b18"> 5752</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER_WIDTH                 2u</span></div>
<div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7059f4ac176b8f13d119202fde53b751"> 5753</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFCR_RXWATER_SHIFT))&amp;LPI2C_MFCR_RXWATER_MASK)</span></div>
<div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="comment">/* MFSR Bit Fields */</span></div>
<div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaae0ba00bfda32388c0b59b329e4a7a0f"> 5755</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT_MASK                  0x7u</span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8cfdf3ee955fb2041575ce46cb8c3fe2"> 5756</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT_SHIFT                 0u</span></div>
<div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga67125eadcae17f374b6f8e0e83d25192"> 5757</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT_WIDTH                 3u</span></div>
<div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga38871422fd4483af8995cffbfe1dbc80"> 5758</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFSR_TXCOUNT_SHIFT))&amp;LPI2C_MFSR_TXCOUNT_MASK)</span></div>
<div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf47f953683d3ce8ca2c298f61aa07bad"> 5759</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT_MASK                  0x70000u</span></div>
<div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga51f288501cf2a0be9a0739e727630249"> 5760</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT_SHIFT                 16u</span></div>
<div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1ef05c714cd309fef866cf73808b0ef4"> 5761</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT_WIDTH                 3u</span></div>
<div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaefebaf38f482e9ef26ac827514a9253d"> 5762</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFSR_RXCOUNT_SHIFT))&amp;LPI2C_MFSR_RXCOUNT_MASK)</span></div>
<div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="comment">/* MTDR Bit Fields */</span></div>
<div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa50ddbdd9cc6ebc4641c5c282e453a16"> 5764</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA_MASK                     0xFFu</span></div>
<div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga65d440b5800214b6c67308c836d04ab9"> 5765</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA_SHIFT                    0u</span></div>
<div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2dce8ed155c878a5430c309a247432cc"> 5766</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA_WIDTH                    8u</span></div>
<div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae98bb8bb87bec16748ccdfdf5ca97fed"> 5767</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MTDR_DATA_SHIFT))&amp;LPI2C_MTDR_DATA_MASK)</span></div>
<div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga35140b9b12ef71c56bc58278e5f47a76"> 5768</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD_MASK                      0x700u</span></div>
<div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5291560e30a20e7708f3d6299ee30073"> 5769</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD_SHIFT                     8u</span></div>
<div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafe16c9b669af97b475ea36d6910fbc48"> 5770</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD_WIDTH                     3u</span></div>
<div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9c85eb9b1fa88b65cdfa04d44ce7a2ce"> 5771</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MTDR_CMD_SHIFT))&amp;LPI2C_MTDR_CMD_MASK)</span></div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="comment">/* MRDR Bit Fields */</span></div>
<div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacf87557785b0813640728ed5f545e7db"> 5773</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA_MASK                     0xFFu</span></div>
<div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8a13fc2e3507405999d672595621b0e0"> 5774</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA_SHIFT                    0u</span></div>
<div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6dd1f4fda860aa753096a39657d0267b"> 5775</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA_WIDTH                    8u</span></div>
<div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga27220f5dd9f4251452eaf4ee41ebe6ac"> 5776</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MRDR_DATA_SHIFT))&amp;LPI2C_MRDR_DATA_MASK)</span></div>
<div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2b6c58c522fd9bd26420058e2e9a34f6"> 5777</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY_MASK                  0x4000u</span></div>
<div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa7a884545fd275854c34f6512d757877"> 5778</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY_SHIFT                 14u</span></div>
<div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf43dbf6361f31b8386c1ff83a4b47d16"> 5779</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY_WIDTH                 1u</span></div>
<div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga66c89936af4f6ca068d3f866d71bf48f"> 5780</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MRDR_RXEMPTY_SHIFT))&amp;LPI2C_MRDR_RXEMPTY_MASK)</span></div>
<div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div>
<div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0de6466b034e05ee099222d3a1249672"> 5782</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN_MASK                       0x1u</span></div>
<div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga241b1e24cb38129d26efe5aaf05fb310"> 5783</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN_SHIFT                      0u</span></div>
<div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa76bd8a6d027822860924a6289855b80"> 5784</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN_WIDTH                      1u</span></div>
<div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac18edc675992c5617a40f9556d413980"> 5785</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_SEN_SHIFT))&amp;LPI2C_SCR_SEN_MASK)</span></div>
<div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7abf9ec12aa43df2c2c5edf23399b5fa"> 5786</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST_MASK                       0x2u</span></div>
<div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3aaff836ca4eea8701350e47af8bc51b"> 5787</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST_SHIFT                      1u</span></div>
<div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga08a2de675099411e9cf2f333a1a77c32"> 5788</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST_WIDTH                      1u</span></div>
<div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3bfe098e8554defbda65e404408f5b60"> 5789</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_RST_SHIFT))&amp;LPI2C_SCR_RST_MASK)</span></div>
<div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5c3daa8b21aa45579c0d8cf449fd155b"> 5790</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN_MASK                    0x10u</span></div>
<div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3287afcfdbfb68c0ba33c2e0ff70e6aa"> 5791</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN_SHIFT                   4u</span></div>
<div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7702be3aa3527977a277f1e963a185b0"> 5792</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN_WIDTH                   1u</span></div>
<div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga057fc9e0ab1b49b5faf7874f6405d249"> 5793</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_FILTEN_SHIFT))&amp;LPI2C_SCR_FILTEN_MASK)</span></div>
<div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga55f5eb5a7d831d45d88ef820a766931a"> 5794</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ_MASK                    0x20u</span></div>
<div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaefc36a2afe960fb8188593578d2925a"> 5795</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ_SHIFT                   5u</span></div>
<div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga06c23d9b9150ce51d5d46719f061a683"> 5796</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ_WIDTH                   1u</span></div>
<div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5f920f89ae7ce5199a877120a8e30eff"> 5797</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_FILTDZ_SHIFT))&amp;LPI2C_SCR_FILTDZ_MASK)</span></div>
<div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1eb71d41f02c8d803fbadae9a472bbed"> 5798</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RTF_MASK                       0x100u</span></div>
<div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga56b52bb3176d446f2399e8ff80b1c318"> 5799</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RTF_SHIFT                      8u</span></div>
<div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf8cb1875c9bf806a0fa13aeba00a60db"> 5800</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RTF_WIDTH                      1u</span></div>
<div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae0c5a936c43bef50871bac1917795adc"> 5801</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RTF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_RTF_SHIFT))&amp;LPI2C_SCR_RTF_MASK)</span></div>
<div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2345a3cf03811707f5a341c82a1454ac"> 5802</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RRF_MASK                       0x200u</span></div>
<div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga21939c0e5c7f9975952ed9a0c95ccb86"> 5803</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RRF_SHIFT                      9u</span></div>
<div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga552ea7c5c5e2ac26dd60c9f8586a7a20"> 5804</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RRF_WIDTH                      1u</span></div>
<div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa106ce0adc72cd0897038bcf74e55abb"> 5805</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RRF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_RRF_SHIFT))&amp;LPI2C_SCR_RRF_MASK)</span></div>
<div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="comment">/* SSR Bit Fields */</span></div>
<div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac3056ae0e30a51aabf58bda2d1bd9218"> 5807</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF_MASK                       0x1u</span></div>
<div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga912ec0cc53690b8f3a60555ac54f212a"> 5808</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF_SHIFT                      0u</span></div>
<div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3f115dd187bfa534949d6a42e1410b22"> 5809</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8989837fa76b5756d3e4b7ac9f4be36d"> 5810</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_TDF_SHIFT))&amp;LPI2C_SSR_TDF_MASK)</span></div>
<div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga67d4990fa007f732bb58dd1f0b19d68e"> 5811</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF_MASK                       0x2u</span></div>
<div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2c38ebb2877e19bac21dc09133b54d96"> 5812</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF_SHIFT                      1u</span></div>
<div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf5e6e54713adcef892890b17dc13f192"> 5813</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac00bbc132d5816c155eac5d4d562552c"> 5814</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_RDF_SHIFT))&amp;LPI2C_SSR_RDF_MASK)</span></div>
<div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga114c3116275f4313cbc1170fa1a47ca2"> 5815</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF_MASK                       0x4u</span></div>
<div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0394b70d969b4b0720fe061121df1eb9"> 5816</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF_SHIFT                      2u</span></div>
<div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga879150133ba334decc2bf163035525e9"> 5817</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF_WIDTH                      1u</span></div>
<div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga68128030db6bddc5224700c2c201da6d"> 5818</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_AVF_SHIFT))&amp;LPI2C_SSR_AVF_MASK)</span></div>
<div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga292d39d6d9f8bcb2b7673644e40e830b"> 5819</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF_MASK                       0x8u</span></div>
<div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga092260d88dd707e287120cd241cb5c75"> 5820</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF_SHIFT                      3u</span></div>
<div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga230ed167aacb21d73eae431a16d59a50"> 5821</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF_WIDTH                      1u</span></div>
<div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga072dfa55f0aa459f0ab1b67f190d53b2"> 5822</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_TAF_SHIFT))&amp;LPI2C_SSR_TAF_MASK)</span></div>
<div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga57be17aa6c0a9b699c2bf2dfe3e1111a"> 5823</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF_MASK                       0x100u</span></div>
<div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaffc38d4745dc4e5f17e69adf3931de86"> 5824</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF_SHIFT                      8u</span></div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9800ace6f17cd2d48231b21b2e703f91"> 5825</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF_WIDTH                      1u</span></div>
<div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga57c92aeab84358eeea87a553dcf7fab3"> 5826</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_RSF_SHIFT))&amp;LPI2C_SSR_RSF_MASK)</span></div>
<div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacea3e814bec286bdc7084bf986e70944"> 5827</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF_MASK                       0x200u</span></div>
<div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga53be1e55135349ecefab1bf5e9a8f3a5"> 5828</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF_SHIFT                      9u</span></div>
<div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga787ed31ccc2cbd90677402b94c350d88"> 5829</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa13c8b58ce0ec2f11add2660e9d31a66"> 5830</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_SDF_SHIFT))&amp;LPI2C_SSR_SDF_MASK)</span></div>
<div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8cd811628ec6375324dc77e69b78c6f6"> 5831</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF_MASK                       0x400u</span></div>
<div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0e721c8ac7baee40cf2bd7672c701571"> 5832</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF_SHIFT                      10u</span></div>
<div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad1caf454d8ab469d64662fe2a04e992d"> 5833</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF_WIDTH                      1u</span></div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1a3ce30fbe35eb1aa12c5efe0cef3e05"> 5834</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_BEF_SHIFT))&amp;LPI2C_SSR_BEF_MASK)</span></div>
<div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga012ceb7a3a16b81625c3328285604bd7"> 5835</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF_MASK                       0x800u</span></div>
<div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga545d9aa1468b7b4ec34e49ca1ac3452c"> 5836</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF_SHIFT                      11u</span></div>
<div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga02b4eb51abd9350434602d86ac28e2f5"> 5837</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF_WIDTH                      1u</span></div>
<div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga342c146888fe39b46a08e292a9a0793c"> 5838</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_FEF_SHIFT))&amp;LPI2C_SSR_FEF_MASK)</span></div>
<div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad347a3924a5652d3688022831cbe4a59"> 5839</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F_MASK                      0x1000u</span></div>
<div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0cf7c33dfac0f5616808b154ef5ed8b7"> 5840</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F_SHIFT                     12u</span></div>
<div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac15846af20e0b82c5f865206440054c5"> 5841</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F_WIDTH                     1u</span></div>
<div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga72d82fc7297731cc2250ca527a61da5f"> 5842</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_AM0F_SHIFT))&amp;LPI2C_SSR_AM0F_MASK)</span></div>
<div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2b65b8ef19cb8ce717c2016bfb7c56a3"> 5843</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F_MASK                      0x2000u</span></div>
<div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa7e06d29855c742b18b94b10c6395ddd"> 5844</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F_SHIFT                     13u</span></div>
<div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0fba3b3fddbcff3da76535d94b59f801"> 5845</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F_WIDTH                     1u</span></div>
<div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga062c8d92e90fc526b1be7c46701c7036"> 5846</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_AM1F_SHIFT))&amp;LPI2C_SSR_AM1F_MASK)</span></div>
<div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0cf8b9b6bf1ec0d6f14fe2daa6137dbf"> 5847</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF_MASK                       0x4000u</span></div>
<div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6319ed96add4d3e1c36f280dee79251a"> 5848</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF_SHIFT                      14u</span></div>
<div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga254510b72f813dee7ad1f901478f695f"> 5849</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF_WIDTH                      1u</span></div>
<div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad0a1b70c91fb33450a841631f0d9ec87"> 5850</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_GCF_SHIFT))&amp;LPI2C_SSR_GCF_MASK)</span></div>
<div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga60cca1bb0b062d4f0ec8be27cb73ef77"> 5851</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF_MASK                      0x8000u</span></div>
<div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac1823328ac7a6676cb13b745b0548874"> 5852</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF_SHIFT                     15u</span></div>
<div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac2f7c51efb639944c4411e014d782276"> 5853</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF_WIDTH                     1u</span></div>
<div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaa970dab67517b7b34d64e3df363df16"> 5854</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_SARF_SHIFT))&amp;LPI2C_SSR_SARF_MASK)</span></div>
<div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf99461ce7771c5a5692821ba3033f703"> 5855</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF_MASK                       0x1000000u</span></div>
<div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1c807d1ae237ecc171ae5cba7170c3f0"> 5856</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF_SHIFT                      24u</span></div>
<div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae70c9708b35f032d0741869bd398a3f1"> 5857</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF_WIDTH                      1u</span></div>
<div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9d941ddd240b7da24ceeaf520456ca56"> 5858</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_SBF_SHIFT))&amp;LPI2C_SSR_SBF_MASK)</span></div>
<div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1f06e751ada540cacbc01f227f2019a6"> 5859</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF_MASK                       0x2000000u</span></div>
<div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0b50a450d40b7e7d53c609aaf211b77d"> 5860</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF_SHIFT                      25u</span></div>
<div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2bd7486bdef0e01d8d31049a4856bb49"> 5861</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF_WIDTH                      1u</span></div>
<div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac38d45366bb3267093f3649569315b82"> 5862</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_BBF_SHIFT))&amp;LPI2C_SSR_BBF_MASK)</span></div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="comment">/* SIER Bit Fields */</span></div>
<div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaec53c14bee5c3dc3b91ac4e3f00da237"> 5864</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE_MASK                     0x1u</span></div>
<div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa85089b0d75c6a9199efb6d19952eec9"> 5865</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE_SHIFT                    0u</span></div>
<div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5114aa521c0cf636cd4d9950acabe0a3"> 5866</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga00f1dcfee5d9473f4f109bd738da923e"> 5867</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_TDIE_SHIFT))&amp;LPI2C_SIER_TDIE_MASK)</span></div>
<div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad052913ecdb42164a78289274727b400"> 5868</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE_MASK                     0x2u</span></div>
<div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5df2ec691fefdba35dabc6c687d8312e"> 5869</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE_SHIFT                    1u</span></div>
<div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa1af54deab3edd206b20bcf6b15fd39a"> 5870</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0942b05d4b96f43b562b0c0aeff8ed58"> 5871</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_RDIE_SHIFT))&amp;LPI2C_SIER_RDIE_MASK)</span></div>
<div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4feb954f167f1f6942f0acb21c4be167"> 5872</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE_MASK                     0x4u</span></div>
<div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabb7283b23d358f0ff77cd713bbc9c282"> 5873</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE_SHIFT                    2u</span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gace7d712cdfafe1ffe4746c5197a46020"> 5874</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7411407bdb0c2da4787c66f309c904e4"> 5875</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_AVIE_SHIFT))&amp;LPI2C_SIER_AVIE_MASK)</span></div>
<div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae97270a1af7e4263b3e6d3948fb9a2ab"> 5876</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE_MASK                     0x8u</span></div>
<div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga18452c90a327ca985a5f078a206610b3"> 5877</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE_SHIFT                    3u</span></div>
<div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4c62aae3e9577ddd7cc94ab08704bb6e"> 5878</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa0b5846cd53ed2cb82670d273167d30c"> 5879</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_TAIE_SHIFT))&amp;LPI2C_SIER_TAIE_MASK)</span></div>
<div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga345a3771c91a87f278ee983dedb29b3a"> 5880</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE_MASK                     0x100u</span></div>
<div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga828aa4bbde7381cc735b68391cc924a5"> 5881</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE_SHIFT                    8u</span></div>
<div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7682c3d20ad94cd34b5dedeb38a15c21"> 5882</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf9ced5f9805775e24532c2a5629fe710"> 5883</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_RSIE_SHIFT))&amp;LPI2C_SIER_RSIE_MASK)</span></div>
<div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4b425b692f311cd0137fe3b7870282c5"> 5884</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE_MASK                     0x200u</span></div>
<div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf778aa594bd5c0b0363eacd2f8309cb1"> 5885</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE_SHIFT                    9u</span></div>
<div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9e44c3c56701e35dad77f85b2a6c3a0c"> 5886</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3184a2001b2cc1f4210969e95962fca9"> 5887</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_SDIE_SHIFT))&amp;LPI2C_SIER_SDIE_MASK)</span></div>
<div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae6f592b2007d6e96270d65f645656baf"> 5888</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE_MASK                     0x400u</span></div>
<div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga95ed990c89182eee287c6573edfc9af4"> 5889</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE_SHIFT                    10u</span></div>
<div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacca625094ca462382c4c5b92516d2958"> 5890</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7606e58af18291027fcd011e27593ac9"> 5891</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_BEIE_SHIFT))&amp;LPI2C_SIER_BEIE_MASK)</span></div>
<div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab01de77eaa3ec8aff1f5c3ee5e304b3e"> 5892</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE_MASK                     0x800u</span></div>
<div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadef7ff0d5d1229d808b70bb6feda78a9"> 5893</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE_SHIFT                    11u</span></div>
<div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad5f8687a7ef4ce0cf74560d937489d20"> 5894</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga82467db0ae4d2495d7989357d066789d"> 5895</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_FEIE_SHIFT))&amp;LPI2C_SIER_FEIE_MASK)</span></div>
<div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga68d840875c06e897b9a75c87ad6d1037"> 5896</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE_MASK                    0x1000u</span></div>
<div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad49c25741dfdfdc386f371640babba32"> 5897</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE_SHIFT                   12u</span></div>
<div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga91aaa52a3a99a1b2fc0e73295b411d6c"> 5898</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE_WIDTH                   1u</span></div>
<div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gade54bda83ac58c3a689db0f96753263d"> 5899</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_AM0IE_SHIFT))&amp;LPI2C_SIER_AM0IE_MASK)</span></div>
<div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga664c928443a8f368c58d5a1ba5aca6a9"> 5900</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F_MASK                     0x2000u</span></div>
<div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6935d0b3238c352e33da1500047f3cd0"> 5901</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F_SHIFT                    13u</span></div>
<div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga98970eb4cec320e246323519219561d9"> 5902</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F_WIDTH                    1u</span></div>
<div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad07f3c0d0d5d26a7d0f4fc20ace3b188"> 5903</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_AM1F_SHIFT))&amp;LPI2C_SIER_AM1F_MASK)</span></div>
<div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga638a71bf51cb7df8e46d0ad548175b05"> 5904</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE_MASK                     0x4000u</span></div>
<div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6647b3cdd96b61b5762bffb90e69579b"> 5905</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE_SHIFT                    14u</span></div>
<div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9a443ed0afa204820a05227ef5cd5d4c"> 5906</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8d8e20814cff7d9a1090583656ec2fff"> 5907</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_GCIE_SHIFT))&amp;LPI2C_SIER_GCIE_MASK)</span></div>
<div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9aff0e2fd962d895ae89478f61d216e7"> 5908</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE_MASK                    0x8000u</span></div>
<div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga45d8b642113317a820ef5fed4c9493a4"> 5909</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE_SHIFT                   15u</span></div>
<div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabd4e13ca21e032b5d38c0d4b67c129c1"> 5910</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE_WIDTH                   1u</span></div>
<div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab5ed702fc015ee6e92d45796414dd0ab"> 5911</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_SARIE_SHIFT))&amp;LPI2C_SIER_SARIE_MASK)</span></div>
<div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="comment">/* SDER Bit Fields */</span></div>
<div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae8632d8271f7df5bf74577e065f58630"> 5913</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE_MASK                     0x1u</span></div>
<div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga35fd9db59e035d07e2837a0673201750"> 5914</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE_SHIFT                    0u</span></div>
<div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac464294b3073248b71927b9885ef48e1"> 5915</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE_WIDTH                    1u</span></div>
<div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4483e254f5f35a91a69109252900d32e"> 5916</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SDER_TDDE_SHIFT))&amp;LPI2C_SDER_TDDE_MASK)</span></div>
<div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1c8273e4520593c806ad2e614e7ba008"> 5917</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE_MASK                     0x2u</span></div>
<div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0d14afd3a2f17761570011b9f98b0fde"> 5918</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE_SHIFT                    1u</span></div>
<div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab82bba600871be8655a7ec4df766527b"> 5919</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE_WIDTH                    1u</span></div>
<div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga52eec0f9483cd71d5e93bff66e76f44c"> 5920</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SDER_RDDE_SHIFT))&amp;LPI2C_SDER_RDDE_MASK)</span></div>
<div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5b03c0441e8291c948016d4709e97df2"> 5921</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE_MASK                     0x4u</span></div>
<div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga14321abb31646e0b115e687f95fb347a"> 5922</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE_SHIFT                    2u</span></div>
<div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga44d9dd452b72243a61c302ac535f3d14"> 5923</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE_WIDTH                    1u</span></div>
<div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaba9b9987d251aa2a4336b7ae4a8d7020"> 5924</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SDER_AVDE_SHIFT))&amp;LPI2C_SDER_AVDE_MASK)</span></div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="comment">/* SCFGR1 Bit Fields */</span></div>
<div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad89d8a1ccb2438ae487acf56e1622db3"> 5926</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL_MASK               0x1u</span></div>
<div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6b506c9d5058cc7b54800e3b3bcc6b40"> 5927</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL_SHIFT              0u</span></div>
<div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9ace7fd98e1edb8c1e10582329b33dd2"> 5928</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL_WIDTH              1u</span></div>
<div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaabe975d22a9a7b1f36db94c29ef5511a"> 5929</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_ADRSTALL_SHIFT))&amp;LPI2C_SCFGR1_ADRSTALL_MASK)</span></div>
<div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga357eb49a3c1823754ac225714796f486"> 5930</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL_MASK                0x2u</span></div>
<div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga73656e08dc7dc9c3a656f0329f776757"> 5931</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL_SHIFT               1u</span></div>
<div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga96066e60285e8051f165d2614d689b59"> 5932</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL_WIDTH               1u</span></div>
<div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8d163179a2c4a1f1a62117f599f6964e"> 5933</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_RXSTALL_SHIFT))&amp;LPI2C_SCFGR1_RXSTALL_MASK)</span></div>
<div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafa65696c9dce870387ebe8eab7203a0d"> 5934</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL_MASK               0x4u</span></div>
<div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf2d1c5e9ec180ecef3c15bd863b5b86f"> 5935</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL_SHIFT              2u</span></div>
<div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2a71eb4f7aefd9af19b37a77af33b8ea"> 5936</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL_WIDTH              1u</span></div>
<div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3d224c74059cb921ee25f4cfe3d32052"> 5937</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_TXDSTALL_SHIFT))&amp;LPI2C_SCFGR1_TXDSTALL_MASK)</span></div>
<div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga155079e22882ddd91c3e688477414e19"> 5938</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL_MASK               0x8u</span></div>
<div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabbc92c44a26f3ded936802f3a8bfefde"> 5939</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL_SHIFT              3u</span></div>
<div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae0a74def296a3c8dc7a48f8a90b8b518"> 5940</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL_WIDTH              1u</span></div>
<div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac753a40a3d6d2a6be5ec4d08610702ac"> 5941</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_ACKSTALL_SHIFT))&amp;LPI2C_SCFGR1_ACKSTALL_MASK)</span></div>
<div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae82b57a5d91fb7ad5cdbcf1aba5b0df9"> 5942</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN_MASK                   0x100u</span></div>
<div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3cff5b08f829356193a4092c1563efa4"> 5943</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN_SHIFT                  8u</span></div>
<div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga14fd5ac1824a58c362326e18eb8727e6"> 5944</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN_WIDTH                  1u</span></div>
<div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga90faae86e95637aa38b6136b7dbc5f1f"> 5945</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_GCEN_SHIFT))&amp;LPI2C_SCFGR1_GCEN_MASK)</span></div>
<div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga434b21783b3da4e7d942799fe5a82851"> 5946</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN_MASK                   0x200u</span></div>
<div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacea9992a549b950c5c289c309e4e6aa1"> 5947</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN_SHIFT                  9u</span></div>
<div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga94cda1591c66cef55a0721c4b7981640"> 5948</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN_WIDTH                  1u</span></div>
<div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7c52a7b58a39145e2b5d5c6e530e2bef"> 5949</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_SAEN_SHIFT))&amp;LPI2C_SCFGR1_SAEN_MASK)</span></div>
<div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadd520a588e8c2b3e778029321329426a"> 5950</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG_MASK                  0x400u</span></div>
<div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga55b13e76756840f5e55c0ffa1a660377"> 5951</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG_SHIFT                 10u</span></div>
<div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaee742059bf77e1bb10c09e673c669c2c"> 5952</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG_WIDTH                 1u</span></div>
<div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad95c6766244a926f121c9c6efbf9c72f"> 5953</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_TXCFG_SHIFT))&amp;LPI2C_SCFGR1_TXCFG_MASK)</span></div>
<div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa8a6689aec4fde91eb5c7e3a36e09a11"> 5954</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG_MASK                  0x800u</span></div>
<div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae4aa625f9a2cdedd90977dcc567c0cae"> 5955</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG_SHIFT                 11u</span></div>
<div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabddddd0cc738373359df79b542536275"> 5956</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG_WIDTH                 1u</span></div>
<div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3b9b65fd19b063992a2a8bfd03b559bd"> 5957</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_RXCFG_SHIFT))&amp;LPI2C_SCFGR1_RXCFG_MASK)</span></div>
<div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga75e4447bf1cf1cad414fdd7ee33aa440"> 5958</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK_MASK                 0x1000u</span></div>
<div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga963b58b4139901947d0e403dde2a0711"> 5959</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK_SHIFT                12u</span></div>
<div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad9e3405d50c9d6783460f508ce2a8ea1"> 5960</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK_WIDTH                1u</span></div>
<div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf7b70335eb6eb3ef36c623fc904b0601"> 5961</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_IGNACK_SHIFT))&amp;LPI2C_SCFGR1_IGNACK_MASK)</span></div>
<div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga68a1f72e7ed70860b09c937b9a83bf08"> 5962</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN_MASK                  0x2000u</span></div>
<div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabf3ef775e4cce26fc46c9ffddbd6027f"> 5963</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN_SHIFT                 13u</span></div>
<div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga82a5f9951b338417de45ed60a108975e"> 5964</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN_WIDTH                 1u</span></div>
<div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga92cc125186673e54d8768d63196fa569"> 5965</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_HSMEN_SHIFT))&amp;LPI2C_SCFGR1_HSMEN_MASK)</span></div>
<div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaac34f3579de18776454706c3632a0a8"> 5966</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG_MASK                0x70000u</span></div>
<div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa6b4dcd7d47e21319981f91797420947"> 5967</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG_SHIFT               16u</span></div>
<div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaac2842b9c99c707c1d0f8eeaae77b116"> 5968</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG_WIDTH               3u</span></div>
<div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8232eabb439b7e55b903fe7b47430e62"> 5969</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_ADDRCFG_SHIFT))&amp;LPI2C_SCFGR1_ADDRCFG_MASK)</span></div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="comment">/* SCFGR2 Bit Fields */</span></div>
<div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae827df6bb404de5a31b0d83b86830423"> 5971</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD_MASK                0xFu</span></div>
<div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf43a0a370009254bcaacc0175c2bea3b"> 5972</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD_SHIFT               0u</span></div>
<div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2d62b5ef8491a6fcef7981bb56a44401"> 5973</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD_WIDTH               4u</span></div>
<div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga55e05ae91a4ebe50e9f7a8d93959de1a"> 5974</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_CLKHOLD_SHIFT))&amp;LPI2C_SCFGR2_CLKHOLD_MASK)</span></div>
<div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga29ce5d4d4c02daff2f439ab20aa2bf20"> 5975</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD_MASK                 0x3F00u</span></div>
<div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga615e6a0eddfdfdd1e375fce5ea7158d4"> 5976</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD_SHIFT                8u</span></div>
<div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2a96704b7c6ed27e2476c7d7eaac0681"> 5977</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD_WIDTH                6u</span></div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7bff34e08ea54cb0712da7b7672d460f"> 5978</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_DATAVD_SHIFT))&amp;LPI2C_SCFGR2_DATAVD_MASK)</span></div>
<div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab8e632e0ea2cde596cbda8c8f736a32b"> 5979</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL_MASK                0xF0000u</span></div>
<div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga70dccd7f0d64fd01fbc08c9e5c2957d6"> 5980</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL_SHIFT               16u</span></div>
<div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1c8fbcfc4ef75317ab3ef0266bdc0172"> 5981</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL_WIDTH               4u</span></div>
<div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga606f415affb3a34ff6842ecbd5066316"> 5982</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_FILTSCL_SHIFT))&amp;LPI2C_SCFGR2_FILTSCL_MASK)</span></div>
<div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga671cdf724d1682513f3a2abebce8b99a"> 5983</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA_MASK                0xF000000u</span></div>
<div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga873a2866ddd3247be2d7347b9b531d3c"> 5984</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA_SHIFT               24u</span></div>
<div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga78b4b69d938d421a5d4fed3c5fc2549b"> 5985</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA_WIDTH               4u</span></div>
<div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0849fbcd09c3b28d2c2291ded739f325"> 5986</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_FILTSDA_SHIFT))&amp;LPI2C_SCFGR2_FILTSDA_MASK)</span></div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="comment">/* SAMR Bit Fields */</span></div>
<div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga33adb3f33f97355515ebbfb27edc0d29"> 5988</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0_MASK                    0x7FEu</span></div>
<div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga093b9c22630f4cb2fc370d0dca4a7126"> 5989</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0_SHIFT                   1u</span></div>
<div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3e25d2a5e703aa558c2d3349c2ec8393"> 5990</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0_WIDTH                   10u</span></div>
<div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaef7b1708d82557fc1a8b15e08f4b8bc9"> 5991</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SAMR_ADDR0_SHIFT))&amp;LPI2C_SAMR_ADDR0_MASK)</span></div>
<div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafee4b7cd108ed6e89f9bb94ca50a2c01"> 5992</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1_MASK                    0x7FE0000u</span></div>
<div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab2e3d0fb06a6d92fe181719f6f3629af"> 5993</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1_SHIFT                   17u</span></div>
<div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga585cfc2d58d974e0da58048900dabb6f"> 5994</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1_WIDTH                   10u</span></div>
<div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga108f8503ed4339772089b56a346d771d"> 5995</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SAMR_ADDR1_SHIFT))&amp;LPI2C_SAMR_ADDR1_MASK)</span></div>
<div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="comment">/* SASR Bit Fields */</span></div>
<div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga24cd99a66918471289ff68a74b316016"> 5997</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR_MASK                    0x7FFu</span></div>
<div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9d50bf59a0fdf5789b78806e4a530265"> 5998</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR_SHIFT                   0u</span></div>
<div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0592827b5837bb933e0ae39f867ae459"> 5999</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR_WIDTH                   11u</span></div>
<div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabf88a9f2a92c3282d405cc344b2e6520"> 6000</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SASR_RADDR_SHIFT))&amp;LPI2C_SASR_RADDR_MASK)</span></div>
<div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafef084cd4dc03292033638242db11e89"> 6001</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV_MASK                      0x4000u</span></div>
<div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4d02825388bd6fe6fedd08083a267a2f"> 6002</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV_SHIFT                     14u</span></div>
<div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga11e13fd69900e446a996714a60f12cd9"> 6003</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV_WIDTH                     1u</span></div>
<div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab50f69655ffa36dedf13219c625f9175"> 6004</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SASR_ANV_SHIFT))&amp;LPI2C_SASR_ANV_MASK)</span></div>
<div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="comment">/* STAR Bit Fields */</span></div>
<div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5eb5fe68628c25696b2fce140d049c16"> 6006</a></span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK_MASK                   0x1u</span></div>
<div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab0b711aeec6582ad2b2572b118599adf"> 6007</a></span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK_SHIFT                  0u</span></div>
<div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafae4ad30334e07c923effc88dbcbda62"> 6008</a></span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK_WIDTH                  1u</span></div>
<div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2d0efecf6604e6dee9dcdc6a7d88821d"> 6009</a></span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_STAR_TXNACK_SHIFT))&amp;LPI2C_STAR_TXNACK_MASK)</span></div>
<div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="comment">/* STDR Bit Fields */</span></div>
<div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadbb6c0661c64a627c38d6df9765fe4aa"> 6011</a></span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA_MASK                     0xFFu</span></div>
<div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga04db7c5130baaebaa4879964b20d8654"> 6012</a></span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA_SHIFT                    0u</span></div>
<div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga28f7a762fdeb65fb2edd0b61e1f97e61"> 6013</a></span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA_WIDTH                    8u</span></div>
<div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6b322b9a6d2576590eb7cc977e9418d6"> 6014</a></span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_STDR_DATA_SHIFT))&amp;LPI2C_STDR_DATA_MASK)</span></div>
<div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="comment">/* SRDR Bit Fields */</span></div>
<div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga09e54941487ff94e55d59d425a57404e"> 6016</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA_MASK                     0xFFu</span></div>
<div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga15a578c01cc115c5cbc29e91e4e2a064"> 6017</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA_SHIFT                    0u</span></div>
<div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga06c48296f77eb7fd08765b29a029fec0"> 6018</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA_WIDTH                    8u</span></div>
<div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gade6ff5fa1d0bb1eb7a61ca55c14bbe73"> 6019</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SRDR_DATA_SHIFT))&amp;LPI2C_SRDR_DATA_MASK)</span></div>
<div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga70aee385d81ff971da3a2526ea80579b"> 6020</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY_MASK                  0x4000u</span></div>
<div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae97fcc3371699ae9d2ffd3da63b5282e"> 6021</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY_SHIFT                 14u</span></div>
<div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga731ab17724d945383e1f4823d48e5573"> 6022</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY_WIDTH                 1u</span></div>
<div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3d4d19472177d55336855be3ccaa22eb"> 6023</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SRDR_RXEMPTY_SHIFT))&amp;LPI2C_SRDR_RXEMPTY_MASK)</span></div>
<div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga32efaefca561f00574ef86928ec658b5"> 6024</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF_MASK                      0x8000u</span></div>
<div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6fc06cef96f1e87dad08f02b39d7e20a"> 6025</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF_SHIFT                     15u</span></div>
<div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2e9c7af05d9ed9bcc96315d705b1902d"> 6026</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF_WIDTH                     1u</span></div>
<div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4f7fe81c86eef429841188af062fa5f1"> 6027</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SRDR_SOF_SHIFT))&amp;LPI2C_SRDR_SOF_MASK)</span></div>
<div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160; <span class="comment">/* end of group LPI2C_Register_Masks */</span></div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;</div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160; <span class="comment">/* end of group LPI2C_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;</div>
<div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;</div>
<div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="comment">   -- LPIT Peripheral Access Layer</span></div>
<div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;</div>
<div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga64f036c76bcc32fa8ea42d76f2ee1b9b"> 6050</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_COUNT                           4u</span></div>
<div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;</div>
<div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html"> 6053</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#ab7c35534225a1aae1c9121a1964fc40a"> 6054</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i_t___type.html#ab7c35534225a1aae1c9121a1964fc40a">VERID</a>;                             </div>
<div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#aecf4c04595fd544b547ded0e511a568c"> 6055</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i_t___type.html#aecf4c04595fd544b547ded0e511a568c">PARAM</a>;                             </div>
<div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#ad3c0913041a0bb730c55fb725b58c247"> 6056</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#ad3c0913041a0bb730c55fb725b58c247">MCR</a>;                               </div>
<div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a61c2dc6a4f69a4ff540b07e86b7c47b4"> 6057</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a61c2dc6a4f69a4ff540b07e86b7c47b4">MSR</a>;                               </div>
<div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#aed5f8ab1b1ad0cfc8d8d2f7e067e46aa"> 6058</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#aed5f8ab1b1ad0cfc8d8d2f7e067e46aa">MIER</a>;                              </div>
<div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a99563f3f0e3fec4e280d01d8741518e8"> 6059</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a99563f3f0e3fec4e280d01d8741518e8">SETTEN</a>;                            </div>
<div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#aced90df3267dd4567c2570a9beeafbd0"> 6060</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_l_p_i_t___type.html#aced90df3267dd4567c2570a9beeafbd0">CLRTEN</a>;                            </div>
<div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a71277aaa40be4473ac2521981f273bd3"> 6061</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div>
<div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a922ebe05d0d56dcf8821e8b1266be06f"> 6063</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a922ebe05d0d56dcf8821e8b1266be06f">TVAL</a>;                              </div>
<div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a20be1edfea51246a799203b3692ad493"> 6064</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i_t___type.html#a20be1edfea51246a799203b3692ad493">CVAL</a>;                              </div>
<div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a18013d2a503af9d25082462a9d52db40"> 6065</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a18013d2a503af9d25082462a9d52db40">TCTRL</a>;                             </div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;         uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;  } TMR[<a class="code" href="group___l_p_i_t___peripheral___access___layer.html#ga64f036c76bcc32fa8ea42d76f2ee1b9b">LPIT_TMR_COUNT</a>];</div>
<div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;} <a class="code" href="struct_l_p_i_t___type.html">LPIT_Type</a>, *<a class="code" href="group___l_p_i_t___peripheral___access___layer.html#ga04469fd3aacdd5027857a0a06105b96a">LPIT_MemMapPtr</a>;</div>
<div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;</div>
<div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gad18c31b2ea8515891fc5c0ca1b8cf0b3"> 6071</a></span>&#160;<span class="preprocessor">#define LPIT_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;</div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;</div>
<div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="comment">/* LPIT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga5010d88a5fbd30c1d67a20c99c234902"> 6076</a></span>&#160;<span class="preprocessor">#define LPIT0_BASE                               (0x40037000u)</span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;</div>
<div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga89424e58df849c7843fd494a74e7cabf"> 6078</a></span>&#160;<span class="preprocessor">#define LPIT0                                    ((LPIT_Type *)LPIT0_BASE)</span></div>
<div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;</div>
<div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga81bd73758f97691dfcf2c7b286aee471"> 6080</a></span>&#160;<span class="preprocessor">#define LPIT_BASE_ADDRS                          { LPIT0_BASE }</span></div>
<div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;</div>
<div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga43bfaf4c159746c32875e1abb26dd83e"> 6082</a></span>&#160;<span class="preprocessor">#define LPIT_BASE_PTRS                           { LPIT0 }</span></div>
<div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;</div>
<div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gabc86c006747fd93335102f43efb2b4b1"> 6084</a></span>&#160;<span class="preprocessor">#define LPIT_IRQS_ARR_COUNT                      (1u)</span></div>
<div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;</div>
<div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gaad25c44636b209b82b189b4fa98977e3"> 6086</a></span>&#160;<span class="preprocessor">#define LPIT_IRQS_CH_COUNT                       (4u)</span></div>
<div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;</div>
<div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gaf35616c929d8a1363ac8e9d5a9d7e657"> 6088</a></span>&#160;<span class="preprocessor">#define LPIT_IRQS                                { LPIT0_Ch0_IRQn, LPIT0_Ch1_IRQn, LPIT0_Ch2_IRQn, LPIT0_Ch3_IRQn }</span></div>
<div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;</div>
<div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="comment">   -- LPIT Register Masks</span></div>
<div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;</div>
<div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaebd109508f4d2649a50953f0aa819ac8"> 6100</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE_MASK                  0xFFFFu</span></div>
<div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae8847da46e2b93b0440ab714ad63e2bc"> 6101</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE_SHIFT                 0u</span></div>
<div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2d8b8af47e9efaa3002dd09578053b4c"> 6102</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE_WIDTH                 16u</span></div>
<div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga52030fbd4b93f838baa5acb5ce87ae46"> 6103</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_VERID_FEATURE_SHIFT))&amp;LPIT_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga842a58ff8d28ff5fe4d411818a30f984"> 6104</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga80957af2c8d3c30504fc2e8451194b42"> 6105</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR_SHIFT                   16u</span></div>
<div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga4c3ee262d775bdc9e6405dc5a00eaa4b"> 6106</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR_WIDTH                   8u</span></div>
<div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga9a63ea3deaf753c156580e7cd6fd6e76"> 6107</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_VERID_MINOR_SHIFT))&amp;LPIT_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7982d2c2a40a48e2a18877fe0370e097"> 6108</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR_MASK                    0xFF000000u</span></div>
<div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga1bd36ea3b84478c5422719cbd19db9da"> 6109</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR_SHIFT                   24u</span></div>
<div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa2d114d3ca004f8e4e62aa04115938e8"> 6110</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR_WIDTH                   8u</span></div>
<div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga21469184acb7bb8450676c907d0b465d"> 6111</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_VERID_MAJOR_SHIFT))&amp;LPIT_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga4d0cc75d5ba2dc5b7c34c30e56318327"> 6113</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL_MASK                  0xFFu</span></div>
<div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3d5db67d25dcd80b021c35211fc72c07"> 6114</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL_SHIFT                 0u</span></div>
<div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3f5becf8628e57bfc3c0640d2b975ff2"> 6115</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL_WIDTH                 8u</span></div>
<div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga50dbf69d8c9b5c61016887eef6b7eaab"> 6116</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_PARAM_CHANNEL_SHIFT))&amp;LPIT_PARAM_CHANNEL_MASK)</span></div>
<div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gadfa7ee145ff13b7fa8da009996fd3986"> 6117</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG_MASK                 0xFF00u</span></div>
<div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gabd8d3d49803519d73fb1b1835d19ba76"> 6118</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG_SHIFT                8u</span></div>
<div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2edf3d3fcae44a7f5e7bf52da63bf50f"> 6119</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG_WIDTH                8u</span></div>
<div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7f07b00a8d0abf3f0e23278f59a74fdf"> 6120</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_PARAM_EXT_TRIG_SHIFT))&amp;LPIT_PARAM_EXT_TRIG_MASK)</span></div>
<div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga132c17520a8bd9691e9b790fe40b590b"> 6122</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN_MASK                      0x1u</span></div>
<div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga70bf7b8a3d5c7d4253a7d20c0cd9bed8"> 6123</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN_SHIFT                     0u</span></div>
<div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6dd37d16b4e7422a6348ae4621ad0a58"> 6124</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN_WIDTH                     1u</span></div>
<div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga85789dc5a940b2b1e25fea39943bea14"> 6125</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_M_CEN_SHIFT))&amp;LPIT_MCR_M_CEN_MASK)</span></div>
<div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf789568b92f5ef06d417861f43a8ff73"> 6126</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST_MASK                     0x2u</span></div>
<div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad9e0863c69ae71bce884a7ad6bed7346"> 6127</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST_SHIFT                    1u</span></div>
<div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2eb349a5fda06953e2b1767f22eb7478"> 6128</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST_WIDTH                    1u</span></div>
<div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf9959c16c08441820fa0eb1af31bc072"> 6129</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_SW_RST_SHIFT))&amp;LPIT_MCR_SW_RST_MASK)</span></div>
<div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae00f12b24a45e47dfb2e520b4e0d7b9c"> 6130</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN_MASK                    0x4u</span></div>
<div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaaaf98dfa10d82410bb40c31871a5664e"> 6131</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN_SHIFT                   2u</span></div>
<div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6becdc8fe64e79b29e3128d0fd26d565"> 6132</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN_WIDTH                   1u</span></div>
<div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga08e2e1aebd5a32d0115b5189a21d445e"> 6133</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_DOZE_EN_SHIFT))&amp;LPIT_MCR_DOZE_EN_MASK)</span></div>
<div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga696dab0323a208f7f69eab34968d8021"> 6134</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN_MASK                     0x8u</span></div>
<div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2a62627a3c75f29be46890c742bf969c"> 6135</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN_SHIFT                    3u</span></div>
<div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga300c7ef6c6b01fc4715bd1cfaaaf20cb"> 6136</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN_WIDTH                    1u</span></div>
<div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf6275acf94b0e0f18c49098f1da54f99"> 6137</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_DBG_EN_SHIFT))&amp;LPIT_MCR_DBG_EN_MASK)</span></div>
<div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="comment">/* MSR Bit Fields */</span></div>
<div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae21a1e9244b4a8f1e07af74d9f214370"> 6139</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0_MASK                       0x1u</span></div>
<div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga62ae9cf8b4924b7f4f2bcdbfe865eee2"> 6140</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0_SHIFT                      0u</span></div>
<div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga07fbf3e158edf438f80ee5d4c85062b0"> 6141</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0_WIDTH                      1u</span></div>
<div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7adca8136a597b5442d9aeee0a5f2c2d"> 6142</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF0_SHIFT))&amp;LPIT_MSR_TIF0_MASK)</span></div>
<div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga0b4e886d1d87f5aa3773744095b9e44a"> 6143</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1_MASK                       0x2u</span></div>
<div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaae4216660cb162fdaa29c4fa402ccf3e"> 6144</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1_SHIFT                      1u</span></div>
<div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga50ffbf44c7b3fb52e7aa6f51280b7961"> 6145</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1_WIDTH                      1u</span></div>
<div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gafe1a95d4733c86d8c862fa7c748643fb"> 6146</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF1_SHIFT))&amp;LPIT_MSR_TIF1_MASK)</span></div>
<div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga183d7e45f55888fb3e69ddd6ae72816c"> 6147</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2_MASK                       0x4u</span></div>
<div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga1d01dbd7cffd43e0cf1de579e77cd050"> 6148</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2_SHIFT                      2u</span></div>
<div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gac76e6a4d1a1d3aa7d60bde0a8d2055b1"> 6149</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2_WIDTH                      1u</span></div>
<div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa19d7e543e18b04657bb5ddd01767a4e"> 6150</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF2_SHIFT))&amp;LPIT_MSR_TIF2_MASK)</span></div>
<div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga37b9ed265f12539081b705be08d35efa"> 6151</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3_MASK                       0x8u</span></div>
<div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab1a84e1d741e6fc33f8ae1c35f3dc17d"> 6152</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3_SHIFT                      3u</span></div>
<div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga5539cdbe8e71d8c8a9c9564f04e10e1e"> 6153</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3_WIDTH                      1u</span></div>
<div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gafec4384492b2cd3404c2cc6ffd8437eb"> 6154</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF3_SHIFT))&amp;LPIT_MSR_TIF3_MASK)</span></div>
<div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="comment">/* MIER Bit Fields */</span></div>
<div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gadb2a19bd4f8736a1c8fd8cdb57d2b987"> 6156</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0_MASK                      0x1u</span></div>
<div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga813731c164c13d631865d648bd15d52f"> 6157</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0_SHIFT                     0u</span></div>
<div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga1fe98bd814bbac4cbc2ae2706bfc4937"> 6158</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0_WIDTH                     1u</span></div>
<div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga44c823d4cebd55cf8040834fa341f4af"> 6159</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE0_SHIFT))&amp;LPIT_MIER_TIE0_MASK)</span></div>
<div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga484c5e3a6f8f26d494d762a5105fb3bf"> 6160</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1_MASK                      0x2u</span></div>
<div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaea1d906c2e53e2a46d0a43735030cebe"> 6161</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1_SHIFT                     1u</span></div>
<div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa60fcd199e21ba63effbf7ca14bc798d"> 6162</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1_WIDTH                     1u</span></div>
<div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gac60ac1eb873021253995cdf829b7dc0b"> 6163</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE1_SHIFT))&amp;LPIT_MIER_TIE1_MASK)</span></div>
<div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga23e1cac4b50e4266ccab045084aa8f74"> 6164</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2_MASK                      0x4u</span></div>
<div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2cba0d7f747aff6889bd796b3a5a406a"> 6165</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2_SHIFT                     2u</span></div>
<div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gabf6cc4d8cf2b5b57134ceaed0d254ab1"> 6166</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2_WIDTH                     1u</span></div>
<div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf36e452772da3e1ff23a6094aceed3fc"> 6167</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE2_SHIFT))&amp;LPIT_MIER_TIE2_MASK)</span></div>
<div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gacda7ff5a159dda2f51534c364e78824a"> 6168</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3_MASK                      0x8u</span></div>
<div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gafabe767824ee4f775f6af39d2050a0b6"> 6169</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3_SHIFT                     3u</span></div>
<div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6cb7db8fb0aba62a3c2f43b23583dfae"> 6170</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3_WIDTH                     1u</span></div>
<div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab7c18fb188614f9637961cc73b1f8a8a"> 6171</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE3_SHIFT))&amp;LPIT_MIER_TIE3_MASK)</span></div>
<div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="comment">/* SETTEN Bit Fields */</span></div>
<div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3bfa12274d772344881daa1d4b29d188"> 6173</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0_MASK              0x1u</span></div>
<div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga41bfa5558a4eb0add5b693e9402d6f05"> 6174</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0_SHIFT             0u</span></div>
<div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gac7b745ce646337adf3772d9329b5b17a"> 6175</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0_WIDTH             1u</span></div>
<div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga27cf32fe20a0fef4543f14da4887e002"> 6176</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_0_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_0_MASK)</span></div>
<div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7b677382943e1e0f2d1ebf0ccb184403"> 6177</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1_MASK              0x2u</span></div>
<div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8c9db8b6ebd1ec8ca309ef565e76861a"> 6178</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1_SHIFT             1u</span></div>
<div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab5a55962235015d4f93bb11edf2d9794"> 6179</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1_WIDTH             1u</span></div>
<div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gac43b82b425e474b3eb24af5d00eb5676"> 6180</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_1_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_1_MASK)</span></div>
<div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6e05c1c5a5886ee2cee824a5a746f41e"> 6181</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2_MASK              0x4u</span></div>
<div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga32a2c33b1f90ec8ad9f8d6bca8335164"> 6182</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2_SHIFT             2u</span></div>
<div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa9d2413bc4dd0aa42c5fb5dde3296a20"> 6183</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2_WIDTH             1u</span></div>
<div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga9860a46bbe8f0e43775fae8edd97ce30"> 6184</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_2_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_2_MASK)</span></div>
<div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae9606178c48fe2f1d60af40a9c369ed7"> 6185</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3_MASK              0x8u</span></div>
<div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga527b5c333903af41444f20d59ea51304"> 6186</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3_SHIFT             3u</span></div>
<div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3256456016e1ed3200b72538ad04a0c9"> 6187</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3_WIDTH             1u</span></div>
<div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga1225fd50a31cc370d466c547ce023baf"> 6188</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_3_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_3_MASK)</span></div>
<div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="comment">/* CLRTEN Bit Fields */</span></div>
<div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8512bd4d42c4c6ba415a0ebe3c2d201a"> 6190</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0_MASK              0x1u</span></div>
<div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaed76ffcec5fbb8c42038078710a286e2"> 6191</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0_SHIFT             0u</span></div>
<div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga78f4147b8aaa1a35aef72d7b09d01a73"> 6192</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0_WIDTH             1u</span></div>
<div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7ccf587480341d7fd549e8a3add95d65"> 6193</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_0_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_0_MASK)</span></div>
<div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8287b98181fb40ad056ea62dd257a1f1"> 6194</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1_MASK              0x2u</span></div>
<div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa6da2f54e43e2634d1c1f6777ed36d74"> 6195</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1_SHIFT             1u</span></div>
<div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gadc2fb476c8ee817c5be68e274103d991"> 6196</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1_WIDTH             1u</span></div>
<div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga60d2546f1098655e42adad51fc1eb1c5"> 6197</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_1_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_1_MASK)</span></div>
<div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga1739070e14fc981329bd4f8627530e73"> 6198</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2_MASK              0x4u</span></div>
<div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7d3cdf9408b4d3030e33729f212b4b78"> 6199</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2_SHIFT             2u</span></div>
<div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3e1e42791513a28f6f1d06c6dc48cdd9"> 6200</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2_WIDTH             1u</span></div>
<div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga446df157d16c60e4383539db4f4c6045"> 6201</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_2_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_2_MASK)</span></div>
<div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae47dfc433ef3bcd2337fbe335c57f53e"> 6202</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3_MASK              0x8u</span></div>
<div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad41b69c710d32dc7b4aef1afb9851f47"> 6203</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3_SHIFT             3u</span></div>
<div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad8003a774ea13b02d6d8027f1acc7e17"> 6204</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3_WIDTH             1u</span></div>
<div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga85d87d908cfade3b27bd2cf0f0530877"> 6205</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_3_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_3_MASK)</span></div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="comment">/* TMR_TVAL Bit Fields */</span></div>
<div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga07e7a374fca57c81c17dce7d21db5dd1"> 6207</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae0735acf10917160c6e0a8c1f2c7ae66"> 6208</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL_SHIFT              0u</span></div>
<div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga73010fcfc53ec60414561a2c0a55f722"> 6209</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL_WIDTH              32u</span></div>
<div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad6f9ef3cff41104c3a85fe7ba373a97e"> 6210</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TVAL_TMR_VAL_SHIFT))&amp;LPIT_TMR_TVAL_TMR_VAL_MASK)</span></div>
<div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="comment">/* TMR_CVAL Bit Fields */</span></div>
<div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga50d996a7d401e7d452b4d416f5a9794d"> 6212</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL_MASK           0xFFFFFFFFu</span></div>
<div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab46ee810fb007b8776554146d13d9541"> 6213</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL_SHIFT          0u</span></div>
<div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab07707517a20dabd9200cc1a92e9412e"> 6214</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL_WIDTH          32u</span></div>
<div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab2a855a4032e3c3f1f56f9f00c013548"> 6215</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_CVAL_TMR_CUR_VAL_SHIFT))&amp;LPIT_TMR_CVAL_TMR_CUR_VAL_MASK)</span></div>
<div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="comment">/* TMR_TCTRL Bit Fields */</span></div>
<div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga801ffbcf7007f9747e1c5780d6819e66"> 6217</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN_MASK                 0x1u</span></div>
<div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab755b4d21a1362fa36afcd9a65c6cfb3"> 6218</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN_SHIFT                0u</span></div>
<div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga30274aa5d8995a4cda70b99c76a33949"> 6219</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN_WIDTH                1u</span></div>
<div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gac2c60a524a00df1421b37a1211289801"> 6220</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_T_EN_SHIFT))&amp;LPIT_TMR_TCTRL_T_EN_MASK)</span></div>
<div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga711bbd24b91862292a44f7487dcdad84"> 6221</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN_MASK                0x2u</span></div>
<div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab905b55589683c2d0699c2434884bc28"> 6222</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN_SHIFT               1u</span></div>
<div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab4e11cd023511e1c8ce798948286fd5f"> 6223</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN_WIDTH               1u</span></div>
<div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga82e8f2abdc3036aee306f9698edfbb0f"> 6224</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_CHAIN_SHIFT))&amp;LPIT_TMR_TCTRL_CHAIN_MASK)</span></div>
<div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf0214671732a1fbd7a6a094c5e9ae125"> 6225</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE_MASK                 0xCu</span></div>
<div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga35794e09004613607e3af2f6fffb98f4"> 6226</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE_SHIFT                2u</span></div>
<div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga535cfedc95e4ebff369f6ff6b1a94da7"> 6227</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE_WIDTH                2u</span></div>
<div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga928134d3f2df5392f022b2278c2a7886"> 6228</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_MODE_SHIFT))&amp;LPIT_TMR_TCTRL_MODE_MASK)</span></div>
<div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga00239621cd9736a07d99a765da64f60d"> 6229</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT_MASK                 0x10000u</span></div>
<div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8fba0faa96a608242a321555b47d10a9"> 6230</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT_SHIFT                16u</span></div>
<div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga853ea11058bde520e4d72bc671d3fed9"> 6231</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT_WIDTH                1u</span></div>
<div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga23be1a8a4c21a62c3580affbf7d0de80"> 6232</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TSOT_SHIFT))&amp;LPIT_TMR_TCTRL_TSOT_MASK)</span></div>
<div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad3543f9393d37c82995a007e144284d5"> 6233</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI_MASK                 0x20000u</span></div>
<div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf8c304b3d8cdabab2e057b9f5ac53255"> 6234</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI_SHIFT                17u</span></div>
<div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa7b28fdf7b6770766bbffb8008cf099a"> 6235</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI_WIDTH                1u</span></div>
<div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab6e65e1fd0024c9a189d9417b3683d2f"> 6236</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TSOI_SHIFT))&amp;LPIT_TMR_TCTRL_TSOI_MASK)</span></div>
<div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga24f93aaa5f3004d113864fb3bb631aca"> 6237</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT_MASK                 0x40000u</span></div>
<div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga5de559c54fcabdeb85ef3cc0b3c97882"> 6238</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT_SHIFT                18u</span></div>
<div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga0e31108d0ca8c3a3517865d5507dab53"> 6239</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT_WIDTH                1u</span></div>
<div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2b453e8d560ce9a26e5b73a67918712b"> 6240</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TROT_SHIFT))&amp;LPIT_TMR_TCTRL_TROT_MASK)</span></div>
<div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga5d46347fe62cd3255af3cefa216015f1"> 6241</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC_MASK              0x800000u</span></div>
<div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad3f7358f5285b78a4985b71eaa7330cc"> 6242</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC_SHIFT             23u</span></div>
<div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3b7ac8ef2d7d82b44dfd83240784ac5b"> 6243</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC_WIDTH             1u</span></div>
<div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga928a8aded079e25f275a70328fec5d61"> 6244</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TRG_SRC_SHIFT))&amp;LPIT_TMR_TCTRL_TRG_SRC_MASK)</span></div>
<div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7ea7b547bbcde6400076694657feaaec"> 6245</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL_MASK              0xF000000u</span></div>
<div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga4c298dc38c36c7728de3e90adde97211"> 6246</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL_SHIFT             24u</span></div>
<div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga44a5d1d972082e8bcf18b8da514a54fa"> 6247</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL_WIDTH             4u</span></div>
<div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga4aeec581a24309f3dd24cf959da31691"> 6248</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TRG_SEL_SHIFT))&amp;LPIT_TMR_TCTRL_TRG_SEL_MASK)</span></div>
<div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160; <span class="comment">/* end of group LPIT_Register_Masks */</span></div>
<div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;</div>
<div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160; <span class="comment">/* end of group LPIT_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;</div>
<div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;</div>
<div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="comment">   -- LPSPI Peripheral Access Layer</span></div>
<div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;</div>
<div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html"> 6273</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ab7c35534225a1aae1c9121a1964fc40a"> 6274</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ab7c35534225a1aae1c9121a1964fc40a">VERID</a>;                             </div>
<div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#aecf4c04595fd544b547ded0e511a568c"> 6275</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#aecf4c04595fd544b547ded0e511a568c">PARAM</a>;                             </div>
<div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b"> 6276</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#afa8ba49c3c8db3ed2d7f4312226bad5e"> 6277</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#afa8ba49c3c8db3ed2d7f4312226bad5e">CR</a>;                                </div>
<div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a5741cf0a79a57f81c828b29660b55d35"> 6278</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a5741cf0a79a57f81c828b29660b55d35">SR</a>;                                </div>
<div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#aa3398349aaef55ca8c9c83c475aa046a"> 6279</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#aa3398349aaef55ca8c9c83c475aa046a">IER</a>;                               </div>
<div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a35ff884325d38b960b9480bdd96c69a7"> 6280</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a35ff884325d38b960b9480bdd96c69a7">DER</a>;                               </div>
<div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a1c1d12233ff0d4877543a1de3fa54536"> 6281</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a1c1d12233ff0d4877543a1de3fa54536">CFGR0</a>;                             </div>
<div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a8bf20b39a8b56d6f7b28e43418a22bde"> 6282</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a8bf20b39a8b56d6f7b28e43418a22bde">CFGR1</a>;                             </div>
<div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ae93401f2965e0fe1e343d6ea380b624e"> 6283</a></span>&#160;       uint8_t RESERVED_1[8];</div>
<div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a366ba5cd3585ed025cc4386b9a8ceff6"> 6284</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a366ba5cd3585ed025cc4386b9a8ceff6">DMR0</a>;                              </div>
<div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#aa968357f1c9a842f17377614f0138cfe"> 6285</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#aa968357f1c9a842f17377614f0138cfe">DMR1</a>;                              </div>
<div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a186e433a83d42ecd6b4e218ea63d9674"> 6286</a></span>&#160;       uint8_t RESERVED_2[8];</div>
<div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ad0a7561ce407ad052568fc58f2e9f546"> 6287</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ad0a7561ce407ad052568fc58f2e9f546">CCR</a>;                               </div>
<div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a6c5f07c0d51983920ebca05f9e650883"> 6288</a></span>&#160;       uint8_t RESERVED_3[20];</div>
<div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a15bf1ce3c77503731e5ea0f3e02afb9b"> 6289</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a15bf1ce3c77503731e5ea0f3e02afb9b">FCR</a>;                               </div>
<div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a7caaf6ca70b254480ec9189444f98107"> 6290</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a7caaf6ca70b254480ec9189444f98107">FSR</a>;                               </div>
<div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a4231fcc2d2f03e898fe52edec0a8afcd"> 6291</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a4231fcc2d2f03e898fe52edec0a8afcd">TCR</a>;                               </div>
<div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#af480454d6ad41afa42add27ad977a8bf"> 6292</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#af480454d6ad41afa42add27ad977a8bf">TDR</a>;                               </div>
<div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a71033e44d51c3ca5bd7d938bf1685d47"> 6293</a></span>&#160;       uint8_t RESERVED_4[8];</div>
<div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a3b5ae6b6044cf08383708ddf52a67259"> 6294</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a3b5ae6b6044cf08383708ddf52a67259">RSR</a>;                               </div>
<div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ad0f39e8a7d7439365e262fb6d71615ab"> 6295</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ad0f39e8a7d7439365e262fb6d71615ab">RDR</a>;                               </div>
<div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;} <a class="code" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a>, *<a class="code" href="group___l_p_s_p_i___peripheral___access___layer.html#ga5a136ef9440c9fbf2e65029ca517a262">LPSPI_MemMapPtr</a>;</div>
<div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;</div>
<div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa844fb2d487771c96d415bdda1ef67b4"> 6299</a></span>&#160;<span class="preprocessor">#define LPSPI_INSTANCE_COUNT                     (2u)</span></div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;</div>
<div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;</div>
<div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="comment">/* LPSPI - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa742af2111d27d86905e9d34f6221db4"> 6304</a></span>&#160;<span class="preprocessor">#define LPSPI0_BASE                              (0x4002C000u)</span></div>
<div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;</div>
<div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gad552d158bcba2b8f961993cc9a198538"> 6306</a></span>&#160;<span class="preprocessor">#define LPSPI0                                   ((LPSPI_Type *)LPSPI0_BASE)</span></div>
<div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;</div>
<div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga8174baff314ac01ebd94bddaddf62e97"> 6308</a></span>&#160;<span class="preprocessor">#define LPSPI1_BASE                              (0x4002D000u)</span></div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;</div>
<div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gac2fa96bc980d401c36834549b3688009"> 6310</a></span>&#160;<span class="preprocessor">#define LPSPI1                                   ((LPSPI_Type *)LPSPI1_BASE)</span></div>
<div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;</div>
<div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gad0a8247ec665c01027bf2a7a9d5c1646"> 6312</a></span>&#160;<span class="preprocessor">#define LPSPI_BASE_ADDRS                         { LPSPI0_BASE, LPSPI1_BASE }</span></div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;</div>
<div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga5b717f3a4100debf576c7395c5910c62"> 6314</a></span>&#160;<span class="preprocessor">#define LPSPI_BASE_PTRS                          { LPSPI0, LPSPI1 }</span></div>
<div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;</div>
<div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga178dd7b82698cf31bd22d353e47d24a4"> 6316</a></span>&#160;<span class="preprocessor">#define LPSPI_IRQS_ARR_COUNT                     (1u)</span></div>
<div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;</div>
<div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gaffd07b4fba329f218ad3ca945c27e045"> 6318</a></span>&#160;<span class="preprocessor">#define LPSPI_IRQS_CH_COUNT                      (1u)</span></div>
<div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;</div>
<div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga77e6992752f72e75ae70e547a8f36c3e"> 6320</a></span>&#160;<span class="preprocessor">#define LPSPI_IRQS                               { LPSPI0_IRQn, LPSPI1_IRQn }</span></div>
<div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;</div>
<div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="comment">   -- LPSPI Register Masks</span></div>
<div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;</div>
<div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1279477413f134393307bed2defcf160"> 6332</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE_MASK                 0xFFFFu</span></div>
<div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga62b5bd2c22a5726ee71b2460807b9379"> 6333</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE_SHIFT                0u</span></div>
<div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga36d94873c9f040659debe0de130ee346"> 6334</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE_WIDTH                16u</span></div>
<div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga921964bcd50f26acb8555914ecbc9fef"> 6335</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_VERID_FEATURE_SHIFT))&amp;LPSPI_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga625d13253c46319f42562006e39cab9f"> 6336</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0ab992cd34b50d569953cc02d7a9582a"> 6337</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR_SHIFT                  16u</span></div>
<div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3a7ec427e2d8ffb63e67a5b53f7bf829"> 6338</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR_WIDTH                  8u</span></div>
<div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa3ef7ba4781868717d65ed5212f008f6"> 6339</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_VERID_MINOR_SHIFT))&amp;LPSPI_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga861801883ffae08f20bb54ef714dfe9d"> 6340</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga594ee6982bdb4085c158a888a56ec805"> 6341</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR_SHIFT                  24u</span></div>
<div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5ba7c680f150188a6f18ebd76d7acfd2"> 6342</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR_WIDTH                  8u</span></div>
<div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga26ed5eb2d821c16f8e283585c2baecce"> 6343</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_VERID_MAJOR_SHIFT))&amp;LPSPI_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5a3e55af8ffdf2d829ff3fe33ba9b815"> 6345</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO_MASK                  0xFFu</span></div>
<div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga911070a3ebc1b1f86b8cbc9b212cba82"> 6346</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO_SHIFT                 0u</span></div>
<div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab3edaf8a176a6aa276388cbbd7ca5088"> 6347</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO_WIDTH                 8u</span></div>
<div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf3b6469a48209d57eb1b91e87b72fed9"> 6348</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_PARAM_TXFIFO_SHIFT))&amp;LPSPI_PARAM_TXFIFO_MASK)</span></div>
<div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad237c7d0650cbf737d4b48556bcf97f0"> 6349</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO_MASK                  0xFF00u</span></div>
<div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4da906807b29bc0c26fcff6983403f45"> 6350</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO_SHIFT                 8u</span></div>
<div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3c40fdb777229ad8ac1680d08998ce79"> 6351</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO_WIDTH                 8u</span></div>
<div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac561af0959646db0c0b6d5dd66c382bd"> 6352</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_PARAM_RXFIFO_SHIFT))&amp;LPSPI_PARAM_RXFIFO_MASK)</span></div>
<div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8f781501e6bdfe7b8b2e8c2765e4cb25"> 6354</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN_MASK                        0x1u</span></div>
<div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafb101e01b3526b03b3fa4356270b4871"> 6355</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN_SHIFT                       0u</span></div>
<div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga07a8d68f2dd0c126cabb2990a4b7fde9"> 6356</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN_WIDTH                       1u</span></div>
<div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga491fb96bd44ea96c9fa1a69eff353512"> 6357</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_MEN_SHIFT))&amp;LPSPI_CR_MEN_MASK)</span></div>
<div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf16a8fbaf90bfe0aec7edc0cf173aa7c"> 6358</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RST_MASK                        0x2u</span></div>
<div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf0a2097ddfdca71f344124e8811fb0d3"> 6359</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RST_SHIFT                       1u</span></div>
<div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga11b0d1987da039615903f111a5e42094"> 6360</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RST_WIDTH                       1u</span></div>
<div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafb2253bf864b0f5fab0dd8c07cf6745b"> 6361</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RST(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_RST_SHIFT))&amp;LPSPI_CR_RST_MASK)</span></div>
<div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf7fc1c87e0a160ad257239b357287f4c"> 6362</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN_MASK                      0x4u</span></div>
<div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae9c0786155b3a772f168b632105430cc"> 6363</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN_SHIFT                     2u</span></div>
<div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9426cfd96c968349a430535ebf937964"> 6364</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN_WIDTH                     1u</span></div>
<div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6f130397a43f685b32bfe99279ce5c2f"> 6365</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_DOZEN_SHIFT))&amp;LPSPI_CR_DOZEN_MASK)</span></div>
<div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa569ba506d7762e65671f42c50cf58eb"> 6366</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN_MASK                      0x8u</span></div>
<div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4cad07696776a73f45835851e89aa86d"> 6367</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN_SHIFT                     3u</span></div>
<div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac9dc01ec1ea3c0021707e351b03faece"> 6368</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN_WIDTH                     1u</span></div>
<div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacdeec370e1529ce2a4474d0c2980eb8a"> 6369</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_DBGEN_SHIFT))&amp;LPSPI_CR_DBGEN_MASK)</span></div>
<div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa288c3afb72c444ba945188f3efd08e9"> 6370</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF_MASK                        0x100u</span></div>
<div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5ccd2fac4e7a95fa5c0ff7a6ade1bc1a"> 6371</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF_SHIFT                       8u</span></div>
<div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac904f4b3fae905715ca8c926188bb250"> 6372</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF_WIDTH                       1u</span></div>
<div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4cdf26213569e19d8d6fa5b436094d07"> 6373</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_RTF_SHIFT))&amp;LPSPI_CR_RTF_MASK)</span></div>
<div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3f01ffbc5a1d2b31422dc41e675e73dd"> 6374</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF_MASK                        0x200u</span></div>
<div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga00f22db5039978014197427127ac57e4"> 6375</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF_SHIFT                       9u</span></div>
<div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3eb7cc01ae6fa8967191c779eeb2800c"> 6376</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF_WIDTH                       1u</span></div>
<div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf5a228f80f7afd0f1dacea1b0caca9b6"> 6377</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_RRF_SHIFT))&amp;LPSPI_CR_RRF_MASK)</span></div>
<div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3602a2e2fd906d14f0742f6335750ac0"> 6379</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF_MASK                        0x1u</span></div>
<div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga81864dc3a76a5066d81ed77066b16dda"> 6380</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF_SHIFT                       0u</span></div>
<div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaab96ebda84d2246f0cdc4b89753e2e31"> 6381</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF_WIDTH                       1u</span></div>
<div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga967c2fa1912e199aa42f7e7c19f3c264"> 6382</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_TDF_SHIFT))&amp;LPSPI_SR_TDF_MASK)</span></div>
<div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1e1ff810ed624186528d593261e98bab"> 6383</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF_MASK                        0x2u</span></div>
<div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga95eea88bf6a7426fd6ca45377ab94cdc"> 6384</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF_SHIFT                       1u</span></div>
<div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga46c735ff3026c5840134a9390fe88a83"> 6385</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF_WIDTH                       1u</span></div>
<div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac293b5a7a0fc2cc095d5688005dffc23"> 6386</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_RDF_SHIFT))&amp;LPSPI_SR_RDF_MASK)</span></div>
<div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadea444ebfd1dfb0586dcaeb4abde0955"> 6387</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF_MASK                        0x100u</span></div>
<div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4a8212a1884ee4be467f109264193747"> 6388</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF_SHIFT                       8u</span></div>
<div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab08501ea556a76074f48cbbef380708e"> 6389</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF_WIDTH                       1u</span></div>
<div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae426733a620b839a810d774686ceab3c"> 6390</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_WCF_SHIFT))&amp;LPSPI_SR_WCF_MASK)</span></div>
<div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2c434cb4905573afe9385f85f7240a67"> 6391</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF_MASK                        0x200u</span></div>
<div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2eb0b5de851702e50c0f78159ab82632"> 6392</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF_SHIFT                       9u</span></div>
<div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga22e6d99e780e11e55d83c86dbfd229e7"> 6393</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF_WIDTH                       1u</span></div>
<div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafad04e06ad9f7dabb502755dec3499e5"> 6394</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_FCF_SHIFT))&amp;LPSPI_SR_FCF_MASK)</span></div>
<div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga73fbfc5c8c5a08c85a610e5ee05fb2b2"> 6395</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF_MASK                        0x400u</span></div>
<div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga311638b1614b5b3c1307d731bef66be3"> 6396</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF_SHIFT                       10u</span></div>
<div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga42784375df411560900ccec76f7beeb8"> 6397</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF_WIDTH                       1u</span></div>
<div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8b9cfd32bf630c3a0eb2fa5a9899f042"> 6398</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_TCF_SHIFT))&amp;LPSPI_SR_TCF_MASK)</span></div>
<div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa9fad88503fa12c5559818c2faf9eb41"> 6399</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF_MASK                        0x800u</span></div>
<div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaddf007235bbc3fd02a9b731feb410b9b"> 6400</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF_SHIFT                       11u</span></div>
<div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4b006ffcd6968b038e1ea3f39fed9d7e"> 6401</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF_WIDTH                       1u</span></div>
<div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2fd0b20f21abe6c6584e63c49216e74f"> 6402</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_TEF_SHIFT))&amp;LPSPI_SR_TEF_MASK)</span></div>
<div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab65b55db6e28133b2ac9411347e17669"> 6403</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_REF_MASK                        0x1000u</span></div>
<div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7fd1e09926b3c25457f9641a7bee74e8"> 6404</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_REF_SHIFT                       12u</span></div>
<div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3f71a87e40feb62fe74c789405b7308a"> 6405</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_REF_WIDTH                       1u</span></div>
<div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga196d4cddcbe6d4f576d506785ebb326f"> 6406</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_REF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_REF_SHIFT))&amp;LPSPI_SR_REF_MASK)</span></div>
<div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1d1d3f9b74686831ff4f7ca826bc78e0"> 6407</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF_MASK                        0x2000u</span></div>
<div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4bd2a940fba80c2f8ace3b9e2f287625"> 6408</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF_SHIFT                       13u</span></div>
<div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad593ed07fcb08d0aeed18f97bab51101"> 6409</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF_WIDTH                       1u</span></div>
<div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad8d1cb608773a9f60dd2dedda17283fd"> 6410</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_DMF_SHIFT))&amp;LPSPI_SR_DMF_MASK)</span></div>
<div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6acb2407093ca9daa4bffad7801d75ea"> 6411</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF_MASK                        0x1000000u</span></div>
<div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2eff6afa0f6c4384d4980c64683997f8"> 6412</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF_SHIFT                       24u</span></div>
<div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga580bfd4ed90516abf1b6d88b9af856ea"> 6413</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF_WIDTH                       1u</span></div>
<div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacd87259132bcd947e4b17c082cb87f23"> 6414</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_MBF_SHIFT))&amp;LPSPI_SR_MBF_MASK)</span></div>
<div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="comment">/* IER Bit Fields */</span></div>
<div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga80e0ffac28915cfb71d448b391ad3843"> 6416</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE_MASK                      0x1u</span></div>
<div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7104537cd24c328c72f16dfa3e234a45"> 6417</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE_SHIFT                     0u</span></div>
<div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7e76a13f754e3e49015e474ca2e37d87"> 6418</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3737e2880b695524f5ad01b72e5fbd4f"> 6419</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_TDIE_SHIFT))&amp;LPSPI_IER_TDIE_MASK)</span></div>
<div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga668758dcb2895f60ed258d23c9f60ca9"> 6420</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE_MASK                      0x2u</span></div>
<div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga442f577aa48832906f0b1cd2f80cf6f3"> 6421</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE_SHIFT                     1u</span></div>
<div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1a4c0be169220427a83fd2b5968679e4"> 6422</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga13391242708245e83b4ab5ee549085bf"> 6423</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_RDIE_SHIFT))&amp;LPSPI_IER_RDIE_MASK)</span></div>
<div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4e4c1b0e10e3f21add0802dd04455008"> 6424</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE_MASK                      0x100u</span></div>
<div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab8eab237899b7781c5d77b1e3d9b2d16"> 6425</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE_SHIFT                     8u</span></div>
<div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga35c75e7099b33d54a7b0d3afa3d065f3"> 6426</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac614c0ed7954eda231d77dc24119f954"> 6427</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_WCIE_SHIFT))&amp;LPSPI_IER_WCIE_MASK)</span></div>
<div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga297f7c6277f7af2bf4d43178597e922f"> 6428</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE_MASK                      0x200u</span></div>
<div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga878a7e4f7f7506a7036caddf6a5b7a7c"> 6429</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE_SHIFT                     9u</span></div>
<div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9b473c6dba33a45c17accada53e8a6b8"> 6430</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4c85c2453fd4de4ab14f15e2fe9a0be5"> 6431</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_FCIE_SHIFT))&amp;LPSPI_IER_FCIE_MASK)</span></div>
<div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafcf273be46be495807f447b5b1ac3e0a"> 6432</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE_MASK                      0x400u</span></div>
<div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab1132e26aea168b975a034d0f7f0912f"> 6433</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE_SHIFT                     10u</span></div>
<div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadbab07d54fc7f65cbf8b0a71b34c46e6"> 6434</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8dd46cb2a01b556a879798c5512ee179"> 6435</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_TCIE_SHIFT))&amp;LPSPI_IER_TCIE_MASK)</span></div>
<div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga17a9829710c67a3efa1266c88a0e439a"> 6436</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE_MASK                      0x800u</span></div>
<div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac356d8f88784f87a43d4f4e71d90f805"> 6437</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE_SHIFT                     11u</span></div>
<div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8662d3f54106773fc53c4d4ee4b47ca9"> 6438</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadd81f884fa295ecb134b4b4f1d2c6fdd"> 6439</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_TEIE_SHIFT))&amp;LPSPI_IER_TEIE_MASK)</span></div>
<div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga824a0680d314c9b515634db594ed3270"> 6440</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE_MASK                      0x1000u</span></div>
<div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4cb8196c9efaafaa6295ca9af12c093d"> 6441</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE_SHIFT                     12u</span></div>
<div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa49e464388087031a0c254d6be45e2bb"> 6442</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae4b9dbe752c8b0a50a94218f52ee1b40"> 6443</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_REIE_SHIFT))&amp;LPSPI_IER_REIE_MASK)</span></div>
<div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga40ffd84d12f611041761e3f69abe0b0a"> 6444</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE_MASK                      0x2000u</span></div>
<div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gabfb6441014a495342966df268d0b9ed0"> 6445</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE_SHIFT                     13u</span></div>
<div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8e2bea76a361cc3b553ec9833ce7cc8a"> 6446</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4a8635f1d2a0e86f6870951391e946fd"> 6447</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_DMIE_SHIFT))&amp;LPSPI_IER_DMIE_MASK)</span></div>
<div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="comment">/* DER Bit Fields */</span></div>
<div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7cee2023bfb1e426a8d234db4f875273"> 6449</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE_MASK                      0x1u</span></div>
<div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga647a01c700953625b020ce565dffe001"> 6450</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE_SHIFT                     0u</span></div>
<div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadcb8e3509164e3ccfdf1df4b44c460fa"> 6451</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE_WIDTH                     1u</span></div>
<div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gada1119c8d736b2449e1314fd51a78bff"> 6452</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DER_TDDE_SHIFT))&amp;LPSPI_DER_TDDE_MASK)</span></div>
<div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafb8ab1e0a4545bc0619b9d473654335e"> 6453</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE_MASK                      0x2u</span></div>
<div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab8d0e2ce5e7dac4661cfd0967e70a2fc"> 6454</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE_SHIFT                     1u</span></div>
<div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2d0abd8b1bf0661798c550cda5dc3994"> 6455</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE_WIDTH                     1u</span></div>
<div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf8e41285ca3d0a404aee88b325675f2d"> 6456</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DER_RDDE_SHIFT))&amp;LPSPI_DER_RDDE_MASK)</span></div>
<div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="comment">/* CFGR0 Bit Fields */</span></div>
<div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga341144898f5a2eec0fbab410ef380cb4"> 6458</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN_MASK                    0x1u</span></div>
<div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad6c19c091e928f8e717954af18d82da3"> 6459</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN_SHIFT                   0u</span></div>
<div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafc83128b721776d2a348eef8d4312124"> 6460</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN_WIDTH                   1u</span></div>
<div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac4d0116df592c97bad0bc200ef2bb89b"> 6461</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_HREN_SHIFT))&amp;LPSPI_CFGR0_HREN_MASK)</span></div>
<div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaaf16d3084a6ea3ce59c538359b9102f2"> 6462</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL_MASK                   0x2u</span></div>
<div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf43f7d68bbd7afcc9a5ac3860d775715"> 6463</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL_SHIFT                  1u</span></div>
<div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1d00e5290334bf8d77d33835bc18e5d0"> 6464</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL_WIDTH                  1u</span></div>
<div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4ebad27ff186211d063c51ca1a582a60"> 6465</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_HRPOL_SHIFT))&amp;LPSPI_CFGR0_HRPOL_MASK)</span></div>
<div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga70cba0581a523c00e2b09f0062ac8fcf"> 6466</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL_MASK                   0x4u</span></div>
<div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga80e769fc5a581a5161cfa2ae1e2d5325"> 6467</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL_SHIFT                  2u</span></div>
<div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae42fd6f0184c5364e5ce59058def6d4f"> 6468</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL_WIDTH                  1u</span></div>
<div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae296e5f9bbd0bd5224ff86d9f0fe5081"> 6469</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_HRSEL_SHIFT))&amp;LPSPI_CFGR0_HRSEL_MASK)</span></div>
<div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga729f2cc8424eaf04ef2a22b5321b87d2"> 6470</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO_MASK                 0x100u</span></div>
<div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadf50b35e6ef5742e67ec11e4f7418af8"> 6471</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO_SHIFT                8u</span></div>
<div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga728133d921c6bd2a3f5ba7d373d46b3f"> 6472</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO_WIDTH                1u</span></div>
<div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga575c9a200f154e6c5011b6a7134fee4c"> 6473</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_CIRFIFO_SHIFT))&amp;LPSPI_CFGR0_CIRFIFO_MASK)</span></div>
<div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf0e77f57bd1c89b84a4559106eeebc75"> 6474</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO_MASK                    0x200u</span></div>
<div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafc314665128c4c2c67c2112528538ef5"> 6475</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO_SHIFT                   9u</span></div>
<div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2862a70ccedaf1262b9f59af4620c031"> 6476</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO_WIDTH                   1u</span></div>
<div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4c12860de3cc059314a48d2f10b9e510"> 6477</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_RDMO_SHIFT))&amp;LPSPI_CFGR0_RDMO_MASK)</span></div>
<div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="comment">/* CFGR1 Bit Fields */</span></div>
<div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaadc992c8547de78c8d76ccdd3ae7e202"> 6479</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER_MASK                  0x1u</span></div>
<div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacf2f74c51818217db2acca03a95d70a9"> 6480</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER_SHIFT                 0u</span></div>
<div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga82ab5c34b98c9808e1b303d92bbf5990"> 6481</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER_WIDTH                 1u</span></div>
<div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9f8d07b4a4da2dc9f3098bb7a8565500"> 6482</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_MASTER_SHIFT))&amp;LPSPI_CFGR1_MASTER_MASK)</span></div>
<div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf39b6f03d32e3e2c9689a02b209d30c3"> 6483</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE_MASK                  0x2u</span></div>
<div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga940272213142e6f005de79d06864e0bf"> 6484</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE_SHIFT                 1u</span></div>
<div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga351b7a2c0e1e6c40fdb9847beeb2d792"> 6485</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE_WIDTH                 1u</span></div>
<div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad205f07265c966ffcaaa38f48d10c362"> 6486</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_SAMPLE_SHIFT))&amp;LPSPI_CFGR1_SAMPLE_MASK)</span></div>
<div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga10a07d5d7febe995f82572e086c33a54"> 6487</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS_MASK                 0x4u</span></div>
<div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga49063a643b547ec32d424e107b5ed618"> 6488</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS_SHIFT                2u</span></div>
<div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gade15343f3e7da224fc3a943a478b09e2"> 6489</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS_WIDTH                1u</span></div>
<div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2cc4a2810ac41c5d6cd2e500db3dc14d"> 6490</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_AUTOPCS_SHIFT))&amp;LPSPI_CFGR1_AUTOPCS_MASK)</span></div>
<div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga783f769ddd74e70002071d1eb27b0f8e"> 6491</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL_MASK                 0x8u</span></div>
<div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafb64286ba2e7d81bf871972019555742"> 6492</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL_SHIFT                3u</span></div>
<div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9d605b22d6cab01dcf9967337fc891ad"> 6493</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL_WIDTH                1u</span></div>
<div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga50a57e76d23c15eadfcc6a02eba183cb"> 6494</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_NOSTALL_SHIFT))&amp;LPSPI_CFGR1_NOSTALL_MASK)</span></div>
<div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga030eb20df127563f7c44e3214c6a829e"> 6495</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL_MASK                  0xF00u</span></div>
<div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae8df8062b0869ede4c61ce0a9b5bb510"> 6496</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL_SHIFT                 8u</span></div>
<div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga535f5e4efe5087cd2264056fdbd5095a"> 6497</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL_WIDTH                 4u</span></div>
<div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga992055c2ff4caebb032ad71293897085"> 6498</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_PCSPOL_SHIFT))&amp;LPSPI_CFGR1_PCSPOL_MASK)</span></div>
<div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5e6df4d85ebf11a87ec5f473ecfacdc8"> 6499</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG_MASK                  0x70000u</span></div>
<div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7fa672abe4d356d41472e0fb0cf00e91"> 6500</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG_SHIFT                 16u</span></div>
<div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4c87345e84619dfa5dc5c0830ad98059"> 6501</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG_WIDTH                 3u</span></div>
<div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6770eed9e4976d7c755aefa4f095bb6b"> 6502</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_MATCFG_SHIFT))&amp;LPSPI_CFGR1_MATCFG_MASK)</span></div>
<div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad7a49725cb6ce121e7d5938ac73ed7b7"> 6503</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG_MASK                  0x3000000u</span></div>
<div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8a63d956edf57e2461b35ee795b615c0"> 6504</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG_SHIFT                 24u</span></div>
<div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad2a83035cd3c81da164c88ef6efa4eec"> 6505</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG_WIDTH                 2u</span></div>
<div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga58cc458353082d9b616398d39221b95a"> 6506</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_PINCFG_SHIFT))&amp;LPSPI_CFGR1_PINCFG_MASK)</span></div>
<div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2c5c46a2df6f05c5cb5e46787264f786"> 6507</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG_MASK                  0x4000000u</span></div>
<div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0fc4006f18b17c4bed43f2b9deb6972f"> 6508</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG_SHIFT                 26u</span></div>
<div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga23035e8ea72e03b5b2b4a4781f9d535a"> 6509</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG_WIDTH                 1u</span></div>
<div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4554b0e9d442cdd8f481634945d876e6"> 6510</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_OUTCFG_SHIFT))&amp;LPSPI_CFGR1_OUTCFG_MASK)</span></div>
<div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga976ca0dfc835c54c315adc0dbb6fdbbe"> 6511</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG_MASK                  0x8000000u</span></div>
<div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3c759901643fd40e87e4c033b0193e0d"> 6512</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG_SHIFT                 27u</span></div>
<div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf628f3ff63ac5a25efdb9d70b722205e"> 6513</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG_WIDTH                 1u</span></div>
<div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga55be629a7580cc77ff8c8120c04baa5b"> 6514</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_PCSCFG_SHIFT))&amp;LPSPI_CFGR1_PCSCFG_MASK)</span></div>
<div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;<span class="comment">/* DMR0 Bit Fields */</span></div>
<div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga907d0ec5c44ba8ef4507ed298ffe9ccb"> 6516</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae2e913214f1104802545b788f94b1fce"> 6517</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0_SHIFT                  0u</span></div>
<div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadfb3532334acf3bd9c666e2d9f29c964"> 6518</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0_WIDTH                  32u</span></div>
<div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga49cbc5e6dbdabee277fbe6728f60cfd4"> 6519</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DMR0_MATCH0_SHIFT))&amp;LPSPI_DMR0_MATCH0_MASK)</span></div>
<div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="comment">/* DMR1 Bit Fields */</span></div>
<div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gace1ca4f08ef57bb01d0c154cc217dac8"> 6521</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf0b6b8dfcc01049f1273f3432119d359"> 6522</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1_SHIFT                  0u</span></div>
<div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad6a8cf70e035c770b17bf6b29e7f3fe1"> 6523</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1_WIDTH                  32u</span></div>
<div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga253f1b28e409069861ae83f6c7bc80ab"> 6524</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DMR1_MATCH1_SHIFT))&amp;LPSPI_DMR1_MATCH1_MASK)</span></div>
<div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="comment">/* CCR Bit Fields */</span></div>
<div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga82ef965ba550217a2c684491fd590155"> 6526</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV_MASK                    0xFFu</span></div>
<div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafd1c4b410a7f6dea3ee5d2c04cc5c87f"> 6527</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV_SHIFT                   0u</span></div>
<div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga51f5f88f41367e218cb0ce5171e696b7"> 6528</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV_WIDTH                   8u</span></div>
<div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga462b703f406d0d309ac8efd52441f2f0"> 6529</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_SCKDIV_SHIFT))&amp;LPSPI_CCR_SCKDIV_MASK)</span></div>
<div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab9621c9f24d958ddc556ce67896fc6e7"> 6530</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT_MASK                       0xFF00u</span></div>
<div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6afd41661476cea83ec6ae2876ee3848"> 6531</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT_SHIFT                      8u</span></div>
<div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf1954b3225a7752f83526adea60f5d9c"> 6532</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT_WIDTH                      8u</span></div>
<div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadee184f2abc9fb845d4fec776015b1b7"> 6533</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_DBT_SHIFT))&amp;LPSPI_CCR_DBT_MASK)</span></div>
<div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga26ef30e9a84025572af6dbd572edaa22"> 6534</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga23fef6215812fc42524ffc14f2ec98a5"> 6535</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK_SHIFT                   16u</span></div>
<div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga06c13ad834cd4bb4ec0d2e045eb8f6d5"> 6536</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK_WIDTH                   8u</span></div>
<div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf14bcf88b2a6e369e019af2ab2d78ad2"> 6537</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_PCSSCK_SHIFT))&amp;LPSPI_CCR_PCSSCK_MASK)</span></div>
<div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaff70cd3269587d8611b721f37dbdceb3"> 6538</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS_MASK                    0xFF000000u</span></div>
<div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9462c29a4cc1c551fcec1ae6f43891d6"> 6539</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS_SHIFT                   24u</span></div>
<div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6fdd5ce3c92faf25c938823f7a003dfc"> 6540</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS_WIDTH                   8u</span></div>
<div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga35fa867aaaf16b867061af06169d97d0"> 6541</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_SCKPCS_SHIFT))&amp;LPSPI_CCR_SCKPCS_MASK)</span></div>
<div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="comment">/* FCR Bit Fields */</span></div>
<div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf923b40649e97b8e4f38c8863ed659a1"> 6543</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER_MASK                   0x3u</span></div>
<div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9b845f4db28e1146a0dc055976587f7e"> 6544</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER_SHIFT                  0u</span></div>
<div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9a0caf104b9020adf6be44a0a56617be"> 6545</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER_WIDTH                  2u</span></div>
<div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa4cf522ee6601a568feb6570a23c39ab"> 6546</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FCR_TXWATER_SHIFT))&amp;LPSPI_FCR_TXWATER_MASK)</span></div>
<div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6fb40ef0d71d7365704e74e481392c8a"> 6547</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER_MASK                   0x30000u</span></div>
<div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga274712ae4a3edf745ea3ae5e68590b55"> 6548</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER_SHIFT                  16u</span></div>
<div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaeff59f053857805202d77bc83f6a91da"> 6549</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER_WIDTH                  2u</span></div>
<div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa8de35b900dd8218f516c648ddad9f5a"> 6550</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FCR_RXWATER_SHIFT))&amp;LPSPI_FCR_RXWATER_MASK)</span></div>
<div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="comment">/* FSR Bit Fields */</span></div>
<div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac5c20f943297b77c28725d6b11306ac6"> 6552</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT_MASK                   0x7u</span></div>
<div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0c606ac69e870b09efbda8f0d82aaca3"> 6553</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT_SHIFT                  0u</span></div>
<div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa4cde9945cd14afb6050bdd0b8de5f57"> 6554</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT_WIDTH                  3u</span></div>
<div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga21f417e0011323d2dbfe0809f3c06068"> 6555</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FSR_TXCOUNT_SHIFT))&amp;LPSPI_FSR_TXCOUNT_MASK)</span></div>
<div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga14bdb68d150866eab44b4105b6c3af87"> 6556</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT_MASK                   0x70000u</span></div>
<div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6465e6a9b3a86b760b7b857ee1fdc940"> 6557</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT_SHIFT                  16u</span></div>
<div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9a6c3c23c03bfd658dcd8dae1bed69fe"> 6558</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT_WIDTH                  3u</span></div>
<div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga02e78646c4552a325fd6ff2b3e547f45"> 6559</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FSR_RXCOUNT_SHIFT))&amp;LPSPI_FSR_RXCOUNT_MASK)</span></div>
<div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad941f37c05931346ba7eb8934089bb8b"> 6561</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ_MASK                   0xFFFu</span></div>
<div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafabd0b47dc12e0096c019d359582c460"> 6562</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ_SHIFT                  0u</span></div>
<div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4022bb6ff2be6c100dd4b3c3eb205c07"> 6563</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ_WIDTH                  12u</span></div>
<div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga63643e617b2bbaa52d14c928d21c1927"> 6564</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_FRAMESZ_SHIFT))&amp;LPSPI_TCR_FRAMESZ_MASK)</span></div>
<div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga661060087f94205475e10b2784fe223d"> 6565</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH_MASK                     0x30000u</span></div>
<div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga48a080a5d4fc4b629fc7b4a4440143f2"> 6566</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH_SHIFT                    16u</span></div>
<div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaaa09fb1638d91b4a74a8cf3f6d0c2e3e"> 6567</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH_WIDTH                    2u</span></div>
<div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac9e470a52d666fdeee3b9bc244097dfc"> 6568</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_WIDTH_SHIFT))&amp;LPSPI_TCR_WIDTH_MASK)</span></div>
<div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga38dff419c49370e30ceb26a86f8171a4"> 6569</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK_MASK                     0x40000u</span></div>
<div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7c21184b421be80bfd40fbe475f5906d"> 6570</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK_SHIFT                    18u</span></div>
<div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa455131dada8fc09646c9ca9d11af9a0"> 6571</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK_WIDTH                    1u</span></div>
<div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae9eff8859dc70f4f0159eac744d2d6e5"> 6572</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_TXMSK_SHIFT))&amp;LPSPI_TCR_TXMSK_MASK)</span></div>
<div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad838e198445b00785a833362951736c1"> 6573</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK_MASK                     0x80000u</span></div>
<div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaac3e8ad910f0fc6b960e4bd81ea8f6f2"> 6574</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK_SHIFT                    19u</span></div>
<div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4cf75ebfe7728b2c049a82674000a963"> 6575</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK_WIDTH                    1u</span></div>
<div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga70de1099fc8c096f2d62caaa51966d22"> 6576</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_RXMSK_SHIFT))&amp;LPSPI_TCR_RXMSK_MASK)</span></div>
<div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacf9e4132e82713ae3e0245a1e64c19c7"> 6577</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC_MASK                     0x100000u</span></div>
<div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf1e9894fd58fe720db63236117ba51bc"> 6578</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC_SHIFT                    20u</span></div>
<div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf7bcc396be325b765eb6b8d892e9ae5c"> 6579</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC_WIDTH                    1u</span></div>
<div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa5ddb0f13b43b7a49314399a7090ac57"> 6580</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CONTC_SHIFT))&amp;LPSPI_TCR_CONTC_MASK)</span></div>
<div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6710111bf5473b8787106266337e84cd"> 6581</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT_MASK                      0x200000u</span></div>
<div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7b79b7eb38ec73666b01fd8ad351eaee"> 6582</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT_SHIFT                     21u</span></div>
<div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf2b25e12bf4bef220092a0393ec31511"> 6583</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT_WIDTH                     1u</span></div>
<div class="line"><a name="l06584"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga36da27613f2c5232c61b9115c0ef5f7d"> 6584</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CONT_SHIFT))&amp;LPSPI_TCR_CONT_MASK)</span></div>
<div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacd4a92e1c06f9c52de83d4d12f5de7ab"> 6585</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW_MASK                      0x400000u</span></div>
<div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga246174d1d7424b1f9fa7f6b5386ae868"> 6586</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW_SHIFT                     22u</span></div>
<div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaab9e54fd218b7e44e20a93c5cf46d3cc"> 6587</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW_WIDTH                     1u</span></div>
<div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac04df0b10a28b6f13344f272b1bc2715"> 6588</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_BYSW_SHIFT))&amp;LPSPI_TCR_BYSW_MASK)</span></div>
<div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga739cd406ca2fe175e12123788ccda4eb"> 6589</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF_MASK                      0x800000u</span></div>
<div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaecac64abd28c7bcb370a5d5bc8784456"> 6590</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF_SHIFT                     23u</span></div>
<div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf6c8f579723f728a09e232b2bc442567"> 6591</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF_WIDTH                     1u</span></div>
<div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8025c2f357d6217edbe498dce3d46f39"> 6592</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_LSBF_SHIFT))&amp;LPSPI_TCR_LSBF_MASK)</span></div>
<div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1c601b0752c0fef312d33ebf78630114"> 6593</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS_MASK                       0x3000000u</span></div>
<div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga721f8c002ec5376de3148a74247f0b5a"> 6594</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS_SHIFT                      24u</span></div>
<div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf065e353981d6fcea6430207886ab604"> 6595</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS_WIDTH                      2u</span></div>
<div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaad93fdcdb616f52b627713608b898e77"> 6596</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_PCS_SHIFT))&amp;LPSPI_TCR_PCS_MASK)</span></div>
<div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga726ae4b3dffabfa2b7b5734b30b2daf8"> 6597</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE_MASK                  0x38000000u</span></div>
<div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga795b6df145648c661bc23189c825a4a3"> 6598</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE_SHIFT                 27u</span></div>
<div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga193713cc2f7c72087dab1389d5ac259a"> 6599</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE_WIDTH                 3u</span></div>
<div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6da49d88e7084b7fe838b7173b26303b"> 6600</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_PRESCALE_SHIFT))&amp;LPSPI_TCR_PRESCALE_MASK)</span></div>
<div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9d21875b3e9f43c9f01a2bc4d7bb24e3"> 6601</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA_MASK                      0x40000000u</span></div>
<div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8918cef04c3cf60cdf18fbcb6e94631d"> 6602</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA_SHIFT                     30u</span></div>
<div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1d6d901651ab5ee35834b63a339bc3a7"> 6603</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA_WIDTH                     1u</span></div>
<div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2e2641dd90191e9c0be304f580d95265"> 6604</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CPHA_SHIFT))&amp;LPSPI_TCR_CPHA_MASK)</span></div>
<div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1b8f1597b43333468b86e1222feab86c"> 6605</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL_MASK                      0x80000000u</span></div>
<div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad2529d2f2281d9a1c39f4a46f67217dc"> 6606</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL_SHIFT                     31u</span></div>
<div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae593574c6eb4b841d308c9561a385090"> 6607</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL_WIDTH                     1u</span></div>
<div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga37e700b06e97c36abe291192e4bc62c6"> 6608</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CPOL_SHIFT))&amp;LPSPI_TCR_CPOL_MASK)</span></div>
<div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="comment">/* TDR Bit Fields */</span></div>
<div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa0d22d1b1c548922067628a6b0b455f5"> 6610</a></span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaea4890ab4de9bace27a942cbcafa2386"> 6611</a></span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA_SHIFT                     0u</span></div>
<div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaffeceb0d93828288020ef38b8e1494f8"> 6612</a></span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA_WIDTH                     32u</span></div>
<div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad45a8ee08292729cfd7185ae5ea386cc"> 6613</a></span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TDR_DATA_SHIFT))&amp;LPSPI_TDR_DATA_MASK)</span></div>
<div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="comment">/* RSR Bit Fields */</span></div>
<div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3bacbbb1c95de293b9787f093dd2c49d"> 6615</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF_MASK                       0x1u</span></div>
<div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga243f1dc8c80f4c6e2fe03741d61196d1"> 6616</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF_SHIFT                      0u</span></div>
<div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4a8d28364a28f94870cc75994c3d164b"> 6617</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF_WIDTH                      1u</span></div>
<div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacebe6016000755a64d8d2f7529fc18a4"> 6618</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_RSR_SOF_SHIFT))&amp;LPSPI_RSR_SOF_MASK)</span></div>
<div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa10ac01d24ba8210d7e2046a45c0a9c5"> 6619</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY_MASK                   0x2u</span></div>
<div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0dfa3ad1cfc3ac13e2df66132617c470"> 6620</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY_SHIFT                  1u</span></div>
<div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga94b6ff1b528a8b54ff1597808dfeff45"> 6621</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY_WIDTH                  1u</span></div>
<div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7b340da8371426cdb7d469cbdbb65734"> 6622</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_RSR_RXEMPTY_SHIFT))&amp;LPSPI_RSR_RXEMPTY_MASK)</span></div>
<div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="comment">/* RDR Bit Fields */</span></div>
<div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab7cf7127337bf91daed7e71323e57510"> 6624</a></span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf06835e1068c15cd538cfed6915d43b9"> 6625</a></span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA_SHIFT                     0u</span></div>
<div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad033ccadb96955b0a54a71d9e62e9ec7"> 6626</a></span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA_WIDTH                     32u</span></div>
<div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae5619d5e51686a719543b588c7effc19"> 6627</a></span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_RDR_DATA_SHIFT))&amp;LPSPI_RDR_DATA_MASK)</span></div>
<div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160; <span class="comment">/* end of group LPSPI_Register_Masks */</span></div>
<div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;</div>
<div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160; <span class="comment">/* end of group LPSPI_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;</div>
<div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;</div>
<div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div>
<div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;</div>
<div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html"> 6652</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a446eda0fdd620669276017c4f32f0926"> 6653</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a446eda0fdd620669276017c4f32f0926">CSR</a>;                               </div>
<div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a3a5d817e8c75ceee3cd1e5ba473b18f0"> 6654</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a3a5d817e8c75ceee3cd1e5ba473b18f0">PSR</a>;                               </div>
<div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#ae0c4ddfad355575fb929fe5bb773c8c4"> 6655</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#ae0c4ddfad355575fb929fe5bb773c8c4">CMR</a>;                               </div>
<div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a4c08aaa1094eb8eece8db673ca464e9b"> 6656</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a4c08aaa1094eb8eece8db673ca464e9b">CNR</a>;                               </div>
<div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;} <a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a>, *<a class="code" href="group___l_p_t_m_r___peripheral___access___layer.html#ga52c31e0582a47d2a19155fb601b708ce">LPTMR_MemMapPtr</a>;</div>
<div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;</div>
<div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gaf831dacfc54d96a060f5c95c43a0c6b2"> 6660</a></span>&#160;<span class="preprocessor">#define LPTMR_INSTANCE_COUNT                     (1u)</span></div>
<div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;</div>
<div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;</div>
<div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga024f362857a8b928d96cf3b3f5106793"> 6665</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div>
<div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;</div>
<div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 6667</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div>
<div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;</div>
<div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga62b4c0fde534c2c09ef0c30b3c4bb0e3"> 6669</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_ADDRS                         { LPTMR0_BASE }</span></div>
<div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;</div>
<div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gac92660dedc63be48d689d43efc9f2c82"> 6671</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0 }</span></div>
<div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;</div>
<div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga8b0ce4b04d56dc70e11ec36b5e5dbe34"> 6673</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS_ARR_COUNT                     (1u)</span></div>
<div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;</div>
<div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gabb669dc3508b85df67279e1dec81b827"> 6675</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS_CH_COUNT                      (1u)</span></div>
<div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;</div>
<div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga5bf0032641d320fc7d486d703800c729"> 6677</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS                               { LPTMR0_IRQn }</span></div>
<div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;</div>
<div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div>
<div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;</div>
<div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4ed197f1cb8d0e954324b4854ff14a83"> 6689</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div>
<div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gada00f24f79b11a91e8404b4531d66733"> 6690</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0u</span></div>
<div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gab1c8cee0d1f36981a778a39c301df651"> 6691</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_WIDTH                      1u</span></div>
<div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga2d463266c93a8ea90414fe03376fc4b4"> 6692</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TEN_SHIFT))&amp;LPTMR_CSR_TEN_MASK)</span></div>
<div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga57ee593a57d844d7bb4b87c127765558"> 6693</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div>
<div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaeac406c6a48e15c6ec5784fb891b51b6"> 6694</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1u</span></div>
<div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga0a517e42758529703ef053633b07811e"> 6695</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_WIDTH                      1u</span></div>
<div class="line"><a name="l06696"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga70acbad9a0f6b766e5b9b3b79a6cf7e8"> 6696</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TMS_SHIFT))&amp;LPTMR_CSR_TMS_MASK)</span></div>
<div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaca581598c0f319b0002deda730479842"> 6697</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div>
<div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaee3d1b59f30f6217f1f74b18cf973c4a"> 6698</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2u</span></div>
<div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga94f19d9bcd4ae56b25b6d6b8465028d1"> 6699</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_WIDTH                      1u</span></div>
<div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaa20d608158c683144f5b9ec98fd7c01c"> 6700</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TFC_SHIFT))&amp;LPTMR_CSR_TFC_MASK)</span></div>
<div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga020eee1550f2943c10d51f8b56930e62"> 6701</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div>
<div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga62be70d70bd4e88e26e5cc8437f6fd55"> 6702</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3u</span></div>
<div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabf0d154e29e219118d7e30cd3a51e7c6"> 6703</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_WIDTH                      1u</span></div>
<div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga88a9bc6319f7f3002ca10f85ab87a4db"> 6704</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPP_SHIFT))&amp;LPTMR_CSR_TPP_MASK)</span></div>
<div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3502ccff1cbdb70bb99b73c035ab1e19"> 6705</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div>
<div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7759d842742bfedd91788d41ef12fb8d"> 6706</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4u</span></div>
<div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga72ff98681bbcb7010ec5c3c52a7b0bd5"> 6707</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_WIDTH                      2u</span></div>
<div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gac9a5296718b4ce691d3ea7be07b20a79"> 6708</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div>
<div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabb726cb43d5f6ee38339048c69a5f086"> 6709</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div>
<div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaaedba0195b3abfcae6e8669f84f39d5d"> 6710</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6u</span></div>
<div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga949f5dfaf83f4164c0a7ae5258df1296"> 6711</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_WIDTH                      1u</span></div>
<div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaaab1ebe815e3f703598a3085f5af16f3"> 6712</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TIE_SHIFT))&amp;LPTMR_CSR_TIE_MASK)</span></div>
<div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga13b5dd6085ca2a8cf0f06550b7557b6b"> 6713</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div>
<div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga0ffa48fac670327deffc2e17ef1dea68"> 6714</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7u</span></div>
<div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga51d39202c4da6c1f24aa3fe99ba0d6ae"> 6715</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_WIDTH                      1u</span></div>
<div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga10091a3658c26e8100c0434016300bbd"> 6716</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TCF_SHIFT))&amp;LPTMR_CSR_TCF_MASK)</span></div>
<div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga185d5ca07c708ca5958736289a21022e"> 6717</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE_MASK                      0x100u</span></div>
<div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaac06ce1596f96935710e1a14ff348c29"> 6718</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE_SHIFT                     8u</span></div>
<div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga078981a34cc8de96a4715479b7a250ea"> 6719</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE_WIDTH                     1u</span></div>
<div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga04eed6db1f89f0d79e73dc4f3e45b7de"> 6720</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TDRE_SHIFT))&amp;LPTMR_CSR_TDRE_MASK)</span></div>
<div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div>
<div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga40daa10db43ec0c0a1944e6289ca29cc"> 6722</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div>
<div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaf258bce874ad60601d6d76cefc72c52e"> 6723</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0u</span></div>
<div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga227598a2a8f7f2ed8aa43c2d3c1f4e26"> 6724</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_WIDTH                      2u</span></div>
<div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga6b5b85beaa5760eaa1b5e0fd252bf9a2"> 6725</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div>
<div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gab3daae6085cf702b31db5be78fe03872"> 6726</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div>
<div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4bb5021e396db697f5e597fdcdc222e3"> 6727</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2u</span></div>
<div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4cfb26506512af04a91f932ab044d0ca"> 6728</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_WIDTH                     1u</span></div>
<div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gadb4161906b992645b1c1efb656089330"> 6729</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PBYP_SHIFT))&amp;LPTMR_PSR_PBYP_MASK)</span></div>
<div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga93a6fe3fb169a73716a837cedb92dbef"> 6730</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div>
<div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7ed76902e13634d0c543ade3ef47525a"> 6731</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3u</span></div>
<div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4a513c55e0dc80c435c33feafd118ffa"> 6732</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_WIDTH                 4u</span></div>
<div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaeb71c6e1dd5200d74099db29087a59e3"> 6733</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div>
<div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div>
<div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga55cc95c022500b353f1724f2cbfe7a8f"> 6735</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae1a525e22dc8b9c6960ae2e859a64232"> 6736</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0u</span></div>
<div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga223e03bc3ae65b2b9be7150800a93cf1"> 6737</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_WIDTH                  16u</span></div>
<div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae5d4cd399ca7bee0964efa18b131a7a9"> 6738</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div>
<div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div>
<div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga134708aff0fe3bd31d703e32966c08fc"> 6740</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3769a974a3d95250e32bb154fa134c3f"> 6741</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0u</span></div>
<div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gad88f9ee703f0520c1915859acde19135"> 6742</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_WIDTH                  16u</span></div>
<div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga2acac25722b0527dbb388488e26850f3"> 6743</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div>
<div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div>
<div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;</div>
<div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;</div>
<div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;</div>
<div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;<span class="comment">   -- LPUART Peripheral Access Layer</span></div>
<div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;</div>
<div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html"> 6768</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#ab7c35534225a1aae1c9121a1964fc40a"> 6769</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#ab7c35534225a1aae1c9121a1964fc40a">VERID</a>;                             </div>
<div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#aecf4c04595fd544b547ded0e511a568c"> 6770</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#aecf4c04595fd544b547ded0e511a568c">PARAM</a>;                             </div>
<div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a26ad82de85add2a19ca5b09f7aab5795"> 6771</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a26ad82de85add2a19ca5b09f7aab5795">GLOBAL</a>;                            </div>
<div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a6e850c3266baa6da1d6a6d356d801db7"> 6772</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a6e850c3266baa6da1d6a6d356d801db7">PINCFG</a>;                            </div>
<div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#ae21b008c44cd8a16c99903f87cb87d5f"> 6773</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#ae21b008c44cd8a16c99903f87cb87d5f">BAUD</a>;                              </div>
<div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a600a8724a82efe4028e2b4fd3e8e61fe"> 6774</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a600a8724a82efe4028e2b4fd3e8e61fe">STAT</a>;                              </div>
<div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#acc539c9ddc2ca217f7977155acbead90"> 6775</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#acc539c9ddc2ca217f7977155acbead90">CTRL</a>;                              </div>
<div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a8bfddf7d1e1268f76bc1276ef7356150"> 6776</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a8bfddf7d1e1268f76bc1276ef7356150">DATA</a>;                              </div>
<div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a5bc88e5eb70c78eec2a807f64fdaadf8"> 6777</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a5bc88e5eb70c78eec2a807f64fdaadf8">MATCH</a>;                             </div>
<div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#ac6117c62293c8b2fed245bc7a55ad294"> 6778</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#ac6117c62293c8b2fed245bc7a55ad294">MODIR</a>;                             </div>
<div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a4770968e8fbfc6f761621ef4144f85f2"> 6779</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a4770968e8fbfc6f761621ef4144f85f2">FIFO</a>;                              </div>
<div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a59503c59534b24376a90e460f71e8495"> 6780</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a59503c59534b24376a90e460f71e8495">WATER</a>;                             </div>
<div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;} <a class="code" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a>, *<a class="code" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gab1637be1717d400faede611a8fbc25da">LPUART_MemMapPtr</a>;</div>
<div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;</div>
<div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga928c2245e995db36b9e1e42ed00f7398"> 6784</a></span>&#160;<span class="preprocessor">#define LPUART_INSTANCE_COUNT                    (2u)</span></div>
<div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;</div>
<div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;</div>
<div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="comment">/* LPUART - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga8d65c662026d150cdf0aa1e586fde2cb"> 6789</a></span>&#160;<span class="preprocessor">#define LPUART0_BASE                             (0x4006A000u)</span></div>
<div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;</div>
<div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5b2895bb50a19a21ddb954c28977629b"> 6791</a></span>&#160;<span class="preprocessor">#define LPUART0                                  ((LPUART_Type *)LPUART0_BASE)</span></div>
<div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;</div>
<div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga42584c807077cea9525819eaf29c7e34"> 6793</a></span>&#160;<span class="preprocessor">#define LPUART1_BASE                             (0x4006B000u)</span></div>
<div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;</div>
<div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9"> 6795</a></span>&#160;<span class="preprocessor">#define LPUART1                                  ((LPUART_Type *)LPUART1_BASE)</span></div>
<div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;</div>
<div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5c0c0d1905e4cb91614fe021176e8178"> 6797</a></span>&#160;<span class="preprocessor">#define LPUART_BASE_ADDRS                        { LPUART0_BASE, LPUART1_BASE }</span></div>
<div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;</div>
<div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga23d9c24323d49602ca4e69ed873982de"> 6799</a></span>&#160;<span class="preprocessor">#define LPUART_BASE_PTRS                         { LPUART0, LPUART1 }</span></div>
<div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;</div>
<div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga3cedaef64e624cb3f651b36bd46d31ab"> 6801</a></span>&#160;<span class="preprocessor">#define LPUART_IRQS_ARR_COUNT                    (1u)</span></div>
<div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;</div>
<div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga3290bd65d1c90e3d7a179ee17d426a46"> 6803</a></span>&#160;<span class="preprocessor">#define LPUART_RX_TX_IRQS_CH_COUNT               (1u)</span></div>
<div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;</div>
<div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5fc5deafd2728edf687f15b780aa116b"> 6805</a></span>&#160;<span class="preprocessor">#define LPUART_RX_TX_IRQS                        { LPUART0_RxTx_IRQn, LPUART1_RxTx_IRQn }</span></div>
<div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;</div>
<div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="comment">   -- LPUART Register Masks</span></div>
<div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;</div>
<div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2a7a1ec3eb7457dd042b51b5aa8ea7dd"> 6817</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE_MASK                0xFFFFu</span></div>
<div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5523973ce84f21a01132d042ab8cad12"> 6818</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE_SHIFT               0u</span></div>
<div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa1ef56952203789a0c1c92b6c0f9ad0a"> 6819</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE_WIDTH               16u</span></div>
<div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafad050d8bf2bbba8abd6c3aef46fe581"> 6820</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_VERID_FEATURE_SHIFT))&amp;LPUART_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa67186235bac564f375b6eb9771bca79"> 6821</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR_MASK                  0xFF0000u</span></div>
<div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7ea98650d0be15ef491ac006068ddd22"> 6822</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR_SHIFT                 16u</span></div>
<div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad7fb344bd7545942f450dbde9b8ebc5f"> 6823</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR_WIDTH                 8u</span></div>
<div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab9491d96580df4f5153c920b2d0f817b"> 6824</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_VERID_MINOR_SHIFT))&amp;LPUART_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0904f24fd06d6577911d7f2fac2e2055"> 6825</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac6532165c995784143ec7bdc3e0549dc"> 6826</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR_SHIFT                 24u</span></div>
<div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7a1017555524989b6e533ac113ee4fe0"> 6827</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR_WIDTH                 8u</span></div>
<div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf6fc0b95552359a2a313dc9a02a67355"> 6828</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_VERID_MAJOR_SHIFT))&amp;LPUART_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga76cac393909813c54cd578b687b1e102"> 6830</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO_MASK                 0xFFu</span></div>
<div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab1e89ce5a2e5ba5610932a3dbf67295a"> 6831</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO_SHIFT                0u</span></div>
<div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6324c5d457ec342404ec4d7955e6fea9"> 6832</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO_WIDTH                8u</span></div>
<div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6f80295ea51528bf7f535e8272e61200"> 6833</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_PARAM_TXFIFO_SHIFT))&amp;LPUART_PARAM_TXFIFO_MASK)</span></div>
<div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0392bbd224e20cf8d8cda3db4bfc1a94"> 6834</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO_MASK                 0xFF00u</span></div>
<div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4173b08216a5d86f56e3914153870500"> 6835</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO_SHIFT                8u</span></div>
<div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga974408f517dcbe4be812a62545ed01e9"> 6836</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO_WIDTH                8u</span></div>
<div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2ed00ca8969b1d20260e5685cb08c624"> 6837</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_PARAM_RXFIFO_SHIFT))&amp;LPUART_PARAM_RXFIFO_MASK)</span></div>
<div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="comment">/* GLOBAL Bit Fields */</span></div>
<div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac836656d6254b0eb9b688226e7e6542d"> 6839</a></span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST_MASK                   0x2u</span></div>
<div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga342051e7e0b6217a67a91e7cb6b9e110"> 6840</a></span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST_SHIFT                  1u</span></div>
<div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga68b4bc25acbea6bb76a46b26f03687bc"> 6841</a></span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST_WIDTH                  1u</span></div>
<div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac0700f25a7e943be53d4830a3c88152e"> 6842</a></span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_GLOBAL_RST_SHIFT))&amp;LPUART_GLOBAL_RST_MASK)</span></div>
<div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;<span class="comment">/* PINCFG Bit Fields */</span></div>
<div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga83cae29d7e87c2efac5728d2d05eeb9a"> 6844</a></span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL_MASK                0x3u</span></div>
<div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac01b08254520138f6a31992ec3eff252"> 6845</a></span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL_SHIFT               0u</span></div>
<div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad6a184adae186a2578c306049a909050"> 6846</a></span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL_WIDTH               2u</span></div>
<div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1cc95068ccf88a7f9e3f478ac61ded4d"> 6847</a></span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_PINCFG_TRGSEL_SHIFT))&amp;LPUART_PINCFG_TRGSEL_MASK)</span></div>
<div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="comment">/* BAUD Bit Fields */</span></div>
<div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf5ebc9e0bbd9cfb0461c2e47c882dfd2"> 6849</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_MASK                     0x1FFFu</span></div>
<div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1792ebb16e8fa96c046706414e68536b"> 6850</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_SHIFT                    0u</span></div>
<div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga05ffed7b645f82fe3a07cdce40dbd9e9"> 6851</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_WIDTH                    13u</span></div>
<div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae5e069e0de0abe937ecdb45a9090e17c"> 6852</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_SBR_SHIFT))&amp;LPUART_BAUD_SBR_MASK)</span></div>
<div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga728723a3258162036c6f4665bce313f6"> 6853</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_MASK                    0x2000u</span></div>
<div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gace90162bfb929a75c628e763a2b48d64"> 6854</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_SHIFT                   13u</span></div>
<div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga032ded2840c2d14974c6e5e4fe9c45b0"> 6855</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_WIDTH                   1u</span></div>
<div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2a0d8d069fbc8af61c33523fb359c4ca"> 6856</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_SBNS_SHIFT))&amp;LPUART_BAUD_SBNS_MASK)</span></div>
<div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6102ea87786499722af536351cb0ae0e"> 6857</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_MASK                 0x4000u</span></div>
<div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga685125187e80c136d77d1069057f06a4"> 6858</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_SHIFT                14u</span></div>
<div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadecb0af81c03c8a15f163a88920f563a"> 6859</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_WIDTH                1u</span></div>
<div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2dad86fa70d269b89833420ad5160bb1"> 6860</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RXEDGIE_SHIFT))&amp;LPUART_BAUD_RXEDGIE_MASK)</span></div>
<div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa99df5ebffee879a29dd54bb9589ea39"> 6861</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_MASK                  0x8000u</span></div>
<div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad8af1d56b921eb311d3bc010ac371e37"> 6862</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_SHIFT                 15u</span></div>
<div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3b7f502c290e4ac1931a230c5ebdb6ca"> 6863</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_WIDTH                 1u</span></div>
<div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga84e70d0df29b0c8b5d51cf3ee082ecaf"> 6864</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_LBKDIE_SHIFT))&amp;LPUART_BAUD_LBKDIE_MASK)</span></div>
<div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6cc09978510e9e2d5f956363bbdf82a0"> 6865</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_MASK               0x10000u</span></div>
<div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7e405b396cace095b81ed780012d86c7"> 6866</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_SHIFT              16u</span></div>
<div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad6a20a2250e8f1a4ef5d5f94618f5a25"> 6867</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_WIDTH              1u</span></div>
<div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga34aa41c12f20f3752eaec844e0405241"> 6868</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RESYNCDIS_SHIFT))&amp;LPUART_BAUD_RESYNCDIS_MASK)</span></div>
<div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga156a0b468b75f5f08936a3c2e362b4e0"> 6869</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_MASK                0x20000u</span></div>
<div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b06b54fce5fa2033a7cb768262a3726"> 6870</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_SHIFT               17u</span></div>
<div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga74496200c37544bab1535b4b3ec5b01c"> 6871</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_WIDTH               1u</span></div>
<div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga98e603c44f1bbb911f4e0c5f45921461"> 6872</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_BOTHEDGE_SHIFT))&amp;LPUART_BAUD_BOTHEDGE_MASK)</span></div>
<div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga69b9e9a03f3049414148e29a763a3327"> 6873</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_MASK                  0xC0000u</span></div>
<div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2d27b42ee91c7cb1e00ae3ba4479229c"> 6874</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_SHIFT                 18u</span></div>
<div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae3891a003c1386f96a183fe536c960f7"> 6875</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_WIDTH                 2u</span></div>
<div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0ca7f13d3e9cc681dec50f1a13afd8ae"> 6876</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_MATCFG_SHIFT))&amp;LPUART_BAUD_MATCFG_MASK)</span></div>
<div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga364114b02444dbeb90b22cc28d550c6d"> 6877</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE_MASK                  0x100000u</span></div>
<div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7f0cb27f2ab68d5b98f98cffea4be569"> 6878</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE_SHIFT                 20u</span></div>
<div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1ab6459b51fac7e37e2eaf181cc02c17"> 6879</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE_WIDTH                 1u</span></div>
<div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac18f87bf70a9f743b5ddb680c8e8867b"> 6880</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RIDMAE_SHIFT))&amp;LPUART_BAUD_RIDMAE_MASK)</span></div>
<div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa464e21061a8b2b8c13ddfeb61ace931"> 6881</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_MASK                   0x200000u</span></div>
<div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa6be60b515146c12f6606c689be4b74e"> 6882</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_SHIFT                  21u</span></div>
<div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7d053d13500b4a6eb834c54977f794f8"> 6883</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_WIDTH                  1u</span></div>
<div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac113a4059505e18000c7241c7ae69e30"> 6884</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RDMAE_SHIFT))&amp;LPUART_BAUD_RDMAE_MASK)</span></div>
<div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga07a542d1e7372204c4f2d5a7e2683dd2"> 6885</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_MASK                   0x800000u</span></div>
<div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab8dfcf25d777a3faab01a2c0d3f77f46"> 6886</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_SHIFT                  23u</span></div>
<div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5ee73101b1b066890768cc7e826b585a"> 6887</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_WIDTH                  1u</span></div>
<div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab344f6a257369c71f9791155a18293ab"> 6888</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_TDMAE_SHIFT))&amp;LPUART_BAUD_TDMAE_MASK)</span></div>
<div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga62858ed7941164e100b9fce4d57cf114"> 6889</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_MASK                     0x1F000000u</span></div>
<div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3fae5d85be64ab5bb145a4fba6a515bd"> 6890</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_SHIFT                    24u</span></div>
<div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5245afed64dbc11515f245dd3dea0cb3"> 6891</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_WIDTH                    5u</span></div>
<div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabc7e9cc8f3cb53d2d96d4ed6922a1a72"> 6892</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_OSR_SHIFT))&amp;LPUART_BAUD_OSR_MASK)</span></div>
<div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad6353c4a7c33aab79903d95db1c63728"> 6893</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_MASK                     0x20000000u</span></div>
<div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1ca2e38f6fd32b950c4d3bd28c3d8750"> 6894</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_SHIFT                    29u</span></div>
<div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1b1adfee8d1a9b7e8f7c9ad41b76cd66"> 6895</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_WIDTH                    1u</span></div>
<div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6717e8631de1342a55e13a69be712c6b"> 6896</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_M10_SHIFT))&amp;LPUART_BAUD_M10_MASK)</span></div>
<div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga37c9103f49adbc40050282ed4c6f43ec"> 6897</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_MASK                   0x40000000u</span></div>
<div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8c8f14416135355e46ec5d0345fcba0a"> 6898</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_SHIFT                  30u</span></div>
<div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab212a625c6e746912c583f390ef7c82c"> 6899</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_WIDTH                  1u</span></div>
<div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5867bdfc3c681e4aa5a6d13d770f354b"> 6900</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_MAEN2_SHIFT))&amp;LPUART_BAUD_MAEN2_MASK)</span></div>
<div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2058e9d94b7e45009d7bc30523066e92"> 6901</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_MASK                   0x80000000u</span></div>
<div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa06c245c6a8effbb4a3d207716c44a43"> 6902</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_SHIFT                  31u</span></div>
<div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaedca94beae1c236e3ddef5741b4613ea"> 6903</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_WIDTH                  1u</span></div>
<div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaafa7f5bfea2b088812a7e929ca6cde21"> 6904</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_MAEN1_SHIFT))&amp;LPUART_BAUD_MAEN1_MASK)</span></div>
<div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div>
<div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab448ab1f4b8311a97814f60a7b0341f2"> 6906</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_MASK                    0x4000u</span></div>
<div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5e214ea9e5058041f1c8b9c26209eb90"> 6907</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_SHIFT                   14u</span></div>
<div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga067887efd46b27777bce92f53ebfb430"> 6908</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_WIDTH                   1u</span></div>
<div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0f2b6bcc9531971ad1a059cd64c4dcf3"> 6909</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_MA2F_SHIFT))&amp;LPUART_STAT_MA2F_MASK)</span></div>
<div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac9c67f85e56d6b2feaf825247f1df8fb"> 6910</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_MASK                    0x8000u</span></div>
<div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0073d96a82b97a6d3c5dd5782d0fc366"> 6911</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_SHIFT                   15u</span></div>
<div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadf639f913af09964d8a2a3724023e79f"> 6912</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_WIDTH                   1u</span></div>
<div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabc056f337efbb0ba2f56500ae9b3a3ce"> 6913</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_MA1F_SHIFT))&amp;LPUART_STAT_MA1F_MASK)</span></div>
<div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e50537fdcfd8f3c6b0b31bec75471f8"> 6914</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_MASK                      0x10000u</span></div>
<div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9a80212e9f92b06a2e246bcaf95d51b5"> 6915</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_SHIFT                     16u</span></div>
<div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga070d9a9e1c13cd58bc23100491334939"> 6916</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_WIDTH                     1u</span></div>
<div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9127682b1ede267c0066a514b0a48776"> 6917</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_PF_SHIFT))&amp;LPUART_STAT_PF_MASK)</span></div>
<div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae836c8c3b467890c3e412aac26e46ca1"> 6918</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_MASK                      0x20000u</span></div>
<div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaea08806016e20f5ab03918328d89cdf0"> 6919</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_SHIFT                     17u</span></div>
<div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab0110d7a265ff8e2fc4bd6f74c5fed64"> 6920</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_WIDTH                     1u</span></div>
<div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga80aa4410bdf0449dbab5188c527fc3fb"> 6921</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_FE_SHIFT))&amp;LPUART_STAT_FE_MASK)</span></div>
<div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9c634f037381367cfdccc71d5ffeea9c"> 6922</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_MASK                      0x40000u</span></div>
<div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafb6046993f32c5f3ea3ac2184ec07b5e"> 6923</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_SHIFT                     18u</span></div>
<div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1bc922f13700346c1f44397c9ed5898b"> 6924</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_WIDTH                     1u</span></div>
<div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4d7b65c97c2f4ae9d664e65254045e96"> 6925</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_NF_SHIFT))&amp;LPUART_STAT_NF_MASK)</span></div>
<div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8a36721c4a23256ef437be7600a7880c"> 6926</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_MASK                      0x80000u</span></div>
<div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga583539d0cfcf993232780316dfcda453"> 6927</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_SHIFT                     19u</span></div>
<div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6974b55ac6bc8d9efed351416d6b78a4"> 6928</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_WIDTH                     1u</span></div>
<div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0cefefd7244c2286d682ff605cae0e92"> 6929</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_OR_SHIFT))&amp;LPUART_STAT_OR_MASK)</span></div>
<div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6ee5dfab4b3b1742f0f359f3c6fa47ba"> 6930</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_MASK                    0x100000u</span></div>
<div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga14ad1ca675002e1f666f5a1b5a5f99c1"> 6931</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_SHIFT                   20u</span></div>
<div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabc185567952ea901b864d8b623ac30f9"> 6932</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_WIDTH                   1u</span></div>
<div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga72b9ae3f3d43d543780610290d4f7010"> 6933</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_IDLE_SHIFT))&amp;LPUART_STAT_IDLE_MASK)</span></div>
<div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga94bcae79520e9fe72c88e069ff294510"> 6934</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_MASK                    0x200000u</span></div>
<div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9676e4864893f3edfaccd42af5b9b549"> 6935</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_SHIFT                   21u</span></div>
<div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga53cc167ee89a08a50cc28c62b533cd15"> 6936</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_WIDTH                   1u</span></div>
<div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga319baade935c49930b7d92f064a2015e"> 6937</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RDRF_SHIFT))&amp;LPUART_STAT_RDRF_MASK)</span></div>
<div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad2e2b27d8822ee51c88ad0c1bc1a6643"> 6938</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_MASK                      0x400000u</span></div>
<div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad5cf6969a84a02c866869e8d1ee442bc"> 6939</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_SHIFT                     22u</span></div>
<div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad2bbd1095ad63c151b2aa5f1873d051f"> 6940</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_WIDTH                     1u</span></div>
<div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae7e5bac247cc91374584c2a08fc40b3d"> 6941</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_TC_SHIFT))&amp;LPUART_STAT_TC_MASK)</span></div>
<div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2653424b8554365ac4f27b206caa585f"> 6942</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_MASK                    0x800000u</span></div>
<div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5c82cd278da885962e4e82a379a171ae"> 6943</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_SHIFT                   23u</span></div>
<div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7dd0530d1c62e20a8923a4eb9cbef45c"> 6944</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_WIDTH                   1u</span></div>
<div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0e01085adf2e6872db60fd9b5bd3c096"> 6945</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_TDRE_SHIFT))&amp;LPUART_STAT_TDRE_MASK)</span></div>
<div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae270407ae3170ab35c03dde777ba89c7"> 6946</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_MASK                     0x1000000u</span></div>
<div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga714be6f396719fc672c346113227657e"> 6947</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_SHIFT                    24u</span></div>
<div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga83fb229faafef5b47b710a5ea45293ba"> 6948</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_WIDTH                    1u</span></div>
<div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga06f8acd94d6aadd000f7da67c815894d"> 6949</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RAF_SHIFT))&amp;LPUART_STAT_RAF_MASK)</span></div>
<div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5e042db2601f7805fd05c0ef9ebf7207"> 6950</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_MASK                   0x2000000u</span></div>
<div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5a9e8706b29e508202745f982c01cb94"> 6951</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_SHIFT                  25u</span></div>
<div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae49411e02802f27fbb8ec137755e44b6"> 6952</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_WIDTH                  1u</span></div>
<div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaca06584575a9b7f50d07a4f3ee8e103f"> 6953</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_LBKDE_SHIFT))&amp;LPUART_STAT_LBKDE_MASK)</span></div>
<div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa7c43c685dd95e006228e2709d87012d"> 6954</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_MASK                   0x4000000u</span></div>
<div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga30a4cc6ce8a95462963ec317c2310199"> 6955</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_SHIFT                  26u</span></div>
<div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga48ed0d9eb176a6d8b5af4c225f870bd6"> 6956</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_WIDTH                  1u</span></div>
<div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9cc8fb730dc076e37165ebf8b5bcd797"> 6957</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_BRK13_SHIFT))&amp;LPUART_STAT_BRK13_MASK)</span></div>
<div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf91fe72606540f8db9cec0634f026f2b"> 6958</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_MASK                   0x8000000u</span></div>
<div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab51aed4d5798683bda04d4706dfe561e"> 6959</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_SHIFT                  27u</span></div>
<div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7182911d823f87a86356149367aed7f7"> 6960</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_WIDTH                  1u</span></div>
<div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3262d7dcb54bf8bc6a224779a1e37955"> 6961</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RWUID_SHIFT))&amp;LPUART_STAT_RWUID_MASK)</span></div>
<div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga68ec887f10942a419fab1203a82b887c"> 6962</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_MASK                   0x10000000u</span></div>
<div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac6c1fb6dfc8a7c467ff1fc245d1d9658"> 6963</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_SHIFT                  28u</span></div>
<div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga174115db4d287cdfd5ff5f76ae6f52e1"> 6964</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_WIDTH                  1u</span></div>
<div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga697a099ddb91bacd2d7019dbe024fbf0"> 6965</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RXINV_SHIFT))&amp;LPUART_STAT_RXINV_MASK)</span></div>
<div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6a66985ca64f3d58bf51e7ab24ec0c5f"> 6966</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_MASK                    0x20000000u</span></div>
<div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab8e85b25cd3876d35aa805a3db31d4ac"> 6967</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_SHIFT                   29u</span></div>
<div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacf5f1318c732e9769c1eba37bd48f8eb"> 6968</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_WIDTH                   1u</span></div>
<div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8ad3760a1091e0e31b9561d718549475"> 6969</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_MSBF_SHIFT))&amp;LPUART_STAT_MSBF_MASK)</span></div>
<div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9954b895c4a600567b3201311a1ecd17"> 6970</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_MASK                 0x40000000u</span></div>
<div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac40757777f0d9dbb4345bd1a0b6250f3"> 6971</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_SHIFT                30u</span></div>
<div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga22846f91de63b8d481b1b5822458bf17"> 6972</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_WIDTH                1u</span></div>
<div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7de79e35652cc7a4bb224d2a232c144e"> 6973</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RXEDGIF_SHIFT))&amp;LPUART_STAT_RXEDGIF_MASK)</span></div>
<div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab764168568453cb511df6010d1fefaf5"> 6974</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_MASK                  0x80000000u</span></div>
<div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab31e93296426282d40b6a3a97233f4f7"> 6975</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_SHIFT                 31u</span></div>
<div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabe286db0ace16907bca65fc815afb7d8"> 6976</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_WIDTH                 1u</span></div>
<div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga900629c9b2a22b2bd6acef9da53a6a06"> 6977</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_LBKDIF_SHIFT))&amp;LPUART_STAT_LBKDIF_MASK)</span></div>
<div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae92aa041b0f242c19f5dff7d21e4fe78"> 6979</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_MASK                      0x1u</span></div>
<div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga634d943f64d37a0e0e6d61abd1e1bd5e"> 6980</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_SHIFT                     0u</span></div>
<div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac5166229b47dd85fcd2675e1e3259b00"> 6981</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_WIDTH                     1u</span></div>
<div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga093e491b0bf2f79b6d561feaa9b0da88"> 6982</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_PT_SHIFT))&amp;LPUART_CTRL_PT_MASK)</span></div>
<div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac92c20f6273ca56bd3210477b49f1ed6"> 6983</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_MASK                      0x2u</span></div>
<div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7f73fc8acf575be698faffe0bff4ac11"> 6984</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_SHIFT                     1u</span></div>
<div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga40e3f1b1b4d779efcdaa7a76967dd757"> 6985</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_WIDTH                     1u</span></div>
<div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacff96f30635405d94e60774a515e371f"> 6986</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_PE_SHIFT))&amp;LPUART_CTRL_PE_MASK)</span></div>
<div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6b2188d8cb1594d66d1c3982756949f1"> 6987</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_MASK                     0x4u</span></div>
<div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7a6af3831641717a53dabbd3e21710f3"> 6988</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_SHIFT                    2u</span></div>
<div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8d1a9360c06a4112c4891ed4d8bac763"> 6989</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_WIDTH                    1u</span></div>
<div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafb5ffb8da8d41b2e420d8be91bf36b4f"> 6990</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_ILT_SHIFT))&amp;LPUART_CTRL_ILT_MASK)</span></div>
<div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaac7cd6bdf3caa274576f08100b270c94"> 6991</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_MASK                    0x8u</span></div>
<div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3cbb44f788c3fa0008d1c5abbd7c031c"> 6992</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_SHIFT                   3u</span></div>
<div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac36efaa2de9c2979ea635b2a72c5b6ca"> 6993</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_WIDTH                   1u</span></div>
<div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga808a0ba670d6ede341c5df8e0dd41ca4"> 6994</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_WAKE_SHIFT))&amp;LPUART_CTRL_WAKE_MASK)</span></div>
<div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafa7f038763c68042afc6ff7dde64cb88"> 6995</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_MASK                       0x10u</span></div>
<div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga287ed872dd76fbb802b0db4d5242d14c"> 6996</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_SHIFT                      4u</span></div>
<div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabf0c8d3375df9310d1de3399faf005b3"> 6997</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_WIDTH                      1u</span></div>
<div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadeb2ff1c5ad70b79b78f7cee614144bf"> 6998</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_M_SHIFT))&amp;LPUART_CTRL_M_MASK)</span></div>
<div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa1b9379c5d0a6fc19fd3ee99617426c3"> 6999</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_MASK                    0x20u</span></div>
<div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0584563dbf928a7ededdde5f5a7fc047"> 7000</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_SHIFT                   5u</span></div>
<div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga09f3714d0158aff90b6a38599e2b6e8e"> 7001</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_WIDTH                   1u</span></div>
<div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga65bd73906f2abf275a5bfce780895de0"> 7002</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RSRC_SHIFT))&amp;LPUART_CTRL_RSRC_MASK)</span></div>
<div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac72eda4fe997c2e30054b7636b111a8d"> 7003</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_MASK                  0x40u</span></div>
<div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaea6105984e362b57d706639a0b8e90c1"> 7004</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_SHIFT                 6u</span></div>
<div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacf65fe1a248fc10f683dc774875aa387"> 7005</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_WIDTH                 1u</span></div>
<div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0b957e4143a6d54d6df10fd6009742d6"> 7006</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_DOZEEN_SHIFT))&amp;LPUART_CTRL_DOZEEN_MASK)</span></div>
<div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga049a6c06a9f907ef8521546821e0bcc9"> 7007</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_MASK                   0x80u</span></div>
<div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa3c61f519a0c25e6d5db83cec0de50e5"> 7008</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_SHIFT                  7u</span></div>
<div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf18bb497d6e5b013c0c1cc8b97c4e4e6"> 7009</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_WIDTH                  1u</span></div>
<div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga566a609ebe41ae929a857697f1da894c"> 7010</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_LOOPS_SHIFT))&amp;LPUART_CTRL_LOOPS_MASK)</span></div>
<div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7e6c2cb5a38144bf2afbe6838ab8f922"> 7011</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_MASK                 0x700u</span></div>
<div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae2f5f904e330b49c6c6bb308d9e009b7"> 7012</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_SHIFT                8u</span></div>
<div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga688cbac93621653dc6c0054533fc4f03"> 7013</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_WIDTH                3u</span></div>
<div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga30c7602cc7037ef6fe2e05d1feb47db8"> 7014</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_IDLECFG_SHIFT))&amp;LPUART_CTRL_IDLECFG_MASK)</span></div>
<div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2e67f0dea34693bed2a9c6795130de16"> 7015</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7_MASK                      0x800u</span></div>
<div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad4175d635225f7c5aaf4dee5671181d2"> 7016</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7_SHIFT                     11u</span></div>
<div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4af9569a480c8d8bb34443f696586395"> 7017</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7_WIDTH                     1u</span></div>
<div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3b3ff874bad76756c477de400bb505ab"> 7018</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_M7_SHIFT))&amp;LPUART_CTRL_M7_MASK)</span></div>
<div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5477c641ff1a953d37680b81fde625b4"> 7019</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_MASK                   0x4000u</span></div>
<div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7ced1970f055b31b0613844874cdee5a"> 7020</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_SHIFT                  14u</span></div>
<div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae8518ebec92a34a69acb0de24e23de04"> 7021</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_WIDTH                  1u</span></div>
<div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa866d1a21be8d451461ea5755fe7018f"> 7022</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_MA2IE_SHIFT))&amp;LPUART_CTRL_MA2IE_MASK)</span></div>
<div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac06a8e9deffa8b4cc7ade88bfa594d72"> 7023</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_MASK                   0x8000u</span></div>
<div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafc666d11e9bfac2344f798be6e164ebc"> 7024</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_SHIFT                  15u</span></div>
<div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga070dae5cfc58f1f72d8e93fb3dd5d3b6"> 7025</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_WIDTH                  1u</span></div>
<div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae6a5de73bf6f34d6b7ad0f67b33a93da"> 7026</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_MA1IE_SHIFT))&amp;LPUART_CTRL_MA1IE_MASK)</span></div>
<div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3d5242d8ebf3e7a7cf54cb2a598a63d8"> 7027</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_MASK                     0x10000u</span></div>
<div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab7db3129b85cfa889187dcc92fe56b96"> 7028</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_SHIFT                    16u</span></div>
<div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad233b1ad452137cfda5e0d6abc2876ab"> 7029</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_WIDTH                    1u</span></div>
<div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2de983523eda581b4561243a823da295"> 7030</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_SBK_SHIFT))&amp;LPUART_CTRL_SBK_MASK)</span></div>
<div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafcfbae787cf91414b1b6635557dbcbbe"> 7031</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_MASK                     0x20000u</span></div>
<div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafbe6c48f8fe02be76d65e153100f0f41"> 7032</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_SHIFT                    17u</span></div>
<div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga123b9f410ce04504f8516fba9bc04196"> 7033</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_WIDTH                    1u</span></div>
<div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7288d1d6d513bac82d9fd2e7a273d053"> 7034</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RWU_SHIFT))&amp;LPUART_CTRL_RWU_MASK)</span></div>
<div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4dc1f3b5d86e60c482705ebda3f6e8b8"> 7035</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_MASK                      0x40000u</span></div>
<div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2c7e434ab3a3e2b152a3d1bc2d354455"> 7036</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_SHIFT                     18u</span></div>
<div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0de449bd6c04da18c26931f694961ac0"> 7037</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_WIDTH                     1u</span></div>
<div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga57988f90aeb86c174e624ddbf7f25d50"> 7038</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RE_SHIFT))&amp;LPUART_CTRL_RE_MASK)</span></div>
<div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga70240ad2f80b6b757515f421c5c79a36"> 7039</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_MASK                      0x80000u</span></div>
<div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf47babf1aa00d18a47588eb367f132fc"> 7040</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_SHIFT                     19u</span></div>
<div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae35345e56449caad737885e98b247738"> 7041</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_WIDTH                     1u</span></div>
<div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga575e0e2901b8903d04f5e93cb5fcf3c7"> 7042</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TE_SHIFT))&amp;LPUART_CTRL_TE_MASK)</span></div>
<div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0240e86032be2a661b5a1737b971570a"> 7043</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_MASK                    0x100000u</span></div>
<div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab53335e6f3c5e5bf1b863853b5c3a430"> 7044</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_SHIFT                   20u</span></div>
<div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafc633dc523ec7b88e10170ff1e768e8b"> 7045</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_WIDTH                   1u</span></div>
<div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1ae78135cd58556d52677ff5eb88d231"> 7046</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_ILIE_SHIFT))&amp;LPUART_CTRL_ILIE_MASK)</span></div>
<div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga21f5c7140245e880ea34e00655496933"> 7047</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_MASK                     0x200000u</span></div>
<div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga225157effbd76a9cc61c22eba14fb4d9"> 7048</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_SHIFT                    21u</span></div>
<div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gace737e3f0ccc73a44408f776fe53927f"> 7049</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_WIDTH                    1u</span></div>
<div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9087f50a1dc7da30b0039491db7b712b"> 7050</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RIE_SHIFT))&amp;LPUART_CTRL_RIE_MASK)</span></div>
<div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga44d5b4ae5c729710f8903476306e172b"> 7051</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_MASK                    0x400000u</span></div>
<div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1da8a39dc877698664baf1c03d0c68d0"> 7052</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_SHIFT                   22u</span></div>
<div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5bbf0afe2decb56c985adb41d2a74a8d"> 7053</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_WIDTH                   1u</span></div>
<div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6b8a675193ba92dc1746ee5069e378e7"> 7054</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TCIE_SHIFT))&amp;LPUART_CTRL_TCIE_MASK)</span></div>
<div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac83549268480aabbbe8450d1f3986090"> 7055</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_MASK                     0x800000u</span></div>
<div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab5a90d5ebd146e3cc70bcff71f23d8cc"> 7056</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_SHIFT                    23u</span></div>
<div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa14a8c8837d192cc94321796fdc2eabe"> 7057</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_WIDTH                    1u</span></div>
<div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4c7bc01c8f36abff16797725e2d760ef"> 7058</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TIE_SHIFT))&amp;LPUART_CTRL_TIE_MASK)</span></div>
<div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga84668ad4215b30ebeef6a75c5ea395c6"> 7059</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_MASK                    0x1000000u</span></div>
<div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaabdf0695fa68f806e867926d801e1e63"> 7060</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_SHIFT                   24u</span></div>
<div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae0d5b0ce8ec4d04ec8730be838971d6c"> 7061</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_WIDTH                   1u</span></div>
<div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad95cb942a5458a1a55860cd5c636b698"> 7062</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_PEIE_SHIFT))&amp;LPUART_CTRL_PEIE_MASK)</span></div>
<div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga598a03022c0e9a34086e9205f8abea03"> 7063</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_MASK                    0x2000000u</span></div>
<div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga812b3faf7150141aa2cda50c95ad00f4"> 7064</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_SHIFT                   25u</span></div>
<div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf330436f6a6ea4c2f64b73856d2e1bc8"> 7065</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_WIDTH                   1u</span></div>
<div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4db41256e597b6c270d9ce96b2f66869"> 7066</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_FEIE_SHIFT))&amp;LPUART_CTRL_FEIE_MASK)</span></div>
<div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9bb78c865ac75751227638c3bc5661f0"> 7067</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_MASK                    0x4000000u</span></div>
<div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac67243e929ea991342dc3dfba6a6e5de"> 7068</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_SHIFT                   26u</span></div>
<div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gace248396da02aecee3245426a55d2ee9"> 7069</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_WIDTH                   1u</span></div>
<div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafd51b76634207214fd9a5c47736acaeb"> 7070</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_NEIE_SHIFT))&amp;LPUART_CTRL_NEIE_MASK)</span></div>
<div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3fe567dfdcf89e828b347a427b0b3361"> 7071</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_MASK                    0x8000000u</span></div>
<div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1dc6af0729867e4acfc6f294b2d6b9e0"> 7072</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_SHIFT                   27u</span></div>
<div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga54e0f7719cc8f6387588438b97832c13"> 7073</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_WIDTH                   1u</span></div>
<div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga44e90f3803ad18dd439ead4d8f7e6a38"> 7074</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_ORIE_SHIFT))&amp;LPUART_CTRL_ORIE_MASK)</span></div>
<div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaadbc6fc69a28a1cb3d708c3609bf4e8f"> 7075</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_MASK                   0x10000000u</span></div>
<div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga98888cb15a4b32c9e960cb93ed5e558b"> 7076</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_SHIFT                  28u</span></div>
<div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf5fb59004ecb6cc77bd1f81cca4dcbdd"> 7077</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_WIDTH                  1u</span></div>
<div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8e75e05714c951f713ed9b3ed41a0479"> 7078</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TXINV_SHIFT))&amp;LPUART_CTRL_TXINV_MASK)</span></div>
<div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa959a2cffdbe299e1dbedeaf083efa66"> 7079</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_MASK                   0x20000000u</span></div>
<div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b61406b5ae05bcfa119726b67d3bcdf"> 7080</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_SHIFT                  29u</span></div>
<div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9cf9cd28fb3922e42dbe177a7009c4c9"> 7081</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_WIDTH                  1u</span></div>
<div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1956fd2d61f6c39b5fff34d60a97ffb9"> 7082</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TXDIR_SHIFT))&amp;LPUART_CTRL_TXDIR_MASK)</span></div>
<div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad97e2926f143980f52ad922e9d2ca684"> 7083</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_MASK                    0x40000000u</span></div>
<div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae9217c9e68974d6fac7e31fec970363b"> 7084</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_SHIFT                   30u</span></div>
<div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0fbd66c3919e48723705bf98e277ff4b"> 7085</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_WIDTH                   1u</span></div>
<div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4b69c7741331de159e710ae689abd511"> 7086</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_R9T8_SHIFT))&amp;LPUART_CTRL_R9T8_MASK)</span></div>
<div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadc31524621f868f56e22ab1c3f108164"> 7087</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_MASK                    0x80000000u</span></div>
<div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga07032c9d1483c12df31b42c98421e02f"> 7088</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_SHIFT                   31u</span></div>
<div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaebe36c8908c0eb4eae1bd355d8f364ad"> 7089</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_WIDTH                   1u</span></div>
<div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8f45930662800757c5255742e5fb0890"> 7090</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_R8T9_SHIFT))&amp;LPUART_CTRL_R8T9_MASK)</span></div>
<div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="comment">/* DATA Bit Fields */</span></div>
<div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa43b1d3743dd2820a33775e5f831854f"> 7092</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_MASK                    0x1u</span></div>
<div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gada55d788a0065f9e5c14ae018b0adca2"> 7093</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_SHIFT                   0u</span></div>
<div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0a5882d1a1981907b1c4839bae0ba8b7"> 7094</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_WIDTH                   1u</span></div>
<div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaff680ebb97598dc0993dffc91d4e88bf"> 7095</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R0T0_SHIFT))&amp;LPUART_DATA_R0T0_MASK)</span></div>
<div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga49c0c8d83f84c336663d18cb6dc72e9b"> 7096</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_MASK                    0x2u</span></div>
<div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0d8cfa9fac4326883e220d043c580be1"> 7097</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_SHIFT                   1u</span></div>
<div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa6e2d05c65467b0622130ac2ab0197b3"> 7098</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_WIDTH                   1u</span></div>
<div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9044070832f479778bb38df6ec6a17fb"> 7099</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R1T1_SHIFT))&amp;LPUART_DATA_R1T1_MASK)</span></div>
<div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf85fbef712b638c71a74a236f98ba5ae"> 7100</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_MASK                    0x4u</span></div>
<div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga870afb7e3eb112288f0ca20e2028634f"> 7101</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_SHIFT                   2u</span></div>
<div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6a1787521b834c57564c7f25bbf3e944"> 7102</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_WIDTH                   1u</span></div>
<div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaffef42c5da4e5d6f35d2a8c00231aea9"> 7103</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R2T2_SHIFT))&amp;LPUART_DATA_R2T2_MASK)</span></div>
<div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0e62af189eaa1f303af9f0d939b647c6"> 7104</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_MASK                    0x8u</span></div>
<div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga30f17884cd2f8cc4cf198918ef0ffa28"> 7105</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_SHIFT                   3u</span></div>
<div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga32f4a944a1bad50c9b36a1d11476864f"> 7106</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_WIDTH                   1u</span></div>
<div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2cb60f5450cc5e96979db2aee59c2342"> 7107</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R3T3_SHIFT))&amp;LPUART_DATA_R3T3_MASK)</span></div>
<div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8382d1825f095e7b44f0268131927c68"> 7108</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_MASK                    0x10u</span></div>
<div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga04b3055d632d57ab1409655de3049348"> 7109</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_SHIFT                   4u</span></div>
<div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga16e861a18a2829399123c3103c50ba08"> 7110</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_WIDTH                   1u</span></div>
<div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadc53dfa182748c3dbc7e3a6216cdf08c"> 7111</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R4T4_SHIFT))&amp;LPUART_DATA_R4T4_MASK)</span></div>
<div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacd1b7750820c72e4f4091ac62c56855d"> 7112</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_MASK                    0x20u</span></div>
<div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga495c0a26e8bf85ba8a47d2088d58008c"> 7113</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_SHIFT                   5u</span></div>
<div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1a976fe51819f4e5834b047912d087ac"> 7114</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_WIDTH                   1u</span></div>
<div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0bca0d59f47a8601726deac5a1d2fc05"> 7115</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R5T5_SHIFT))&amp;LPUART_DATA_R5T5_MASK)</span></div>
<div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4fff31ab2e0b73feb275a1deb08ec8d1"> 7116</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_MASK                    0x40u</span></div>
<div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaad0d89ef64632ae3d0aeb989a8097d64"> 7117</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_SHIFT                   6u</span></div>
<div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaae0bd95283e548b04ca0fd922bf988c2"> 7118</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_WIDTH                   1u</span></div>
<div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8d8061aa6ca95b823538bfd045752ad0"> 7119</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R6T6_SHIFT))&amp;LPUART_DATA_R6T6_MASK)</span></div>
<div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2c46edd8fd90e8dcfe97e11290722280"> 7120</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_MASK                    0x80u</span></div>
<div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae541cf705d160bb627df836dd2feed34"> 7121</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_SHIFT                   7u</span></div>
<div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga411a2ec4bcaa662248c9839ae1dad07c"> 7122</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_WIDTH                   1u</span></div>
<div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8d3c76b77388a93731d30916c6880622"> 7123</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R7T7_SHIFT))&amp;LPUART_DATA_R7T7_MASK)</span></div>
<div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga339304782a9187b147807557deb9595c"> 7124</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_MASK                    0x100u</span></div>
<div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad59ddff60243b1a3eac2a30c2333a87a"> 7125</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_SHIFT                   8u</span></div>
<div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga41a50e7082159bd5558d9b98f7d4521e"> 7126</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_WIDTH                   1u</span></div>
<div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacec73f7846ccc01a759a87dd53a79757"> 7127</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R8T8_SHIFT))&amp;LPUART_DATA_R8T8_MASK)</span></div>
<div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1abe40bfa612be9944c62ea7e57b81f7"> 7128</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_MASK                    0x200u</span></div>
<div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3608c1a7e0036887daf626c56b38ecee"> 7129</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_SHIFT                   9u</span></div>
<div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga928eeff8f802eab6a992a948d6110a76"> 7130</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_WIDTH                   1u</span></div>
<div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafe02b16f053180b58fa4fdeb253e9f6d"> 7131</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R9T9_SHIFT))&amp;LPUART_DATA_R9T9_MASK)</span></div>
<div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4283a0f94f7dac52bda7742a27237546"> 7132</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_MASK                  0x800u</span></div>
<div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa223aecf1366b5b3b99a7f0b48aa438d"> 7133</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_SHIFT                 11u</span></div>
<div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga47ff6934187ecba08fd869fa664133e7"> 7134</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_WIDTH                 1u</span></div>
<div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae2f8dd60134a0e0a097b7ae3d7c9ccca"> 7135</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_IDLINE_SHIFT))&amp;LPUART_DATA_IDLINE_MASK)</span></div>
<div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga022e27ab11bf6f7781375af4106ecbdb"> 7136</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_MASK                  0x1000u</span></div>
<div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga28cacae829577809f2d5158fe9e476f3"> 7137</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_SHIFT                 12u</span></div>
<div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga439abc88758af0ec0fcb93bbb381e210"> 7138</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_WIDTH                 1u</span></div>
<div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga171d1df7a85e78b4d1c6cd5376ea7afa"> 7139</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_RXEMPT_SHIFT))&amp;LPUART_DATA_RXEMPT_MASK)</span></div>
<div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaec861bf8fd8b652b7335960c3f1d7a9c"> 7140</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_MASK                  0x2000u</span></div>
<div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga140bec417a454b685efa23e67c1ce980"> 7141</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_SHIFT                 13u</span></div>
<div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2fb25b324e77764b01e94db26b67b3f8"> 7142</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_WIDTH                 1u</span></div>
<div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf70a39d14fc221c13f84511b04b550a3"> 7143</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_FRETSC_SHIFT))&amp;LPUART_DATA_FRETSC_MASK)</span></div>
<div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5477bfe4a443b8cd93875e96caafe27f"> 7144</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_MASK                 0x4000u</span></div>
<div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3641e0b7e8378d31923614fdb5ee2603"> 7145</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_SHIFT                14u</span></div>
<div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9968d8e7d9e774b04d9ea4c00618b0e4"> 7146</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_WIDTH                1u</span></div>
<div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac0f2ce28984d310a6dc7b81e0990deb9"> 7147</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_PARITYE_SHIFT))&amp;LPUART_DATA_PARITYE_MASK)</span></div>
<div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga64d40d74a21260f67c0b3756313bdfba"> 7148</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_MASK                   0x8000u</span></div>
<div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga77c63374d5beaa88e7a049a4f9ef309e"> 7149</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_SHIFT                  15u</span></div>
<div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf5feccc9a9e9daaf739b1bd6aa995f95"> 7150</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_WIDTH                  1u</span></div>
<div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga96b5121629ee0f12586de0a1f4b3671b"> 7151</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_NOISY_SHIFT))&amp;LPUART_DATA_NOISY_MASK)</span></div>
<div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="comment">/* MATCH Bit Fields */</span></div>
<div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga96fef26f8b0b6726a60f32cd01829531"> 7153</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_MASK                    0x3FFu</span></div>
<div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga651b7f6cd092b5ed316ab295825bad6b"> 7154</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_SHIFT                   0u</span></div>
<div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4b0e8a6838f514c6a5d4072e7604111b"> 7155</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_WIDTH                   10u</span></div>
<div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga382e6151c7dda660aab7937c92abfdbb"> 7156</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MATCH_MA1_SHIFT))&amp;LPUART_MATCH_MA1_MASK)</span></div>
<div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6390f3953bf0a7b38f2233d5f21e4a65"> 7157</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_MASK                    0x3FF0000u</span></div>
<div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga88c082aabff6db4033fa0a6e95151b6d"> 7158</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_SHIFT                   16u</span></div>
<div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf0ccff9aab7b10e2dbf4b876db4a8657"> 7159</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_WIDTH                   10u</span></div>
<div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8c0a4065b09f4f6ba5cecfeb4e8dbc98"> 7160</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MATCH_MA2_SHIFT))&amp;LPUART_MATCH_MA2_MASK)</span></div>
<div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="comment">/* MODIR Bit Fields */</span></div>
<div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga757b01fa21d7af7b5d8a0bdc2df7f3a7"> 7162</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_MASK                 0x1u</span></div>
<div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga62d61b4e68af374534246f8214d27bfa"> 7163</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_SHIFT                0u</span></div>
<div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6138c1667fee713b87c6f9e334027e80"> 7164</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_WIDTH                1u</span></div>
<div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga669600b68f52bbaaa7b124e7eb669754"> 7165</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXCTSE_SHIFT))&amp;LPUART_MODIR_TXCTSE_MASK)</span></div>
<div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa773ea9c49b118e95901e1487130a001"> 7166</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_MASK                 0x2u</span></div>
<div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafb31e14eb661f1020ede1984bb23b88e"> 7167</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_SHIFT                1u</span></div>
<div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6227049c0769033ff65d0dcd244f8f20"> 7168</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_WIDTH                1u</span></div>
<div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafdcf0a4e43ea04dae2174587f05cb057"> 7169</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXRTSE_SHIFT))&amp;LPUART_MODIR_TXRTSE_MASK)</span></div>
<div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0a5beb1ad779893b50810143cbc03a1d"> 7170</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_MASK               0x4u</span></div>
<div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga632e87a9e3a6fa65aea75d5d88231cbd"> 7171</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_SHIFT              2u</span></div>
<div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4bd5d7867c022543f07fad5b5be0a077"> 7172</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_WIDTH              1u</span></div>
<div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga10ff344743a6b92eae67ad9040e6d7f2"> 7173</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXRTSPOL_SHIFT))&amp;LPUART_MODIR_TXRTSPOL_MASK)</span></div>
<div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafed243a581b7f44b7026cf0776feadca"> 7174</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_MASK                 0x8u</span></div>
<div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaee4207c8bab1d97f5cda4142854c3380"> 7175</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_SHIFT                3u</span></div>
<div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b93122c6e577d4f1078c263d017f01d"> 7176</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_WIDTH                1u</span></div>
<div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga294f44e00044382d8bc20893b5abfc7f"> 7177</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_RXRTSE_SHIFT))&amp;LPUART_MODIR_RXRTSE_MASK)</span></div>
<div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga40cf7d5afaa61068f1cc786e7bdc87ba"> 7178</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_MASK                 0x10u</span></div>
<div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae13483dc556ed1ca24f1422c5b727af7"> 7179</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_SHIFT                4u</span></div>
<div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9637ed6ba87fe5ddf546fe701a829dd3"> 7180</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_WIDTH                1u</span></div>
<div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9ea0acad973d3ea67bcf3f41a861fd57"> 7181</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXCTSC_SHIFT))&amp;LPUART_MODIR_TXCTSC_MASK)</span></div>
<div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4a0f9c34f8e9446b2d25841c760397f7"> 7182</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_MASK               0x20u</span></div>
<div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8b5bc7184afdd8df1e561e32bdd28c58"> 7183</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_SHIFT              5u</span></div>
<div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4f2a0c999c7ca553122e0cc7620d1026"> 7184</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_WIDTH              1u</span></div>
<div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadcd172cbf5c48fdc847c0a52baebc123"> 7185</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXCTSSRC_SHIFT))&amp;LPUART_MODIR_TXCTSSRC_MASK)</span></div>
<div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga378600d8b501b47ad163062f5a42e9dc"> 7186</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER_MASK               0x300u</span></div>
<div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab1533b10c96b14090c02c8f639a98821"> 7187</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER_SHIFT              8u</span></div>
<div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae5359fa85828de0fda47a5e2616f7089"> 7188</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER_WIDTH              2u</span></div>
<div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga344ed7f7375b5bd2a35562540ad03c36"> 7189</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_RTSWATER_SHIFT))&amp;LPUART_MODIR_RTSWATER_MASK)</span></div>
<div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga98b5cb67f8e4162074369067781012c6"> 7190</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_MASK                    0x30000u</span></div>
<div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae395239bfeb362b042740acb65f069f4"> 7191</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_SHIFT                   16u</span></div>
<div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaedd0d7bd1020e949c00f7d3e165940b9"> 7192</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_WIDTH                   2u</span></div>
<div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabf33994e4c23235dc8b0c31958711411"> 7193</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TNP_SHIFT))&amp;LPUART_MODIR_TNP_MASK)</span></div>
<div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9d921ea93b420f450952613a1aa27fb2"> 7194</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_MASK                   0x40000u</span></div>
<div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga755a6b889ebb8917f2c5016f67387dec"> 7195</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_SHIFT                  18u</span></div>
<div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa82f50edc17105bd13c3be1640b82f50"> 7196</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_WIDTH                  1u</span></div>
<div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2047c1d32493a2be4d7ac2573916e39c"> 7197</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_IREN_SHIFT))&amp;LPUART_MODIR_IREN_MASK)</span></div>
<div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;<span class="comment">/* FIFO Bit Fields */</span></div>
<div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga29c5ac3bd9f87b41ba77230368513a8b"> 7199</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE_MASK              0x7u</span></div>
<div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac8a28e6963e31d73c4f0f9c55c65ad9c"> 7200</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE_SHIFT             0u</span></div>
<div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5e14c06d3f31fcbe998c454c923eb7aa"> 7201</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE_WIDTH             3u</span></div>
<div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga20d1fa13461b4506c7f756efdf714052"> 7202</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXFIFOSIZE_SHIFT))&amp;LPUART_FIFO_RXFIFOSIZE_MASK)</span></div>
<div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1707032711fa8dc9656ba018e0ee41f6"> 7203</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE_MASK                    0x8u</span></div>
<div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b8c74056c9ccf3946cd8c5cf4030f94"> 7204</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE_SHIFT                   3u</span></div>
<div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga55ff8b911aa551ac184f77eddbf041c5"> 7205</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE_WIDTH                   1u</span></div>
<div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa2836a540961bbb357a2f80658547d91"> 7206</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXFE_SHIFT))&amp;LPUART_FIFO_RXFE_MASK)</span></div>
<div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab8c50215cbe564dd933dfc208479a95f"> 7207</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE_MASK              0x70u</span></div>
<div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf387be1ca702001c37e26f6f38dbe635"> 7208</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE_SHIFT             4u</span></div>
<div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1fa192f4877a47b391fe021660c08568"> 7209</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE_WIDTH             3u</span></div>
<div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacd9f8b34910eb3219bf819607cf614d0"> 7210</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXFIFOSIZE_SHIFT))&amp;LPUART_FIFO_TXFIFOSIZE_MASK)</span></div>
<div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad525af1c4a7d9575b0759cb895edeea1"> 7211</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE_MASK                    0x80u</span></div>
<div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf2469660d4695e8afc5b6e8285015e72"> 7212</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE_SHIFT                   7u</span></div>
<div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4bb6da03348ed27ea6318f22933a8b5a"> 7213</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE_WIDTH                   1u</span></div>
<div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8f05b36cf3fc179fd243eab197144906"> 7214</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXFE_SHIFT))&amp;LPUART_FIFO_TXFE_MASK)</span></div>
<div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad2010f2e40e74be187148e12375f8e05"> 7215</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE_MASK                   0x100u</span></div>
<div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga559797b9bafcb6e3053ed8d46dec41f5"> 7216</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE_SHIFT                  8u</span></div>
<div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad834d1fa27a44fe1c146529edb98f59b"> 7217</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE_WIDTH                  1u</span></div>
<div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacd9863680d3f450313506050adf4f4a5"> 7218</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXUFE_SHIFT))&amp;LPUART_FIFO_RXUFE_MASK)</span></div>
<div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaaf0077caca2e03cce9c96b491ee16306"> 7219</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE_MASK                   0x200u</span></div>
<div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab65ac7379ee7f62bfea12b62b1ff6c07"> 7220</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE_SHIFT                  9u</span></div>
<div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga770e40378a8f8084d66ff16bfeca4b1a"> 7221</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE_WIDTH                  1u</span></div>
<div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabcd90b2eb576befc51a4ea2fefe5975c"> 7222</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXOFE_SHIFT))&amp;LPUART_FIFO_TXOFE_MASK)</span></div>
<div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaabc8ebe1eaa9ffad9232a41abde5d20a"> 7223</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN_MASK                  0x1C00u</span></div>
<div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4542570a1e5dd7755c17fa144730ea56"> 7224</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN_SHIFT                 10u</span></div>
<div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa420bba4c01a05a2dd63a76da03ff6d7"> 7225</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN_WIDTH                 3u</span></div>
<div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae196eb92bc2ea48f990f113150e9f2f6"> 7226</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXIDEN_SHIFT))&amp;LPUART_FIFO_RXIDEN_MASK)</span></div>
<div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9243d02b6f5e6165b960fbb5a692095c"> 7227</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH_MASK                 0x4000u</span></div>
<div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab23eb065f13e0fbfdc88175d6db32010"> 7228</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH_SHIFT                14u</span></div>
<div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga691ce98113b5aca272c7502668fa1fc4"> 7229</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH_WIDTH                1u</span></div>
<div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad20b213f2fb5a8afab71daa113faad90"> 7230</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXFLUSH_SHIFT))&amp;LPUART_FIFO_RXFLUSH_MASK)</span></div>
<div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga424ba024796c182284a1261ef6237f3a"> 7231</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH_MASK                 0x8000u</span></div>
<div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga102b847f4ec1d6d27160fbf0a2f51bad"> 7232</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH_SHIFT                15u</span></div>
<div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga61999a3fcba110e1277a78b224fa1bd5"> 7233</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH_WIDTH                1u</span></div>
<div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1131ab09c0f09b902cf92c358378db2d"> 7234</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXFLUSH_SHIFT))&amp;LPUART_FIFO_TXFLUSH_MASK)</span></div>
<div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga59eb6d93a14ec14d5515a55cdf6ba897"> 7235</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF_MASK                    0x10000u</span></div>
<div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga45f369c770123e9066a607dffd079f58"> 7236</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF_SHIFT                   16u</span></div>
<div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga00a4074339f12a8a80b10921f32c7776"> 7237</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF_WIDTH                   1u</span></div>
<div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga59e0412562a33b35e1e75b828b401411"> 7238</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXUF_SHIFT))&amp;LPUART_FIFO_RXUF_MASK)</span></div>
<div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae52bb4e6e3a9cf54780b9c2e3934fb60"> 7239</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF_MASK                    0x20000u</span></div>
<div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad173a02266037577124eec874f2ba2f1"> 7240</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF_SHIFT                   17u</span></div>
<div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabed598969666711ffbfef3219c07fc3a"> 7241</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF_WIDTH                   1u</span></div>
<div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafdebe5728945bb48220e6a319645d08b"> 7242</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXOF_SHIFT))&amp;LPUART_FIFO_TXOF_MASK)</span></div>
<div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad40de5ea573e6c4fb7b135164644bfe1"> 7243</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT_MASK                  0x400000u</span></div>
<div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae4e8f8e3935251414246be04514200a9"> 7244</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT_SHIFT                 22u</span></div>
<div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafdad9770f159def8bbf87bc9d8bc3f99"> 7245</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT_WIDTH                 1u</span></div>
<div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab0792f9da2500552a43cff7a44b0a956"> 7246</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXEMPT_SHIFT))&amp;LPUART_FIFO_RXEMPT_MASK)</span></div>
<div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac5f740803d321130f39b4f4c93edabf3"> 7247</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT_MASK                  0x800000u</span></div>
<div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga91eb816ce37919ad2ad7c514f11dcd7c"> 7248</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT_SHIFT                 23u</span></div>
<div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf438544658950bae46489c1ccd9c0e9d"> 7249</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT_WIDTH                 1u</span></div>
<div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3846198aeba08ccddad77613ed75afdc"> 7250</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXEMPT_SHIFT))&amp;LPUART_FIFO_TXEMPT_MASK)</span></div>
<div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="comment">/* WATER Bit Fields */</span></div>
<div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa543771e02cc47d574a41179e9762cb5"> 7252</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER_MASK                0x3u</span></div>
<div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab0d99bf582e197c32a7bc648621faf9d"> 7253</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER_SHIFT               0u</span></div>
<div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae784fa955920be941c5e4f77199bff78"> 7254</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER_WIDTH               2u</span></div>
<div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6c8d91a5afa21a3494529f3f4ac043b9"> 7255</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_TXWATER_SHIFT))&amp;LPUART_WATER_TXWATER_MASK)</span></div>
<div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga050ca146c442e57784d883a7beeb0c9e"> 7256</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT_MASK                0x700u</span></div>
<div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabd88f10713ae4e439156a9a5f4eaa064"> 7257</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT_SHIFT               8u</span></div>
<div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga189924e4b055eb7bcd4763f775b3cbad"> 7258</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT_WIDTH               3u</span></div>
<div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga54f00343545ded5ac552d1ed91c25390"> 7259</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_TXCOUNT_SHIFT))&amp;LPUART_WATER_TXCOUNT_MASK)</span></div>
<div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6ff4019b88b67626564d03b913d110c3"> 7260</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER_MASK                0x30000u</span></div>
<div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab08888bf85e8965ce6238d01fd43d52e"> 7261</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER_SHIFT               16u</span></div>
<div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5a1cc51331e964b3fc0d772b08ad7d8b"> 7262</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER_WIDTH               2u</span></div>
<div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae2508026f7603828a0e561aa7454dee8"> 7263</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_RXWATER_SHIFT))&amp;LPUART_WATER_RXWATER_MASK)</span></div>
<div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0046fa2ba166a1e696b10cb09bcc8e24"> 7264</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT_MASK                0x7000000u</span></div>
<div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1c713723f5fa8db788de2e76838af4db"> 7265</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT_SHIFT               24u</span></div>
<div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad7df154b6226dff55fa3d467d795aa42"> 7266</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT_WIDTH               3u</span></div>
<div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga708c842077b2a2b561e9ce7e08f52a1b"> 7267</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_RXCOUNT_SHIFT))&amp;LPUART_WATER_RXCOUNT_MASK)</span></div>
<div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160; <span class="comment">/* end of group LPUART_Register_Masks */</span></div>
<div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;</div>
<div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160; <span class="comment">/* end of group LPUART_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;</div>
<div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;</div>
<div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div>
<div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;</div>
<div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7"> 7290</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_COUNT                           2u</span></div>
<div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;</div>
<div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html"> 7293</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b"> 7294</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a26a2369edcda88de610e0394c0e5ae8e"> 7295</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="struct_m_c_m___type.html#a26a2369edcda88de610e0394c0e5ae8e">PLASC</a>;                             </div>
<div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a9eeb24edef6e2462d30089873fd8e04a"> 7296</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="struct_m_c_m___type.html#a9eeb24edef6e2462d30089873fd8e04a">PLAMC</a>;                             </div>
<div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a7b52a87024bdc2455fd76603df87eb48"> 7297</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a7b52a87024bdc2455fd76603df87eb48">CPCR</a>;                              </div>
<div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ae668f1d519f3c9c90399c7ba6242e6d9"> 7298</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#ae668f1d519f3c9c90399c7ba6242e6d9">ISCR</a>;                              </div>
<div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a110c7cdc6ff066e67353a119359731f2"> 7299</a></span>&#160;       uint8_t RESERVED_1[28];</div>
<div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#adfca0fc6dea53382ffbd3eedea63fe92"> 7300</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#adfca0fc6dea53382ffbd3eedea63fe92">PID</a>;                               </div>
<div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a2e60525cb6cf392df908d0e076003558"> 7301</a></span>&#160;       uint8_t RESERVED_2[12];</div>
<div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#afdb791b13054ccac66e71ab4dc96a57f"> 7302</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#afdb791b13054ccac66e71ab4dc96a57f">CPO</a>;                               </div>
<div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a9b5101cf1caf07c3b2fbdfe0a11a645f"> 7303</a></span>&#160;       uint8_t RESERVED_3[956];</div>
<div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a1dcb5e863ee475f2d85cc729993c9ba7"> 7304</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LMDR[<a class="code" href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7">MCM_LMDR_COUNT</a>];              </div>
<div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a6964bf75397088a475c8981b7aa1f78b"> 7305</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a6964bf75397088a475c8981b7aa1f78b">LMDR2</a>;                             </div>
<div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ab93affb4598e8d921a180f99e9ee6bc2"> 7306</a></span>&#160;       uint8_t RESERVED_4[116];</div>
<div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a4fd1a724480fecf650bd5ec7e100c5de"> 7307</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a4fd1a724480fecf650bd5ec7e100c5de">LMPECR</a>;                            </div>
<div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ab95a859ed80f2b72b5538bcc1806d924"> 7308</a></span>&#160;       uint8_t RESERVED_5[4];</div>
<div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a9894bd9c77da56b1de2b8efd1d5d2be9"> 7309</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a9894bd9c77da56b1de2b8efd1d5d2be9">LMPEIR</a>;                            </div>
<div class="line"><a name="l07310"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a4e4f1fbee587e08a2b02ff956746fb74"> 7310</a></span>&#160;       uint8_t RESERVED_6[4];</div>
<div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ae0bb835ec3e0357010ef73771302272b"> 7311</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#ae0bb835ec3e0357010ef73771302272b">LMFAR</a>;                             </div>
<div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#aabb42a30c107405bc7c3ca21c1b62a55"> 7312</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#aabb42a30c107405bc7c3ca21c1b62a55">LMFATR</a>;                            </div>
<div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a3b20077cb489a03a63f81865ee6ea403"> 7313</a></span>&#160;       uint8_t RESERVED_7[8];</div>
<div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#aef92588211d75ee1d96356ea94ad0e18"> 7314</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#aef92588211d75ee1d96356ea94ad0e18">LMFDHR</a>;                            </div>
<div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a8e89ae5ac4bccd1338a78c9c99c94b2b"> 7315</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#a8e89ae5ac4bccd1338a78c9c99c94b2b">LMFDLR</a>;                            </div>
<div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;} <a class="code" href="struct_m_c_m___type.html">MCM_Type</a>, *<a class="code" href="group___m_c_m___peripheral___access___layer.html#gad6061cc2e68f7c03970d2f22222ce817">MCM_MemMapPtr</a>;</div>
<div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;</div>
<div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gae5c9c212aed0ce65e35b82b4c47f1624"> 7319</a></span>&#160;<span class="preprocessor">#define MCM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;</div>
<div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;</div>
<div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga84250d5694181f040a437d9125af3fac"> 7324</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xE0080000u)</span></div>
<div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;</div>
<div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga4cd2dcee5e786e36844ed653cfa40096"> 7326</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div>
<div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;</div>
<div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga240172b40ddf9d12c884fb331539f5e9"> 7328</a></span>&#160;<span class="preprocessor">#define MCM_BASE_ADDRS                           { MCM_BASE }</span></div>
<div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;</div>
<div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gae2d5e838ce7d2d4108738c05bf224272"> 7330</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM }</span></div>
<div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;</div>
<div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga2b0691b5ca7cfc860aafe54608c1b0b6"> 7332</a></span>&#160;<span class="preprocessor">#define MCM_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;</div>
<div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga84a877682c69bfef7d130b448ae6baa0"> 7334</a></span>&#160;<span class="preprocessor">#define MCM_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;</div>
<div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gac60ca8f617b85ec161957b21d024e070"> 7336</a></span>&#160;<span class="preprocessor">#define MCM_IRQS                                 { MCM_IRQn }</span></div>
<div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;</div>
<div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="comment">   -- MCM Register Masks</span></div>
<div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;</div>
<div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div>
<div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga215cf860c41174735020a34e7ccf9590"> 7348</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div>
<div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga88f833168fd51e1b3c950e21b00bbfc3"> 7349</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0u</span></div>
<div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaca33b120ddb8d14be4c4bb490d0411af"> 7350</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_WIDTH                      8u</span></div>
<div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gadbabfd7e827544257764056bbc98fd34"> 7351</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div>
<div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div>
<div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7988227df54012705c7f522f348214ee"> 7353</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div>
<div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa1b3153d0bf749f80fffacd948dd4bd4"> 7354</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0u</span></div>
<div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae411282ecb17262ef371aa1dc5cd77df"> 7355</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_WIDTH                      8u</span></div>
<div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga62d94ee71c272adf6c5a19fad692672c"> 7356</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div>
<div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="comment">/* CPCR Bit Fields */</span></div>
<div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad40d7d00c66bf91ecf875ec9931cf44d"> 7358</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST_MASK                 0x3u</span></div>
<div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gafe5f2b2aaa8060382c73c9492a2cf48e"> 7359</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST_SHIFT                0u</span></div>
<div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gada818d567f2dd4b1064c5830fe7de06c"> 7360</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST_WIDTH                2u</span></div>
<div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gafd656bb4c996c83ff8610f9d60615063"> 7361</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_HLT_FSM_ST_SHIFT))&amp;MCM_CPCR_HLT_FSM_ST_MASK)</span></div>
<div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaefab3cf6ae3093e488a01d365969d518"> 7362</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ_MASK               0x4u</span></div>
<div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3d12b9c6b2eb4ce777d9806b09b9730d"> 7363</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ_SHIFT              2u</span></div>
<div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga679647c38db7e164d71d22aa61c0a8bb"> 7364</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ_WIDTH              1u</span></div>
<div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3f062390f82728fe2d2a43309458d183"> 7365</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_AXBS_HLT_REQ_SHIFT))&amp;MCM_CPCR_AXBS_HLT_REQ_MASK)</span></div>
<div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3930ebb61f67f57e4142c2e7d0292c05"> 7366</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD_MASK                  0x8u</span></div>
<div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8babd0106293a962a1f31ca4c055663c"> 7367</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD_SHIFT                 3u</span></div>
<div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad0c7cf006e05c2b35d3332f0aec64ebb"> 7368</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD_WIDTH                 1u</span></div>
<div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac5998e28b6bb08a4921bb1ec7fb5a38a"> 7369</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_AXBS_HLTD_SHIFT))&amp;MCM_CPCR_AXBS_HLTD_MASK)</span></div>
<div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa985cc67f56ad5b59f69fc581b10905a"> 7370</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE_MASK                0x10u</span></div>
<div class="line"><a name="l07371"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8d91dee84c64945bfb2255d2225e88b7"> 7371</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE_SHIFT               4u</span></div>
<div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac22835684a9a5ce6aa4175bba0700d3e"> 7372</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE_WIDTH               1u</span></div>
<div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga05fdd0e1de072da709fd4d5912ce45e6"> 7373</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_FMC_PF_IDLE_SHIFT))&amp;MCM_CPCR_FMC_PF_IDLE_MASK)</span></div>
<div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga58b473c4250b545d149388083c531bd3"> 7374</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE_MASK               0x40u</span></div>
<div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga67f6d9e32cb304c6d37dd6a74b69cfbb"> 7375</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE_SHIFT              6u</span></div>
<div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaad95cfbdaf81e04872d261beca3ccc8a"> 7376</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE_WIDTH              1u</span></div>
<div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga00635a91609c0231cbe9a97106f7b273"> 7377</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_PBRIDGE_IDLE_SHIFT))&amp;MCM_CPCR_PBRIDGE_IDLE_MASK)</span></div>
<div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga160584a50c7d4bcfd03bff15b68c4249"> 7378</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR_MASK                       0x200u</span></div>
<div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga222b1f670215270729493f871bd25014"> 7379</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR_SHIFT                      9u</span></div>
<div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gacc24a6ec4e8ec03f3ac64538c3bb75a2"> 7380</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR_WIDTH                      1u</span></div>
<div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga52a678c9e69d32950d6502bca21d0ec4"> 7381</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_CBRR_SHIFT))&amp;MCM_CPCR_CBRR_MASK)</span></div>
<div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4fdcc28dfc3745142804e2d07e21da40"> 7382</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUAP_MASK                    0x3000000u</span></div>
<div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga80e459729163524d331e5a29da669fb7"> 7383</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUAP_SHIFT                   24u</span></div>
<div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga94778d6b8cdb88a97586288920e87d5f"> 7384</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUAP_WIDTH                   2u</span></div>
<div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga15c9b2480c73ee4bdb2651798482e6e8"> 7385</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUAP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_SRAMUAP_SHIFT))&amp;MCM_CPCR_SRAMUAP_MASK)</span></div>
<div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga38cae21d19ccbd8e3f199dc80a1a7e9d"> 7386</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUWP_MASK                    0x4000000u</span></div>
<div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gafac9eb79650d99c65a26729f877fee9e"> 7387</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUWP_SHIFT                   26u</span></div>
<div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga44d121493a57ace5a59835179fabea8f"> 7388</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUWP_WIDTH                   1u</span></div>
<div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6dd4e11935c900ea50b4a122560d550d"> 7389</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUWP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_SRAMUWP_SHIFT))&amp;MCM_CPCR_SRAMUWP_MASK)</span></div>
<div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga376294ff1f26ec313598bcdf3a98e6af"> 7390</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLAP_MASK                    0x30000000u</span></div>
<div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae0895f61856eff8761f0c32136d41e44"> 7391</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLAP_SHIFT                   28u</span></div>
<div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3113d0abad54667d7d71d8608e8bb7f7"> 7392</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLAP_WIDTH                   2u</span></div>
<div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga09c109ed62be595012143cc6322d784d"> 7393</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLAP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_SRAMLAP_SHIFT))&amp;MCM_CPCR_SRAMLAP_MASK)</span></div>
<div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa3efe11d8cce6e9e054021ddab20eaa9"> 7394</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLWP_MASK                    0x40000000u</span></div>
<div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga335f6cc2359d3f5d8213fb98641b9291"> 7395</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLWP_SHIFT                   30u</span></div>
<div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8c73f4a2d2fa1df6a40204f801259607"> 7396</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLWP_WIDTH                   1u</span></div>
<div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga135ed1a5d32f28862eb733da1ad6b6b8"> 7397</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLWP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_SRAMLWP_SHIFT))&amp;MCM_CPCR_SRAMLWP_MASK)</span></div>
<div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="comment">/* ISCR Bit Fields */</span></div>
<div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga701558b3e4efc5c15bea4770c14a43ff"> 7399</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_MASK                       0x100u</span></div>
<div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac6e94708b3e6f09a0355afb3756826fc"> 7400</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_SHIFT                      8u</span></div>
<div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabf9230b6a5c89059254eff7242f66686"> 7401</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_WIDTH                      1u</span></div>
<div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga35b5cb6d2d2f874d31bb27974e2b009e"> 7402</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIOC_SHIFT))&amp;MCM_ISCR_FIOC_MASK)</span></div>
<div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5ef4e15eaa1fbc668e0e3733f44627fe"> 7403</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_MASK                       0x200u</span></div>
<div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab5494db259f54a8e5f57134ca2d29516"> 7404</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_SHIFT                      9u</span></div>
<div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0351586adb044d3936d2387bc5b1ff8d"> 7405</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_WIDTH                      1u</span></div>
<div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga563956ed64aedd88ec8a80e6a35f9abe"> 7406</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FDZC_SHIFT))&amp;MCM_ISCR_FDZC_MASK)</span></div>
<div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4bf392796fdb8f19596f1831b9305443"> 7407</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_MASK                       0x400u</span></div>
<div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga87dd8b57048fbcd5dd6d8d7d6cb037f0"> 7408</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_SHIFT                      10u</span></div>
<div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4900a27e3992aaabfcc91a0a9e23fc86"> 7409</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_WIDTH                      1u</span></div>
<div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad5bfafd2b1691995f558226ffcfa5fb7"> 7410</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FOFC_SHIFT))&amp;MCM_ISCR_FOFC_MASK)</span></div>
<div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1d21eead21628e992564620393e8ebf0"> 7411</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_MASK                       0x800u</span></div>
<div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2fed77fb78e7bc8ae312713ef58d263a"> 7412</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_SHIFT                      11u</span></div>
<div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8a4f7d8bc7467cc4708a690e5d0bed01"> 7413</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_WIDTH                      1u</span></div>
<div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5ac4bf6178b67f7a163d12a77a54c1a1"> 7414</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FUFC_SHIFT))&amp;MCM_ISCR_FUFC_MASK)</span></div>
<div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabe836f6795a2a2a95ff9b6a64d9a24fe"> 7415</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_MASK                       0x1000u</span></div>
<div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5c1b020ff2a6d0d96bf62556bb035fcd"> 7416</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_SHIFT                      12u</span></div>
<div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9118256e4b09d385f74fb8dae69b5974"> 7417</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_WIDTH                      1u</span></div>
<div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga993a153cee9db6a7a76a3a2c019532f4"> 7418</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIXC_SHIFT))&amp;MCM_ISCR_FIXC_MASK)</span></div>
<div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeca36bf639a606a24f7ee6a4fc983528"> 7419</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_MASK                       0x8000u</span></div>
<div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaf16fcce0e380e7f200d910008794028"> 7420</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_SHIFT                      15u</span></div>
<div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8278a32aa899b78d058052e893532c7f"> 7421</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_WIDTH                      1u</span></div>
<div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga33e456f01da37ae12e88b093d8aa5cb1"> 7422</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIDC_SHIFT))&amp;MCM_ISCR_FIDC_MASK)</span></div>
<div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf48976f7ac1761a6145eea9a6add5ff5"> 7423</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_MASK                      0x1000000u</span></div>
<div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga97f10ab969b7c83eb9cde216807b215b"> 7424</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_SHIFT                     24u</span></div>
<div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga99afc052a83cd1005ef3004c4723cadf"> 7425</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_WIDTH                     1u</span></div>
<div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaf2907df304adfab9023d2a50c747320"> 7426</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIOCE_SHIFT))&amp;MCM_ISCR_FIOCE_MASK)</span></div>
<div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2ad0b7495aba7dacde7658c2a71db6bd"> 7427</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_MASK                      0x2000000u</span></div>
<div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga12ce128ef5d64154df362b12c33aa526"> 7428</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_SHIFT                     25u</span></div>
<div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga958ddb8cfd0980ed812a44501246787e"> 7429</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_WIDTH                     1u</span></div>
<div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga851925acd2d0e9e90ab2167b16c3f0b0"> 7430</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FDZCE_SHIFT))&amp;MCM_ISCR_FDZCE_MASK)</span></div>
<div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7c59e8eefce78e605951ecf8c9da1f00"> 7431</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_MASK                      0x4000000u</span></div>
<div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab83f7a7d4986544ad6d5a3972d72ced3"> 7432</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_SHIFT                     26u</span></div>
<div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf25e5c0e48b76f6d619bb683055fdd1e"> 7433</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_WIDTH                     1u</span></div>
<div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga75f1c23e19c0e7d856a5d258cce0fb0c"> 7434</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FOFCE_SHIFT))&amp;MCM_ISCR_FOFCE_MASK)</span></div>
<div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9fa9ddc6391e5958245ccd332ebcd575"> 7435</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_MASK                      0x8000000u</span></div>
<div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeeab14ab4de1fa7d2d9a5d2492730e74"> 7436</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_SHIFT                     27u</span></div>
<div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2ae528296c6c5159cee41e3119747486"> 7437</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_WIDTH                     1u</span></div>
<div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae4923c3764e126b73c0b4046689472df"> 7438</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FUFCE_SHIFT))&amp;MCM_ISCR_FUFCE_MASK)</span></div>
<div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad92657cd1980c03f0d15615a3c9f2989"> 7439</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_MASK                      0x10000000u</span></div>
<div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab9757207c9768c3f13461873bcb78d71"> 7440</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_SHIFT                     28u</span></div>
<div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae2b785f41bccc59fe7e4f269c41618bc"> 7441</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_WIDTH                     1u</span></div>
<div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6d874a589cd1ca529b4849e7b185e1db"> 7442</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIXCE_SHIFT))&amp;MCM_ISCR_FIXCE_MASK)</span></div>
<div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0dc0741a93b687a65f28c5a1e109ba6e"> 7443</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_MASK                      0x80000000u</span></div>
<div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga19c565ce09db7c0d22bf65f93d9aabfc"> 7444</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_SHIFT                     31u</span></div>
<div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2c8f6fee08319155b0438c9fbd5b7b9a"> 7445</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_WIDTH                     1u</span></div>
<div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga31378ac58e0366ee5125a76f552db1d7"> 7446</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIDCE_SHIFT))&amp;MCM_ISCR_FIDCE_MASK)</span></div>
<div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="comment">/* PID Bit Fields */</span></div>
<div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga258efdcb0108c5e954d399d9a6e8883a"> 7448</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID_MASK                         0xFFu</span></div>
<div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga579f075ec9afb3010ecf64eea087a04a"> 7449</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID_SHIFT                        0u</span></div>
<div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga03f2c6871366f0c2e40b9ecebd7f264f"> 7450</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID_WIDTH                        8u</span></div>
<div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae36e94730116067564a57fe35947e646"> 7451</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PID_PID_SHIFT))&amp;MCM_PID_PID_MASK)</span></div>
<div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;<span class="comment">/* CPO Bit Fields */</span></div>
<div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga36f43d6467fbe16e5585829747471da9"> 7453</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_MASK                      0x1u</span></div>
<div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4787ad168d88290f8da659a6b30e243d"> 7454</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_SHIFT                     0u</span></div>
<div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaec955cde35c5ee43206779bf8912670c"> 7455</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_WIDTH                     1u</span></div>
<div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0c6241082736611cc6398592ea63cdf4"> 7456</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOREQ_SHIFT))&amp;MCM_CPO_CPOREQ_MASK)</span></div>
<div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga039f47e9952c17908e79eace8fd0139c"> 7457</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_MASK                      0x2u</span></div>
<div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa9a8977b3a452ae07fb7ca851c5ee47e"> 7458</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_SHIFT                     1u</span></div>
<div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga63fef5e021a6fbe1dc13f54f1fb33681"> 7459</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_WIDTH                     1u</span></div>
<div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad702b87e72e00b5a1192633b4e91e24c"> 7460</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOACK_SHIFT))&amp;MCM_CPO_CPOACK_MASK)</span></div>
<div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga154f71ae507ca3bac1e2c2a9dbd1dcd5"> 7461</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_MASK                      0x4u</span></div>
<div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga369c1ed9bf00d8317ea868b2ea1b0572"> 7462</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_SHIFT                     2u</span></div>
<div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2e3118d797cb83cf679e05c3e41f7b65"> 7463</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_WIDTH                     1u</span></div>
<div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac8a204522e304b1fe98a0cc5d9ce1781"> 7464</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOWOI_SHIFT))&amp;MCM_CPO_CPOWOI_MASK)</span></div>
<div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="comment">/* LMDR Bit Fields */</span></div>
<div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6b4bbedc268df019ce179a0da555ad66"> 7466</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0_MASK                        0xFu</span></div>
<div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga652817fc5147e489a850872b63634c3c"> 7467</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0_SHIFT                       0u</span></div>
<div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6bfbf0993a9893a6941a0e5747b523ab"> 7468</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0_WIDTH                       4u</span></div>
<div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf827c8c6f25dacb08009f12e6ad08fba"> 7469</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_CF0_SHIFT))&amp;MCM_LMDR_CF0_MASK)</span></div>
<div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga70add19a577cb293d590287379657b40"> 7470</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_MT_MASK                         0xE000u</span></div>
<div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabfe9a9cf1939c83977bb876da889d080"> 7471</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_MT_SHIFT                        13u</span></div>
<div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4e26f5421263cd42390dccf576ade73e"> 7472</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_MT_WIDTH                        3u</span></div>
<div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae9a8ebe30a51f11b45d93e505b9b92c2"> 7473</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_MT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_MT_SHIFT))&amp;MCM_LMDR_MT_MASK)</span></div>
<div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad6bca4fe5b0d6c93d0402a32f330e920"> 7474</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LOCK_MASK                       0x10000u</span></div>
<div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6aa9eeac5c6d4277fccef77fc9af8005"> 7475</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LOCK_SHIFT                      16u</span></div>
<div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8de52c5b99b4be04966c5f1cbcc6bcc8"> 7476</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LOCK_WIDTH                      1u</span></div>
<div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5e9b6d957a4b79e512d58de7673f1ea0"> 7477</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LOCK(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_LOCK_SHIFT))&amp;MCM_LMDR_LOCK_MASK)</span></div>
<div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga19a5d3018b65ae9f3e533efa161f6aee"> 7478</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW_MASK                        0xE0000u</span></div>
<div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeeee0b95384b147e21264db2616bc291"> 7479</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW_SHIFT                       17u</span></div>
<div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9f6d5cf1f8e6d509a18b6124d7e343dc"> 7480</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW_WIDTH                       3u</span></div>
<div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga528da5bf5c5bc3437a04600dbca63bd4"> 7481</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_DPW_SHIFT))&amp;MCM_LMDR_DPW_MASK)</span></div>
<div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7bc782da6f76523c1b84183ae2617003"> 7482</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_WY_MASK                         0xF00000u</span></div>
<div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga87850bf15709e1509b0f6ade1c2c5329"> 7483</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_WY_SHIFT                        20u</span></div>
<div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabdf84bcec8be259720ce0c368ad4abeb"> 7484</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_WY_WIDTH                        4u</span></div>
<div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8ea94f80b53a64a60e52d1561cac27d1"> 7485</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_WY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_WY_SHIFT))&amp;MCM_LMDR_WY_MASK)</span></div>
<div class="line"><a name="l07486"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga499edfcef752304e4025803fbc817ae3"> 7486</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ_MASK                       0xF000000u</span></div>
<div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga028d784479a0c22bdeaf19295109c507"> 7487</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ_SHIFT                      24u</span></div>
<div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad9dfafd16e52564294d2cafe36a22dda"> 7488</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ_WIDTH                      4u</span></div>
<div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5ad977901ea0be709ce6d756f088e17e"> 7489</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_LMSZ_SHIFT))&amp;MCM_LMDR_LMSZ_MASK)</span></div>
<div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0bb1eb16b4a45a7e1a19711614da2b28"> 7490</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH_MASK                      0x10000000u</span></div>
<div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga92b9e95b2ff87e25bbf12cc40224c8f5"> 7491</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH_SHIFT                     28u</span></div>
<div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9adc1370b62aa8feb56b1824e74a7a6b"> 7492</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH_WIDTH                     1u</span></div>
<div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaec1cca12161fe2f4645cbdb18b120a5c"> 7493</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_LMSZH_SHIFT))&amp;MCM_LMDR_LMSZH_MASK)</span></div>
<div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga08d5376bca91146592c1f0d9f2760eb7"> 7494</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_V_MASK                          0x80000000u</span></div>
<div class="line"><a name="l07495"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4337df7f7752240631cbbc940c05007b"> 7495</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_V_SHIFT                         31u</span></div>
<div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1322dfc9067a07218d9955ecf9aab0b9"> 7496</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_V_WIDTH                         1u</span></div>
<div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0866ed153a88a522a9cb56495b78dd16"> 7497</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_V(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_V_SHIFT))&amp;MCM_LMDR_V_MASK)</span></div>
<div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="comment">/* LMDR2 Bit Fields */</span></div>
<div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga41b1fb278ed589b28179fb8e0543f59a"> 7499</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_CF1_MASK                       0xF0u</span></div>
<div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga34ec8ac43454ceef32391a36bc140876"> 7500</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_CF1_SHIFT                      4u</span></div>
<div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga89620921ceb31857651e004964e54d03"> 7501</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_CF1_WIDTH                      4u</span></div>
<div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga20312e097f5b2414801a005d9f9a0d5d"> 7502</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_CF1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_CF1_SHIFT))&amp;MCM_LMDR2_CF1_MASK)</span></div>
<div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5542b7172585a712ed1eeb16e0ab983b"> 7503</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_MT_MASK                        0xE000u</span></div>
<div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa0a71d9dbdf9d20cd6fb61ae600ea334"> 7504</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_MT_SHIFT                       13u</span></div>
<div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8f095317e44ac0632edd147885901fb1"> 7505</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_MT_WIDTH                       3u</span></div>
<div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gadf40464c078a3c2380dcda1d61b25831"> 7506</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_MT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_MT_SHIFT))&amp;MCM_LMDR2_MT_MASK)</span></div>
<div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0e8380d39457a485d12c03abb21516d6"> 7507</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LOCK_MASK                      0x10000u</span></div>
<div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gada964a719dc918c05895b0b2a61999ca"> 7508</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LOCK_SHIFT                     16u</span></div>
<div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga10415751aff35312a0213f7c6e1641f6"> 7509</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LOCK_WIDTH                     1u</span></div>
<div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga28c411203c543fdec92961579cda3ec4"> 7510</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LOCK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_LOCK_SHIFT))&amp;MCM_LMDR2_LOCK_MASK)</span></div>
<div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga055e92101983e48f67f1ada31713ce7e"> 7511</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_DPW_MASK                       0xE0000u</span></div>
<div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2d1825da6c2f61cfee07358b8dd20024"> 7512</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_DPW_SHIFT                      17u</span></div>
<div class="line"><a name="l07513"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae6462adb066490cbd32db6b2fe5ce174"> 7513</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_DPW_WIDTH                      3u</span></div>
<div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0038f100f50842967725ca7d666eb978"> 7514</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_DPW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_DPW_SHIFT))&amp;MCM_LMDR2_DPW_MASK)</span></div>
<div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab3bfc6842c9a6358c23fb75e5cde5136"> 7515</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_WY_MASK                        0xF00000u</span></div>
<div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7e16b5e4a8ba6e5b12be7104773ddfbf"> 7516</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_WY_SHIFT                       20u</span></div>
<div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad80a385c9bd142c295c04ac8fdea723e"> 7517</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_WY_WIDTH                       4u</span></div>
<div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaad7c99f0074e27d9538494290020297"> 7518</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_WY(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_WY_SHIFT))&amp;MCM_LMDR2_WY_MASK)</span></div>
<div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2c0ad78f2eb8724c2e41afcfda3b5f3f"> 7519</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZ_MASK                      0xF000000u</span></div>
<div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4b98a029d38458b64a63c30ee0d4b3b7"> 7520</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZ_SHIFT                     24u</span></div>
<div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa6897d72b3961471d4d7fd2e5adfc562"> 7521</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZ_WIDTH                     4u</span></div>
<div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gacc2f8fddfee1270235a80f592cc3ccbb"> 7522</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZ(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_LMSZ_SHIFT))&amp;MCM_LMDR2_LMSZ_MASK)</span></div>
<div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga515aa84ebf0ffb5f6edb8cb22dee1ded"> 7523</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZH_MASK                     0x10000000u</span></div>
<div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9171d542e4639537bb68913a0655aa6c"> 7524</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZH_SHIFT                    28u</span></div>
<div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6c77d614a9c0fecde5e819c11537ad58"> 7525</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZH_WIDTH                    1u</span></div>
<div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga32161400556566e31ae38235475c41dd"> 7526</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_LMSZH_SHIFT))&amp;MCM_LMDR2_LMSZH_MASK)</span></div>
<div class="line"><a name="l07527"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac59a28149effabd63fd54ba85c90852a"> 7527</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_V_MASK                         0x80000000u</span></div>
<div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga84395c57b6016666d7625f66ce1020b5"> 7528</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_V_SHIFT                        31u</span></div>
<div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga35df7d7c3daa8d86b1a925c847fa9644"> 7529</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_V_WIDTH                        1u</span></div>
<div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0f507af0f589012578a52b6e0dbed5d9"> 7530</a></span>&#160;<span class="preprocessor">#define MCM_LMDR2_V(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_V_SHIFT))&amp;MCM_LMDR2_V_MASK)</span></div>
<div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="comment">/* LMPECR Bit Fields */</span></div>
<div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga561736a465ccdb1e5a16a5dd3efcc219"> 7532</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ERNCR_MASK                    0x1u</span></div>
<div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0e334be6495512ace956cdd0671a4696"> 7533</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ERNCR_SHIFT                   0u</span></div>
<div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4489ae2a0ec543ab045790a5276748e9"> 7534</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ERNCR_WIDTH                   1u</span></div>
<div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf2ae1ce7dba3ec79669772eb5434429d"> 7535</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ERNCR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPECR_ERNCR_SHIFT))&amp;MCM_LMPECR_ERNCR_MASK)</span></div>
<div class="line"><a name="l07536"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae9c06c44c280a047fc00411bca6d5dae"> 7536</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ER1BR_MASK                    0x100u</span></div>
<div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae4c144fd9fb14a9890380abd9fae5211"> 7537</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ER1BR_SHIFT                   8u</span></div>
<div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1e935533d29b88232602a33e8f0aa0dc"> 7538</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ER1BR_WIDTH                   1u</span></div>
<div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4b4973f78cf902ee604891faa76a3673"> 7539</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ER1BR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPECR_ER1BR_SHIFT))&amp;MCM_LMPECR_ER1BR_MASK)</span></div>
<div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga685a436a99fd0b0b7198f5353ac150be"> 7540</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ECPR_MASK                     0x100000u</span></div>
<div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae04b76841030bd02f09fc4c858436891"> 7541</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ECPR_SHIFT                    20u</span></div>
<div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa0111247cfb9b77dba23e62da835ff56"> 7542</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ECPR_WIDTH                    1u</span></div>
<div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf7f35dd254ffaa1408d939991e95e75c"> 7543</a></span>&#160;<span class="preprocessor">#define MCM_LMPECR_ECPR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPECR_ECPR_SHIFT))&amp;MCM_LMPECR_ECPR_MASK)</span></div>
<div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="comment">/* LMPEIR Bit Fields */</span></div>
<div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga664f7f41f40a568b0f77419d480c982a"> 7545</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC_MASK                      0xFFu</span></div>
<div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8dfca9b0c1d036e051b81f9d8c991433"> 7546</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC_SHIFT                     0u</span></div>
<div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1147064e8e6c84180099494f416c5ed4"> 7547</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC_WIDTH                     8u</span></div>
<div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga097b9d3879954e14f4192fa931089d20"> 7548</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_ENC_SHIFT))&amp;MCM_LMPEIR_ENC_MASK)</span></div>
<div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga64b6317c04f75d0cac6388cf791933ee"> 7549</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B_MASK                      0xFF00u</span></div>
<div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga11bfad928728aa0dd3b24d23777ab8c3"> 7550</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B_SHIFT                     8u</span></div>
<div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3301404049d812be942d8c9da4af2964"> 7551</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B_WIDTH                     8u</span></div>
<div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga95c731ad50e4f682fd70fcfabb866cd3"> 7552</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_E1B_SHIFT))&amp;MCM_LMPEIR_E1B_MASK)</span></div>
<div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1cccc8666f233b6cc7f06baf46a01e5c"> 7553</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PE_MASK                       0xFF0000u</span></div>
<div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa1638e8e8e825b5fcf4627039c967239"> 7554</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PE_SHIFT                      16u</span></div>
<div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga45174e6b3ba9ece2c66b0ab40b43ed51"> 7555</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PE_WIDTH                      8u</span></div>
<div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga923e9dbadee8af27fc5d6ff59a5f0872"> 7556</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_PE_SHIFT))&amp;MCM_LMPEIR_PE_MASK)</span></div>
<div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga48619a571f394a30bb62141c27713eae"> 7557</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC_MASK                   0x1F000000u</span></div>
<div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga264c12c94e3fc01d3b00da639f29a0d9"> 7558</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC_SHIFT                  24u</span></div>
<div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabf02c9396dbb9b9902d72ccbf799d86d"> 7559</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC_WIDTH                  5u</span></div>
<div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4081061d038d13bb6364659ad66b3aa9"> 7560</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_PEELOC_SHIFT))&amp;MCM_LMPEIR_PEELOC_MASK)</span></div>
<div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5cf4801a858c17f463ebe4d860cb3a60"> 7561</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V_MASK                        0x80000000u</span></div>
<div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabeb90629bd954312f3e78aa9c448205f"> 7562</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V_SHIFT                       31u</span></div>
<div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga73e445096ed5fed69ab6d0fffe37fb48"> 7563</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V_WIDTH                       1u</span></div>
<div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab2a42e0ab4c59c3a33350e65a4855b83"> 7564</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_V_SHIFT))&amp;MCM_LMPEIR_V_MASK)</span></div>
<div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="comment">/* LMFAR Bit Fields */</span></div>
<div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1f8d3d5c4f7a99629b4d6c514658a7f8"> 7566</a></span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8450c1c0955eb665c9044a2c85843e9d"> 7567</a></span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD_SHIFT                    0u</span></div>
<div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2e93faafbd3cbee84ad2ecdf74e0293f"> 7568</a></span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD_WIDTH                    32u</span></div>
<div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2c1d73808da4a1a62a8712588425ab2b"> 7569</a></span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFAR_EFADD_SHIFT))&amp;MCM_LMFAR_EFADD_MASK)</span></div>
<div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;<span class="comment">/* LMFATR Bit Fields */</span></div>
<div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0ff1766edd9611e9ea3d1b04b5c970c7"> 7571</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT_MASK                   0xFu</span></div>
<div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabb65f29c8c3e51c4fe39d2558331031a"> 7572</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT_SHIFT                  0u</span></div>
<div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga30e09af874115854a89b147d35b9c3c8"> 7573</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT_WIDTH                  4u</span></div>
<div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga744a9df4e8206d3aa88ecca0b7a7183d"> 7574</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFPRT_SHIFT))&amp;MCM_LMFATR_PEFPRT_MASK)</span></div>
<div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaed6394a3013b664055b8b3c679b2fbb1"> 7575</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE_MASK                  0x70u</span></div>
<div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gadfe9a03824e015b56002858fc463daa3"> 7576</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE_SHIFT                 4u</span></div>
<div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga02689ee1ebf8b1f02abcb4e1aa63207e"> 7577</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE_WIDTH                 3u</span></div>
<div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga75f0494acecbb60df1ba265545106ec7"> 7578</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFSIZE_SHIFT))&amp;MCM_LMFATR_PEFSIZE_MASK)</span></div>
<div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga190885f8b6a308c631b838227aa6d0eb"> 7579</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW_MASK                     0x80u</span></div>
<div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac1390f5f4057ac8c3614600e2d4e96e2"> 7580</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW_SHIFT                    7u</span></div>
<div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6c789814136f9280e7165753f90e363b"> 7581</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW_WIDTH                    1u</span></div>
<div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5b3bc77fa3820c3582779ca94c76a54b"> 7582</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFW_SHIFT))&amp;MCM_LMFATR_PEFW_MASK)</span></div>
<div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9c36f272ad22176db6bd56b1c6e1cb0b"> 7583</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST_MASK                   0xFF00u</span></div>
<div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga59caf75f9d4512946876dae47306f9a5"> 7584</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST_SHIFT                  8u</span></div>
<div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1aea9ccbbcb160fbe1c28f113c30870c"> 7585</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST_WIDTH                  8u</span></div>
<div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gafabd6cde49585dd20c949fcf49b856cc"> 7586</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFMST_SHIFT))&amp;MCM_LMFATR_PEFMST_MASK)</span></div>
<div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga87bf4c042fe7bca737f287535a47d335"> 7587</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR_MASK                      0x80000000u</span></div>
<div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga56799674a0d78c08d92bd8a978d33f31"> 7588</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR_SHIFT                     31u</span></div>
<div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga69eec647bf8030b3dce3bca655379329"> 7589</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR_WIDTH                     1u</span></div>
<div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9018aa8bae08050236b4af52840a7238"> 7590</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_OVR_SHIFT))&amp;MCM_LMFATR_OVR_MASK)</span></div>
<div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;<span class="comment">/* LMFDHR Bit Fields */</span></div>
<div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaed4ca1481eca58cfe7674aef93d86b15"> 7592</a></span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7e78daf3a59aea8d525ed8cd1c6fcdb5"> 7593</a></span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH_SHIFT                   0u</span></div>
<div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga41df8846755899a62a0fd362f544602c"> 7594</a></span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH_WIDTH                   32u</span></div>
<div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6c2f405d77600de35a8b75efe8117891"> 7595</a></span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFDHR_PEFDH_SHIFT))&amp;MCM_LMFDHR_PEFDH_MASK)</span></div>
<div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;<span class="comment">/* LMFDLR Bit Fields */</span></div>
<div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga73861c6c6b514edbbc49f17c66fb2b79"> 7597</a></span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga69fbce98107651562fae6eaa8be47f57"> 7598</a></span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL_SHIFT                   0u</span></div>
<div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga072ce9ed88f8676597dce821f8512a43"> 7599</a></span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL_WIDTH                   32u</span></div>
<div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gafc9413d62547242e4654f103d960fd88"> 7600</a></span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFDLR_PEFDL_SHIFT))&amp;MCM_LMFDLR_PEFDL_MASK)</span></div>
<div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div>
<div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;</div>
<div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160; <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;</div>
<div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;</div>
<div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="comment">   -- MPU Peripheral Access Layer</span></div>
<div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;</div>
<div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaede95f5b619d44a23385d208d8463ee6"> 7623</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EDR_COUNT                        4u</span></div>
<div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga50a1987748ccc3a679c3c470c8a0e6f7"> 7624</a></span>&#160;<span class="preprocessor">#define MPU_RGD_COUNT                            8u</span></div>
<div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga3c9e3005f465d9c7fa3eac67cc8e2890"> 7625</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_COUNT                         8u</span></div>
<div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;</div>
<div class="line"><a name="l07628"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html"> 7628</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a27808c739d1ea491da1a7922a31af54d"> 7629</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a27808c739d1ea491da1a7922a31af54d">CESR</a>;                              </div>
<div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#af18bafaac3b2ce682652a0ce35d863c5"> 7630</a></span>&#160;       uint8_t RESERVED_0[12];</div>
<div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x8 */</span></div>
<div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a106bf94fb6bbc4fb74ed4fd7604ffea1"> 7632</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_p_u___type.html#a106bf94fb6bbc4fb74ed4fd7604ffea1">EAR</a>;                               </div>
<div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a7476a43b28b7c0df7ecffa81bd879322"> 7635</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_p_u___type.html#a7476a43b28b7c0df7ecffa81bd879322">EDR</a>;                               </div>
<div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;  } EAR_EDR[<a class="code" href="group___m_p_u___peripheral___access___layer.html#gaede95f5b619d44a23385d208d8463ee6">MPU_EAR_EDR_COUNT</a>];</div>
<div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a539d6f347acc82c6bf997292f58486f1"> 7639</a></span>&#160;       uint8_t RESERVED_1[976];</div>
<div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x400, array step: 0x10 */</span></div>
<div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a9a0286cef2a718f6e651c820bb12776a"> 7641</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a9a0286cef2a718f6e651c820bb12776a">WORD0</a>;                             </div>
<div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#abab43ee13229af015a04f2e84bdfee05"> 7642</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#abab43ee13229af015a04f2e84bdfee05">WORD1</a>;                             </div>
<div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a5c67fb73e0bdf41e675afeae5c2e25a8"> 7643</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a5c67fb73e0bdf41e675afeae5c2e25a8">WORD2</a>;                             </div>
<div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#afd8519789dcb2660ca6b3c2de3aaf998"> 7644</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#afd8519789dcb2660ca6b3c2de3aaf998">WORD3</a>;                             </div>
<div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;  } RGD[<a class="code" href="group___m_p_u___peripheral___access___layer.html#ga50a1987748ccc3a679c3c470c8a0e6f7">MPU_RGD_COUNT</a>];</div>
<div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a2e95a4b375b5873c57523ce436c5c67a"> 7646</a></span>&#160;       uint8_t RESERVED_2[896];</div>
<div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a4c91daf063df0e34eadebbbede49c522"> 7647</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RGDAAC[<a class="code" href="group___m_p_u___peripheral___access___layer.html#ga3c9e3005f465d9c7fa3eac67cc8e2890">MPU_RGDAAC_COUNT</a>];          </div>
<div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;} <a class="code" href="struct_m_p_u___type.html">MPU_Type</a>, *<a class="code" href="group___m_p_u___peripheral___access___layer.html#gae30dba501b3da4beef962e366777d2e0">MPU_MemMapPtr</a>;</div>
<div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;</div>
<div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gacb2ba9cd393ca45929e4c8062616ce4b"> 7653</a></span>&#160;<span class="preprocessor">#define MPU_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;</div>
<div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;</div>
<div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="comment">/* MPU - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaa0805ccd2bc4e42d63adb0618d2af571"> 7658</a></span>&#160;<span class="preprocessor">#define MPU_BASE                                 (0x4000D000u)</span></div>
<div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;</div>
<div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaad8182e72fe5037a6ba1eb65a1554e0b"> 7660</a></span>&#160;<span class="preprocessor">#define MPU                                      ((MPU_Type *)MPU_BASE)</span></div>
<div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;</div>
<div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga05c682e671650e23a7103fb69e46ce86"> 7662</a></span>&#160;<span class="preprocessor">#define MPU_BASE_ADDRS                           { MPU_BASE }</span></div>
<div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;</div>
<div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga78460c4504e0b1effc8715d3fdb92f25"> 7664</a></span>&#160;<span class="preprocessor">#define MPU_BASE_PTRS                            { MPU }</span></div>
<div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;</div>
<div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="comment">   -- MPU Register Masks</span></div>
<div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;</div>
<div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;<span class="comment">/* CESR Bit Fields */</span></div>
<div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga97170048bb44b005879eac9ef8db2c14"> 7676</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_MASK                        0x1u</span></div>
<div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga78bad194c9de3bebb9eba101cf58c613"> 7677</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_SHIFT                       0u</span></div>
<div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac8fe1520a1f4f40270e52c9a84276272"> 7678</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_WIDTH                       1u</span></div>
<div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae11ac7e3d17240376831ed2a57cd5eb4"> 7679</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_VLD_SHIFT))&amp;MPU_CESR_VLD_MASK)</span></div>
<div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab2bc6f6060eddc0403a79f7f5e31f270"> 7680</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_MASK                       0xF00u</span></div>
<div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga30493ea4dcacc6d2bf116459dd57362e"> 7681</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_SHIFT                      8u</span></div>
<div class="line"><a name="l07682"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae42ef1fc60e44cc35ad16fe0f20f698b"> 7682</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_WIDTH                      4u</span></div>
<div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7409b2905721fcdbd64058717f0f97af"> 7683</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NRGD_SHIFT))&amp;MPU_CESR_NRGD_MASK)</span></div>
<div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadfa15098e24cc47d3c919a4a50702050"> 7684</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_MASK                        0xF000u</span></div>
<div class="line"><a name="l07685"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3c9da72b898ef6552faa993528e58157"> 7685</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_SHIFT                       12u</span></div>
<div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga51cacc92ece921f5b9f2c1361b7e0a5b"> 7686</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_WIDTH                       4u</span></div>
<div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5639f383deeba2d71767b811cb8998da"> 7687</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NSP_SHIFT))&amp;MPU_CESR_NSP_MASK)</span></div>
<div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac91de83bf386f4896d634b4283e3ac12"> 7688</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_MASK                        0xF0000u</span></div>
<div class="line"><a name="l07689"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9e19f94c8fa7c703ae194f8df2920795"> 7689</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_SHIFT                       16u</span></div>
<div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4f7ca730eba416c8f2f3a182e2a0098a"> 7690</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_WIDTH                       4u</span></div>
<div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga766ed7d8ee03f0a9ede81c0f88604bff"> 7691</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_HRL_SHIFT))&amp;MPU_CESR_HRL_MASK)</span></div>
<div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac840b157b64a5ef01482fa3ec614e749"> 7692</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR3_MASK                     0x10000000u</span></div>
<div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga41bd767ca4eb6b2595edf531fd008467"> 7693</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR3_SHIFT                    28u</span></div>
<div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga029dae2b895d9c03195bc39635a4dcb1"> 7694</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR3_WIDTH                    1u</span></div>
<div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga24db7d9e560cd8b913b58f75674d714e"> 7695</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR3_SHIFT))&amp;MPU_CESR_SPERR3_MASK)</span></div>
<div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga10edf7a23695f1143a3d48bc97fdcb0f"> 7696</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR2_MASK                     0x20000000u</span></div>
<div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4c9b003562c6d55fdb393f87d2fbddda"> 7697</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR2_SHIFT                    29u</span></div>
<div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac3b8e1214afb4a7ba3dd647e4fbe07d4"> 7698</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR2_WIDTH                    1u</span></div>
<div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga65af71b32227a0f969cebb1162a881e6"> 7699</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR2_SHIFT))&amp;MPU_CESR_SPERR2_MASK)</span></div>
<div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga03f2f952282532e621cb8a12890733db"> 7700</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1_MASK                     0x40000000u</span></div>
<div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga41d4b57d2b1e6b741f3de85a3039d21a"> 7701</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1_SHIFT                    30u</span></div>
<div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga25991684ac4338444fb70f5abe74e2b6"> 7702</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1_WIDTH                    1u</span></div>
<div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaeec1414b8e221a944e6abc7ac44e713b"> 7703</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR1_SHIFT))&amp;MPU_CESR_SPERR1_MASK)</span></div>
<div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae2d5159b50a590a3ce93d2cc29d978ca"> 7704</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0_MASK                     0x80000000u</span></div>
<div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga270eeff45b3cfe604422065850cd8f1d"> 7705</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0_SHIFT                    31u</span></div>
<div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga782e9e6fc9f1764ff789c0b555fe7900"> 7706</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0_WIDTH                    1u</span></div>
<div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga25f171346c9cd87aa381db4705d9d370"> 7707</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR0_SHIFT))&amp;MPU_CESR_SPERR0_MASK)</span></div>
<div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="comment">/* EAR Bit Fields */</span></div>
<div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2fec46c3866c88337f8ee0639c8d81b5"> 7709</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2bbd867e08b8ad2b609ab33a558e501c"> 7710</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_SHIFT                      0u</span></div>
<div class="line"><a name="l07711"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3549d2c11f3ee7b972b4f2b4b8005ccb"> 7711</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_WIDTH                      32u</span></div>
<div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7815747123ac5e47bae56092e96eb1df"> 7712</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EAR_EADDR_SHIFT))&amp;MPU_EAR_EADDR_MASK)</span></div>
<div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;<span class="comment">/* EDR Bit Fields */</span></div>
<div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga469d59f7f1a51f8d7041b2404a246fb6"> 7714</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_MASK                         0x1u</span></div>
<div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga927ea9ae9756926304a7199714ee646a"> 7715</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_SHIFT                        0u</span></div>
<div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad73a48b4d85db769bc9364e8bf79c741"> 7716</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_WIDTH                        1u</span></div>
<div class="line"><a name="l07717"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga39431791fba060a5a505e715e307e608"> 7717</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_ERW_SHIFT))&amp;MPU_EDR_ERW_MASK)</span></div>
<div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga92ec1bda4da654cec287d9c1bfadd4e7"> 7718</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_MASK                       0xEu</span></div>
<div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac76941d0d78453dcab7b06fc204a1abb"> 7719</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_SHIFT                      1u</span></div>
<div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf8084b95f0a2fcbf9d7ad88e480e84c5"> 7720</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_WIDTH                      3u</span></div>
<div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0f229cd86e20adbcced8b6a914bedd8a"> 7721</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EATTR_SHIFT))&amp;MPU_EDR_EATTR_MASK)</span></div>
<div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga57901086814557690f671d195d886423"> 7722</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_MASK                         0xF0u</span></div>
<div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad27c9ef1ae37201a6c16976311c5e1b3"> 7723</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_SHIFT                        4u</span></div>
<div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafa40e6db11e3c4cd78ab342939528479"> 7724</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_WIDTH                        4u</span></div>
<div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga96dd5486570e5f2b830023213e5bcefc"> 7725</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EMN_SHIFT))&amp;MPU_EDR_EMN_MASK)</span></div>
<div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga37328927ec3b6c036e4091cba2631af7"> 7726</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_MASK                        0xFF00u</span></div>
<div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0cc03b3e200e7c9c27b3731305e7a007"> 7727</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_SHIFT                       8u</span></div>
<div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf571707a4636ba6f35fef733bb1ba24b"> 7728</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_WIDTH                       8u</span></div>
<div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5e4da7c3f4b78fca3badcd53b63680c1"> 7729</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EPID_SHIFT))&amp;MPU_EDR_EPID_MASK)</span></div>
<div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga68e110ced075e97030f5c5a2f0cda968"> 7730</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_MASK                        0xFFFF0000u</span></div>
<div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac82a810678a3390409319ea636e93d84"> 7731</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_SHIFT                       16u</span></div>
<div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga815636f6aba5703d2962026ef4a024b4"> 7732</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_WIDTH                       16u</span></div>
<div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9ce24407fd20ff7c01bbf20cd7ac483b"> 7733</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EACD_SHIFT))&amp;MPU_EDR_EACD_MASK)</span></div>
<div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="comment">/* RGD_WORD0 Bit Fields */</span></div>
<div class="line"><a name="l07735"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6b1fcaba537c1e1ec17f439d00f9c7db"> 7735</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR_MASK               0xFFFFFFE0u</span></div>
<div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga59c2f8f766906f3821403785f6bbaee9"> 7736</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR_SHIFT              5u</span></div>
<div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf9808046beac3bce1ceafb83d925af97"> 7737</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR_WIDTH              27u</span></div>
<div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac7ec2c7d227f4a237696eba74af13e38"> 7738</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD0_SRTADDR_SHIFT))&amp;MPU_RGD_WORD0_SRTADDR_MASK)</span></div>
<div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="comment">/* RGD_WORD1 Bit Fields */</span></div>
<div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafad1483ae81099bdfb6adc10e1519239"> 7740</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR_MASK               0xFFFFFFE0u</span></div>
<div class="line"><a name="l07741"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa4eda27feee181afc86c63909a12a0a6"> 7741</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR_SHIFT              5u</span></div>
<div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga020ca65575069d65c0f7d86fe86fa5f4"> 7742</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR_WIDTH              27u</span></div>
<div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa33a0d67e20ee0281347f6eb0b32117c"> 7743</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD1_ENDADDR_SHIFT))&amp;MPU_RGD_WORD1_ENDADDR_MASK)</span></div>
<div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;<span class="comment">/* RGD_WORD2 Bit Fields */</span></div>
<div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8478ff989becd05d1d05aab488403b71"> 7745</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM_MASK                  0x7u</span></div>
<div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaec21dea16aebd81764999292a0d4f439"> 7746</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM_SHIFT                 0u</span></div>
<div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3d917cd5d883b8c9d4b4c60c925ec402"> 7747</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM_WIDTH                 3u</span></div>
<div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga768dd11adf5ac28d6066506316aecf54"> 7748</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M0UM_SHIFT))&amp;MPU_RGD_WORD2_M0UM_MASK)</span></div>
<div class="line"><a name="l07749"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7d42bba4e2c351c0e276b7d8bd609e00"> 7749</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM_MASK                  0x18u</span></div>
<div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4f40c80fe89ff6a2823689c0bf82f6b5"> 7750</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM_SHIFT                 3u</span></div>
<div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga205f59904faedf1ae9a761bbc3e0cc36"> 7751</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM_WIDTH                 2u</span></div>
<div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga93c2ee494d12d64cc2bdec2542875292"> 7752</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M0SM_SHIFT))&amp;MPU_RGD_WORD2_M0SM_MASK)</span></div>
<div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga180316b35a926d56d16486a45d8f88dc"> 7753</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE_MASK                  0x20u</span></div>
<div class="line"><a name="l07754"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf6b837628581d35a2294ee24170dac55"> 7754</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE_SHIFT                 5u</span></div>
<div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab3e6174fd852961363f3420ca07034f7"> 7755</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE_WIDTH                 1u</span></div>
<div class="line"><a name="l07756"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6c22ac8b687a63421ccacf3fa40e25f7"> 7756</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M0PE_SHIFT))&amp;MPU_RGD_WORD2_M0PE_MASK)</span></div>
<div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1618dc3fdf46b1ea02334f31b2a4986b"> 7757</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM_MASK                  0x1C0u</span></div>
<div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7892bf1541bafc1c21452503da4eac20"> 7758</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM_SHIFT                 6u</span></div>
<div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9201c299d1d80d92f422324c6ce1f709"> 7759</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM_WIDTH                 3u</span></div>
<div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadd0cc125e66d5c868ae4dddcf8a87403"> 7760</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M1UM_SHIFT))&amp;MPU_RGD_WORD2_M1UM_MASK)</span></div>
<div class="line"><a name="l07761"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf0b46a68fc5c19fe8d6056c004a888e6"> 7761</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM_MASK                  0x600u</span></div>
<div class="line"><a name="l07762"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2fab30c9747bd252305d7a8d78af8cdb"> 7762</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM_SHIFT                 9u</span></div>
<div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab54cf7374367825de9f4350746e9b4af"> 7763</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM_WIDTH                 2u</span></div>
<div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gabb85f44bd3fb6de4c1d57067bb86901e"> 7764</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M1SM_SHIFT))&amp;MPU_RGD_WORD2_M1SM_MASK)</span></div>
<div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga97097f7dbed1f7b70d012dcbe24488e7"> 7765</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1PE_MASK                  0x800u</span></div>
<div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga89942bee05cb8cb9a10b0f2692b53fc7"> 7766</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1PE_SHIFT                 11u</span></div>
<div class="line"><a name="l07767"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga32873617266e3073d5689bb9b49159dd"> 7767</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1PE_WIDTH                 1u</span></div>
<div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae4c011a0118ce84929ebca58794dfaae"> 7768</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1PE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M1PE_SHIFT))&amp;MPU_RGD_WORD2_M1PE_MASK)</span></div>
<div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga257420f92c5fe0750f05335dcade4913"> 7769</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM_MASK                  0x7000u</span></div>
<div class="line"><a name="l07770"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6b1ab5f76d3c10afb81f40f553b50ccb"> 7770</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM_SHIFT                 12u</span></div>
<div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga30c7d6ee7814f609a400713af013c648"> 7771</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM_WIDTH                 3u</span></div>
<div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga15a2f4382a7f2de1dd72d91973cf2bb9"> 7772</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M2UM_SHIFT))&amp;MPU_RGD_WORD2_M2UM_MASK)</span></div>
<div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6541c4d3e3c9a8b8adde68d3bd9f1857"> 7773</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM_MASK                  0x18000u</span></div>
<div class="line"><a name="l07774"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac01aa700ccb82ee74f0026d9c8835e8a"> 7774</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM_SHIFT                 15u</span></div>
<div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga299aa9970cf6eb65626ab12424593a86"> 7775</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM_WIDTH                 2u</span></div>
<div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7e4df5dd61c8ed7322c2b979255bbc03"> 7776</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M2SM_SHIFT))&amp;MPU_RGD_WORD2_M2SM_MASK)</span></div>
<div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga500b8513635da1f6907f9d904d2ce35d"> 7777</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM_MASK                  0x1C0000u</span></div>
<div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga61abfc30859d283d9d7d4cc186b96c86"> 7778</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM_SHIFT                 18u</span></div>
<div class="line"><a name="l07779"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga89d09acb7875cd45103bdad330a54a7e"> 7779</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM_WIDTH                 3u</span></div>
<div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga000997c5f5d2bc0cd267ef8feb4e8ed9"> 7780</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M3UM_SHIFT))&amp;MPU_RGD_WORD2_M3UM_MASK)</span></div>
<div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga075d47525b32f20b69cb0b4b2a54147a"> 7781</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM_MASK                  0x600000u</span></div>
<div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae27d8f7e40fc325f90dddeea8f18c5cd"> 7782</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM_SHIFT                 21u</span></div>
<div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5aea1d1d39b3f10db9e288d7c7b9514c"> 7783</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM_WIDTH                 2u</span></div>
<div class="line"><a name="l07784"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2cb922929cb9d3ea6392e69e8d35cd7f"> 7784</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M3SM_SHIFT))&amp;MPU_RGD_WORD2_M3SM_MASK)</span></div>
<div class="line"><a name="l07785"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac63876858fd4a751d98b218702deffb8"> 7785</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE_MASK                  0x1000000u</span></div>
<div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac01bc7cfaaf82d0300f9906e6c443c1e"> 7786</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE_SHIFT                 24u</span></div>
<div class="line"><a name="l07787"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga948f8d0ff22c70abf14fad7e513c7813"> 7787</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE_WIDTH                 1u</span></div>
<div class="line"><a name="l07788"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae982a4ab1b800a52e61d69f342aeec53"> 7788</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M4WE_SHIFT))&amp;MPU_RGD_WORD2_M4WE_MASK)</span></div>
<div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad07b830945eee33843767ee8013438c2"> 7789</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE_MASK                  0x2000000u</span></div>
<div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaef121b700e07f93822184f4f7304a355"> 7790</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE_SHIFT                 25u</span></div>
<div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga15dba25c10614888d380b0af65853a18"> 7791</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE_WIDTH                 1u</span></div>
<div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga33f3972064775ac773a08546d12eb2fd"> 7792</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M4RE_SHIFT))&amp;MPU_RGD_WORD2_M4RE_MASK)</span></div>
<div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga00f9c7f18ddeeca22383bbd3b34f6b3a"> 7793</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE_MASK                  0x4000000u</span></div>
<div class="line"><a name="l07794"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab6791e229c9d398bf939e0eef275cc04"> 7794</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE_SHIFT                 26u</span></div>
<div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga940f0b340d70db82246f5e0cb6fd575f"> 7795</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE_WIDTH                 1u</span></div>
<div class="line"><a name="l07796"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae3bbd9cb667889382d1315d68cffbe86"> 7796</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M5WE_SHIFT))&amp;MPU_RGD_WORD2_M5WE_MASK)</span></div>
<div class="line"><a name="l07797"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga446d72ca3f60c60c15c6d9d23bc3741a"> 7797</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE_MASK                  0x8000000u</span></div>
<div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4aa63246fcf19ef5e1c1bb4734d55e2e"> 7798</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE_SHIFT                 27u</span></div>
<div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf5f75698de3dcdc41317802946925170"> 7799</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE_WIDTH                 1u</span></div>
<div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga17a620e6c054028ef5ec7eb08ab71111"> 7800</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M5RE_SHIFT))&amp;MPU_RGD_WORD2_M5RE_MASK)</span></div>
<div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafddcbcceeb501ff708e4a707c3fcdd60"> 7801</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE_MASK                  0x10000000u</span></div>
<div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4ab36612dcc9c3ce4e4ee109515cdf3e"> 7802</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE_SHIFT                 28u</span></div>
<div class="line"><a name="l07803"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac8c43b76ed7615c0c8e129d056699665"> 7803</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE_WIDTH                 1u</span></div>
<div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad82e26e347a9083a74727b24d7aa7ffe"> 7804</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M6WE_SHIFT))&amp;MPU_RGD_WORD2_M6WE_MASK)</span></div>
<div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga70e08a06bd945aa9e4d5f9f8f46b0d38"> 7805</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE_MASK                  0x20000000u</span></div>
<div class="line"><a name="l07806"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf0e2f44435f3855c91c2e1c765c091e2"> 7806</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE_SHIFT                 29u</span></div>
<div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadc0a4bf9d49762a649c410c74ab52a18"> 7807</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE_WIDTH                 1u</span></div>
<div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7b23f54d14386ec448a9900bc7017c1c"> 7808</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M6RE_SHIFT))&amp;MPU_RGD_WORD2_M6RE_MASK)</span></div>
<div class="line"><a name="l07809"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga47816fef62c8b9085b723b3d1f54f8ff"> 7809</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE_MASK                  0x40000000u</span></div>
<div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga370726afca911541c8fbcfa3258a2ebf"> 7810</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE_SHIFT                 30u</span></div>
<div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga40bf339dba3a67fa3dcba1d428aa998c"> 7811</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE_WIDTH                 1u</span></div>
<div class="line"><a name="l07812"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5b3a0a4b2588fab8842cf37a1eb7d75d"> 7812</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M7WE_SHIFT))&amp;MPU_RGD_WORD2_M7WE_MASK)</span></div>
<div class="line"><a name="l07813"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga55282b9cb58826b52122dd7e2b38e92c"> 7813</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE_MASK                  0x80000000u</span></div>
<div class="line"><a name="l07814"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga295e145ccbd14a3983292db7e9090365"> 7814</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE_SHIFT                 31u</span></div>
<div class="line"><a name="l07815"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac4cc70536bc80b10e81bb52f323a3fb5"> 7815</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE_WIDTH                 1u</span></div>
<div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac70ca577672e5217192e2896fe811cbf"> 7816</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M7RE_SHIFT))&amp;MPU_RGD_WORD2_M7RE_MASK)</span></div>
<div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;<span class="comment">/* RGD_WORD3 Bit Fields */</span></div>
<div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafc7d14fc9b4231422e09987c08716730"> 7818</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD_MASK                   0x1u</span></div>
<div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8c5da0505d4ed99db81afb825c520be7"> 7819</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD_SHIFT                  0u</span></div>
<div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6a68fb464eecee29eed7fc5d6d13277b"> 7820</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD_WIDTH                  1u</span></div>
<div class="line"><a name="l07821"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2ce9646fe263cc7ed9fc5b115bda023b"> 7821</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD3_VLD_SHIFT))&amp;MPU_RGD_WORD3_VLD_MASK)</span></div>
<div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7b7562ea27d1d2e84936c2939a776d79"> 7822</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK_MASK               0xFF0000u</span></div>
<div class="line"><a name="l07823"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7a2548508907fb593c7bfd22d33cac52"> 7823</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK_SHIFT              16u</span></div>
<div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga66bbd2805b4c117ddfd36f1a759157e0"> 7824</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK_WIDTH              8u</span></div>
<div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaae3c6cd294af628df3299d2977760e55"> 7825</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD3_PIDMASK_SHIFT))&amp;MPU_RGD_WORD3_PIDMASK_MASK)</span></div>
<div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5bcbefc68f4fce631dac36b20f0bae3d"> 7826</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad1fb0264270e2dc34a7ead5f2a34aad1"> 7827</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID_SHIFT                  24u</span></div>
<div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac201fc3cbe3e7eefea90fd9ef516d0d7"> 7828</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID_WIDTH                  8u</span></div>
<div class="line"><a name="l07829"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0397b259f24707a349593dfc1c5bd504"> 7829</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD3_PID_SHIFT))&amp;MPU_RGD_WORD3_PID_MASK)</span></div>
<div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="comment">/* RGDAAC Bit Fields */</span></div>
<div class="line"><a name="l07831"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa4855af22b69592db90ae0eef06608fc"> 7831</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_MASK                     0x7u</span></div>
<div class="line"><a name="l07832"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3ba290e2151d652e653e23a97738b1e5"> 7832</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_SHIFT                    0u</span></div>
<div class="line"><a name="l07833"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga81a476da1cef276770ba2eb0f9789dea"> 7833</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_WIDTH                    3u</span></div>
<div class="line"><a name="l07834"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga065c036590b595a2800d34891f5bcebb"> 7834</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0UM_SHIFT))&amp;MPU_RGDAAC_M0UM_MASK)</span></div>
<div class="line"><a name="l07835"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gada28730c0d3bd624b681e09a736c120e"> 7835</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_MASK                     0x18u</span></div>
<div class="line"><a name="l07836"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadad72890c36bcb3eea5e72c8f95af64a"> 7836</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_SHIFT                    3u</span></div>
<div class="line"><a name="l07837"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaae7bcc9c42a939aca3c2eb3733717727"> 7837</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_WIDTH                    2u</span></div>
<div class="line"><a name="l07838"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7afbf5583defee207ca692236622207f"> 7838</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0SM_SHIFT))&amp;MPU_RGDAAC_M0SM_MASK)</span></div>
<div class="line"><a name="l07839"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9971bc4d5380405e3dfc5406f198467f"> 7839</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_MASK                     0x20u</span></div>
<div class="line"><a name="l07840"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaefb6130bf565012a5a2ed7137d9f2b11"> 7840</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_SHIFT                    5u</span></div>
<div class="line"><a name="l07841"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga12874c318fad025d8af63b0d1a836e1c"> 7841</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_WIDTH                    1u</span></div>
<div class="line"><a name="l07842"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8546ad742b4b616d2910018e704bb0fe"> 7842</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0PE_SHIFT))&amp;MPU_RGDAAC_M0PE_MASK)</span></div>
<div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9c612a4add9fc4bd1e8866fe06d5a0f0"> 7843</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_MASK                     0x1C0u</span></div>
<div class="line"><a name="l07844"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab78a3ecaa69ce9b7a985e4efa7b4620d"> 7844</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_SHIFT                    6u</span></div>
<div class="line"><a name="l07845"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4be2602b3667c4165b8824d3f39353ae"> 7845</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_WIDTH                    3u</span></div>
<div class="line"><a name="l07846"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga53c71a1269e004bbdd91060144767525"> 7846</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1UM_SHIFT))&amp;MPU_RGDAAC_M1UM_MASK)</span></div>
<div class="line"><a name="l07847"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae1b8caa92c79f5d2c8063322a5648949"> 7847</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_MASK                     0x600u</span></div>
<div class="line"><a name="l07848"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa7b953ee18610f335e223411d85d8cfa"> 7848</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_SHIFT                    9u</span></div>
<div class="line"><a name="l07849"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga52f81abf1c3faa67492f256a2d872b3a"> 7849</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_WIDTH                    2u</span></div>
<div class="line"><a name="l07850"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5689e7ead576f5f6f11da872e038692e"> 7850</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1SM_SHIFT))&amp;MPU_RGDAAC_M1SM_MASK)</span></div>
<div class="line"><a name="l07851"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9943b4e0d9ec5824c79a4e8b3bad623c"> 7851</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_MASK                     0x800u</span></div>
<div class="line"><a name="l07852"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4e5a6355ee05c02aa02393db9a418318"> 7852</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_SHIFT                    11u</span></div>
<div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf4c368d7931808e0811bf9ebf06683d6"> 7853</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_WIDTH                    1u</span></div>
<div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa79558ccf09e062c8734b6e258443695"> 7854</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1PE_SHIFT))&amp;MPU_RGDAAC_M1PE_MASK)</span></div>
<div class="line"><a name="l07855"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8d7b4cc87aa01ac1fc57eee990df39c7"> 7855</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_MASK                     0x7000u</span></div>
<div class="line"><a name="l07856"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1d5c046770993c99be4542472930ca76"> 7856</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_SHIFT                    12u</span></div>
<div class="line"><a name="l07857"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gade477cadb27346b36b41ebb8a8b97a7e"> 7857</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_WIDTH                    3u</span></div>
<div class="line"><a name="l07858"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac64278901508100a0d6ad9072218bb95"> 7858</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2UM_SHIFT))&amp;MPU_RGDAAC_M2UM_MASK)</span></div>
<div class="line"><a name="l07859"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6add3ff0b896e284766090212deee537"> 7859</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_MASK                     0x18000u</span></div>
<div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3ad37821b5be6daf16f1a497562a34e8"> 7860</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_SHIFT                    15u</span></div>
<div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gabfe8f525df5ca206e036f8a16d21c7aa"> 7861</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_WIDTH                    2u</span></div>
<div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2ca6bcca3d16364c0c0b26396b34f569"> 7862</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2SM_SHIFT))&amp;MPU_RGDAAC_M2SM_MASK)</span></div>
<div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf2452a83e10e064460faa1161376e227"> 7863</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_MASK                     0x1C0000u</span></div>
<div class="line"><a name="l07864"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac64ad669637020d4ed932759c5018a1a"> 7864</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_SHIFT                    18u</span></div>
<div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga38812cda5ff6d9c7f7798173e4d59a6f"> 7865</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_WIDTH                    3u</span></div>
<div class="line"><a name="l07866"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac7dd7fa0732590802f8e632cc491834b"> 7866</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3UM_SHIFT))&amp;MPU_RGDAAC_M3UM_MASK)</span></div>
<div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae5e6d54ab5d669ec57740a22ea1a9840"> 7867</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_MASK                     0x600000u</span></div>
<div class="line"><a name="l07868"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2100b16ac6437948090913ee54184df6"> 7868</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_SHIFT                    21u</span></div>
<div class="line"><a name="l07869"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga69b712fdb502c9ad49297a60f77e2344"> 7869</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_WIDTH                    2u</span></div>
<div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga666481f8dfe05dff0c698b5725723cea"> 7870</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3SM_SHIFT))&amp;MPU_RGDAAC_M3SM_MASK)</span></div>
<div class="line"><a name="l07871"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga83e0fd88964bf881fff84ec5148be122"> 7871</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_MASK                     0x1000000u</span></div>
<div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab956bade9f6a200c49007ae0385b5838"> 7872</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_SHIFT                    24u</span></div>
<div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga035052d6243394375269079c3491e3f5"> 7873</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_WIDTH                    1u</span></div>
<div class="line"><a name="l07874"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga47413fbb754c13dd0a10426895bf4522"> 7874</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M4WE_SHIFT))&amp;MPU_RGDAAC_M4WE_MASK)</span></div>
<div class="line"><a name="l07875"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga19bff0a0a5537826851816728dbe1845"> 7875</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_MASK                     0x2000000u</span></div>
<div class="line"><a name="l07876"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2396d0d3aa02d1ce7d63b375306171db"> 7876</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_SHIFT                    25u</span></div>
<div class="line"><a name="l07877"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga67893b07ef55b617c7e9fa68aecf2019"> 7877</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_WIDTH                    1u</span></div>
<div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga77a53393f1487e44e96fe31dc9fc006a"> 7878</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M4RE_SHIFT))&amp;MPU_RGDAAC_M4RE_MASK)</span></div>
<div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9a15b77ff19841d163202e5f08e59941"> 7879</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_MASK                     0x4000000u</span></div>
<div class="line"><a name="l07880"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga32b48238ec363343bb84eb701503ac64"> 7880</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_SHIFT                    26u</span></div>
<div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3955a5be90996389b026470fe0915b87"> 7881</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_WIDTH                    1u</span></div>
<div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga06af2d254a4005439683404b2c524d06"> 7882</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M5WE_SHIFT))&amp;MPU_RGDAAC_M5WE_MASK)</span></div>
<div class="line"><a name="l07883"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga96965e716b1fba479c7903a5ae64e305"> 7883</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_MASK                     0x8000000u</span></div>
<div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga80db0bdec596e5f2ae168cf02b3e68d0"> 7884</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_SHIFT                    27u</span></div>
<div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7a5b1dda5c2363fe2a0ef64559062b9e"> 7885</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_WIDTH                    1u</span></div>
<div class="line"><a name="l07886"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga26b75a75683156bca9eb1a24433171a1"> 7886</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M5RE_SHIFT))&amp;MPU_RGDAAC_M5RE_MASK)</span></div>
<div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga675c429d4b18a11c7dd4d6f81e8fec4b"> 7887</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_MASK                     0x10000000u</span></div>
<div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga67ade60c5f10bf98e10770b8af8d2a87"> 7888</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_SHIFT                    28u</span></div>
<div class="line"><a name="l07889"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8da77733c0c74021ddbc36e9730487bb"> 7889</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_WIDTH                    1u</span></div>
<div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5f2bc93791ffb2f2c47a2d9bca21a415"> 7890</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M6WE_SHIFT))&amp;MPU_RGDAAC_M6WE_MASK)</span></div>
<div class="line"><a name="l07891"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga520ccd7afefe94f2c563302f3996dbe3"> 7891</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_MASK                     0x20000000u</span></div>
<div class="line"><a name="l07892"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0166b93dc6445dac1d73289ecdb8eda1"> 7892</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_SHIFT                    29u</span></div>
<div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafbf66b356c9cf5c674088a5d7bb43444"> 7893</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_WIDTH                    1u</span></div>
<div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8aed213d8e46b5b32ea2598ef76d5ac6"> 7894</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M6RE_SHIFT))&amp;MPU_RGDAAC_M6RE_MASK)</span></div>
<div class="line"><a name="l07895"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae26a39c4f03a041788d55172d23c277a"> 7895</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_MASK                     0x40000000u</span></div>
<div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa8390e90127f6bfa83f10b5987ac2ec7"> 7896</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_SHIFT                    30u</span></div>
<div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1f33d19ac93030f2b84b67c63214b402"> 7897</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_WIDTH                    1u</span></div>
<div class="line"><a name="l07898"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7fd47fabab57c2ed5342441894f57152"> 7898</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M7WE_SHIFT))&amp;MPU_RGDAAC_M7WE_MASK)</span></div>
<div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga91e2f6e31b038f7103f4824968045be5"> 7899</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_MASK                     0x80000000u</span></div>
<div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2ca22b48cd61a2b77f11fd0d41b0e475"> 7900</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_SHIFT                    31u</span></div>
<div class="line"><a name="l07901"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga911856ccc7e4186926026e5bc632dc08"> 7901</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_WIDTH                    1u</span></div>
<div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6979566c77462cef20e75bba93192ed1"> 7902</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M7RE_SHIFT))&amp;MPU_RGDAAC_M7RE_MASK)</span></div>
<div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160; <span class="comment">/* end of group MPU_Register_Masks */</span></div>
<div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;</div>
<div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160; <span class="comment">/* end of group MPU_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;</div>
<div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;</div>
<div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="comment">   -- MSCM Peripheral Access Layer</span></div>
<div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;</div>
<div class="line"><a name="l07925"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7"> 7925</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_COUNT                         3u</span></div>
<div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;</div>
<div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html"> 7928</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a8ecc38c42bd5d7f635cde21fd23023bd"> 7929</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a8ecc38c42bd5d7f635cde21fd23023bd">CPxTYPE</a>;                           </div>
<div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a552005d7eec9f5e6003546859363c01f"> 7930</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a552005d7eec9f5e6003546859363c01f">CPxNUM</a>;                            </div>
<div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a206a3a1375eabc46d1cb0f30eea9fced"> 7931</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a206a3a1375eabc46d1cb0f30eea9fced">CPxMASTER</a>;                         </div>
<div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#ad83210a2c7a2eed14e45665e7a5c20e7"> 7932</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#ad83210a2c7a2eed14e45665e7a5c20e7">CPxCOUNT</a>;                          </div>
<div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#aec245db698bc04ec9e9ca13d1472f19e"> 7933</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#aec245db698bc04ec9e9ca13d1472f19e">CPxCFG0</a>;                           </div>
<div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a870d697614b8c0afb925ba714d7c3a08"> 7934</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a870d697614b8c0afb925ba714d7c3a08">CPxCFG1</a>;                           </div>
<div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a68ed0907f054e340efe31f7275ab3a8e"> 7935</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a68ed0907f054e340efe31f7275ab3a8e">CPxCFG2</a>;                           </div>
<div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a0461af88069f8e28204eae5bc7f043cd"> 7936</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a0461af88069f8e28204eae5bc7f043cd">CPxCFG3</a>;                           </div>
<div class="line"><a name="l07937"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#ae3bf51db79864b627220ee52e725d308"> 7937</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#ae3bf51db79864b627220ee52e725d308">CP0TYPE</a>;                           </div>
<div class="line"><a name="l07938"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a42a070e0c97c1a2ee3112bf9baf2adb5"> 7938</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a42a070e0c97c1a2ee3112bf9baf2adb5">CP0NUM</a>;                            </div>
<div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a5f7c47beaad7f224ce13d25b669daf3e"> 7939</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a5f7c47beaad7f224ce13d25b669daf3e">CP0MASTER</a>;                         </div>
<div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a6a23346a736e03067845307349d7afdf"> 7940</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a6a23346a736e03067845307349d7afdf">CP0COUNT</a>;                          </div>
<div class="line"><a name="l07941"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a9ab09f0911747e5a442704e7ad34fb2d"> 7941</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a9ab09f0911747e5a442704e7ad34fb2d">CP0CFG0</a>;                           </div>
<div class="line"><a name="l07942"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a993b0bbb6a242ef5300dbe193039e39d"> 7942</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a993b0bbb6a242ef5300dbe193039e39d">CP0CFG1</a>;                           </div>
<div class="line"><a name="l07943"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a57f3b9fd40f748ff127405f59a629afe"> 7943</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a57f3b9fd40f748ff127405f59a629afe">CP0CFG2</a>;                           </div>
<div class="line"><a name="l07944"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a800a055380906befe581d0e6a17e2de4"> 7944</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a800a055380906befe581d0e6a17e2de4">CP0CFG3</a>;                           </div>
<div class="line"><a name="l07945"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#aa5418fd992f7cd69b638ed72dbf4f174"> 7945</a></span>&#160;       uint8_t RESERVED_0[960];</div>
<div class="line"><a name="l07946"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a94f9b265e51dd2725a93a284f04f38c9"> 7946</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OCMDR[<a class="code" href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7">MSCM_OCMDR_COUNT</a>];           </div>
<div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;} <a class="code" href="struct_m_s_c_m___type.html">MSCM_Type</a>, *<a class="code" href="group___m_s_c_m___peripheral___access___layer.html#ga3b9c4fb554ba9aed4c0af829abba0a7a">MSCM_MemMapPtr</a>;</div>
<div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;</div>
<div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#gae3cde6c7d27088c23e35768c754038ea"> 7950</a></span>&#160;<span class="preprocessor">#define MSCM_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;</div>
<div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;</div>
<div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="comment">/* MSCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga1222316c7709670ab8d1157fad85263a"> 7955</a></span>&#160;<span class="preprocessor">#define MSCM_BASE                                (0x40001000u)</span></div>
<div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;</div>
<div class="line"><a name="l07957"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga088faa846b1a1e77e4ac0cba2660dcaf"> 7957</a></span>&#160;<span class="preprocessor">#define MSCM                                     ((MSCM_Type *)MSCM_BASE)</span></div>
<div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;</div>
<div class="line"><a name="l07959"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga858477410291f4c079beae9dab9f2d4b"> 7959</a></span>&#160;<span class="preprocessor">#define MSCM_BASE_ADDRS                          { MSCM_BASE }</span></div>
<div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;</div>
<div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga997d1fdc9b0b324e76674e8672d7804a"> 7961</a></span>&#160;<span class="preprocessor">#define MSCM_BASE_PTRS                           { MSCM }</span></div>
<div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;</div>
<div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="comment">   -- MSCM Register Masks</span></div>
<div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;</div>
<div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="comment">/* CPxTYPE Bit Fields */</span></div>
<div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gacd7a368fd78e9ce1fa8a9228596efa0d"> 7973</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ_MASK                   0xFFu</span></div>
<div class="line"><a name="l07974"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf43555cc72c95bb22e167899c723d85a"> 7974</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ_SHIFT                  0u</span></div>
<div class="line"><a name="l07975"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0c5485b095094fd851e9cd9950166781"> 7975</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ_WIDTH                  8u</span></div>
<div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa7bef0130f80227b649262ee2bdefa8e"> 7976</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxTYPE_RYPZ_SHIFT))&amp;MSCM_CPxTYPE_RYPZ_MASK)</span></div>
<div class="line"><a name="l07977"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9276f555f5e5c302a09f47bef4a1f022"> 7977</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY_MASK            0xFFFFFF00u</span></div>
<div class="line"><a name="l07978"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5e067c93b21a9a78d15eb929e6fcc3f9"> 7978</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY_SHIFT           8u</span></div>
<div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga713fcf4c07d15d953f77a9d4894e2d3d"> 7979</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY_WIDTH           24u</span></div>
<div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf223a3ed2ba30d3c0e2943329352ea06"> 7980</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxTYPE_PERSONALITY_SHIFT))&amp;MSCM_CPxTYPE_PERSONALITY_MASK)</span></div>
<div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="comment">/* CPxNUM Bit Fields */</span></div>
<div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1d9caa05b10c1622a0bbbc17972fdaf6"> 7982</a></span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN_MASK                     0x1u</span></div>
<div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga39adfdcc7ab48966f7c3a8dd160a652a"> 7983</a></span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN_SHIFT                    0u</span></div>
<div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabf9d2c99219de4744873a77b13b236aa"> 7984</a></span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN_WIDTH                    1u</span></div>
<div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga585dfce235591fa7aaaa65f0ceda4bd3"> 7985</a></span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxNUM_CPN_SHIFT))&amp;MSCM_CPxNUM_CPN_MASK)</span></div>
<div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="comment">/* CPxMASTER Bit Fields */</span></div>
<div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae9ddd9807684bb9e625408dcfc5c1bf1"> 7987</a></span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN_MASK                 0x3Fu</span></div>
<div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab762942eb6fcfc8ec0e043a4e472d6c6"> 7988</a></span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN_SHIFT                0u</span></div>
<div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7c9e24b0461ff01bbcc2bd4d12525b67"> 7989</a></span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN_WIDTH                6u</span></div>
<div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabc10741d24583abc1396317af6ca2693"> 7990</a></span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxMASTER_PPMN_SHIFT))&amp;MSCM_CPxMASTER_PPMN_MASK)</span></div>
<div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;<span class="comment">/* CPxCOUNT Bit Fields */</span></div>
<div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga85a29993a8f66665abd3664de0a25e0c"> 7992</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT_MASK                  0x3u</span></div>
<div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaaf46b6bfadb5cd3b6e5bd72802be5c2c"> 7993</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT_SHIFT                 0u</span></div>
<div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5ec2a9ec9be0ec10bebbb551056d855e"> 7994</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT_WIDTH                 2u</span></div>
<div class="line"><a name="l07995"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf77908f418d735ed6a64acbc0bd996d1"> 7995</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCOUNT_PCNT_SHIFT))&amp;MSCM_CPxCOUNT_PCNT_MASK)</span></div>
<div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="comment">/* CPxCFG0 Bit Fields */</span></div>
<div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga29ddc7fec0b09a15b97da962d689091f"> 7997</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY_MASK                   0xFFu</span></div>
<div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1984bde22f9c7e1642043e2bed4a7293"> 7998</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY_SHIFT                  0u</span></div>
<div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga43fb1d757d5b35c12b332e37dcb7cb23"> 7999</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY_WIDTH                  8u</span></div>
<div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaeafffabc5bb92b3dd9e23a76534a73ba"> 8000</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_DCWY_SHIFT))&amp;MSCM_CPxCFG0_DCWY_MASK)</span></div>
<div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9e5df4bca6d709abe4d948aaf4233ec8"> 8001</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ_MASK                   0xFF00u</span></div>
<div class="line"><a name="l08002"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga54f347825b22d258525458e85aa0a5d1"> 8002</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ_SHIFT                  8u</span></div>
<div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gadcc2378ee0f84b641e45571dc4eba30d"> 8003</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ_WIDTH                  8u</span></div>
<div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga88c9d75df65a6a76775bc30dc51c606f"> 8004</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_DCSZ_SHIFT))&amp;MSCM_CPxCFG0_DCSZ_MASK)</span></div>
<div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaeb533193033ee85b7059f99f8c45f028"> 8005</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf94a8153e91ee80bb14b7233307aa01f"> 8006</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY_SHIFT                  16u</span></div>
<div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga413db919e4364d6c793a58b9d2a7b096"> 8007</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY_WIDTH                  8u</span></div>
<div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7ea905cdc9390af136b598089938749d"> 8008</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_ICWY_SHIFT))&amp;MSCM_CPxCFG0_ICWY_MASK)</span></div>
<div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5b8f295b9a9ce64f9fc4b2c185427bda"> 8009</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab194a0bfa3713837d8343aab93cc5211"> 8010</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ_SHIFT                  24u</span></div>
<div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga295d2541fd3a0cb8e81da1f1879f0d7c"> 8011</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ_WIDTH                  8u</span></div>
<div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga2f26a0ccd93b3331178cbfc56e4dafc7"> 8012</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_ICSZ_SHIFT))&amp;MSCM_CPxCFG0_ICSZ_MASK)</span></div>
<div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;<span class="comment">/* CPxCFG1 Bit Fields */</span></div>
<div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac3d9acbc093d3cc968533fb94b825751"> 8014</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7f740796d89f7e332ff5311c4afdec65"> 8015</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY_SHIFT                  16u</span></div>
<div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga3af9e34e790d4b89bb51ddbc0adeeee2"> 8016</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY_WIDTH                  8u</span></div>
<div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga92be08ce64cd0012041f5530d134b54d"> 8017</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG1_L2WY_SHIFT))&amp;MSCM_CPxCFG1_L2WY_MASK)</span></div>
<div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad726f65a02305dd094664d4ca014538a"> 8018</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4bb7a4fae03f73a90809dd7f0b033b73"> 8019</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ_SHIFT                  24u</span></div>
<div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga2fcf78c8d4b90dc234c2d58fe832efa8"> 8020</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ_WIDTH                  8u</span></div>
<div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab228f4d9c4dfb4886c8e81c10bda99d1"> 8021</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG1_L2SZ_SHIFT))&amp;MSCM_CPxCFG1_L2SZ_MASK)</span></div>
<div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;<span class="comment">/* CPxCFG2 Bit Fields */</span></div>
<div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga602ae3ad1f3ae8b307d43410839a2a34"> 8023</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ_MASK                  0xFF00u</span></div>
<div class="line"><a name="l08024"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa247962955eb6ab147cab262e0ffeb67"> 8024</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ_SHIFT                 8u</span></div>
<div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga33139845810ab53a4bf9a9b02a561cbe"> 8025</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ_WIDTH                 8u</span></div>
<div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad02b090e5b0c88d43a3c869989c87f38"> 8026</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG2_TMUSZ_SHIFT))&amp;MSCM_CPxCFG2_TMUSZ_MASK)</span></div>
<div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga68c6d8004de469463a2a82765bac034c"> 8027</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad8834fb4e45e35e29afb3a0031fdf852"> 8028</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ_SHIFT                 24u</span></div>
<div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaab2d9be96fb322567c5871319a04806b"> 8029</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ_WIDTH                 8u</span></div>
<div class="line"><a name="l08030"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga3a719f883f96f071cd7d907232c8c7ec"> 8030</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG2_TMLSZ_SHIFT))&amp;MSCM_CPxCFG2_TMLSZ_MASK)</span></div>
<div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="comment">/* CPxCFG3 Bit Fields */</span></div>
<div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0a68ee5c58d8b71401fed6ac01174f78"> 8032</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU_MASK                    0x1u</span></div>
<div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga42136ee4ad400c9491bcb6113d4eebf9"> 8033</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU_SHIFT                   0u</span></div>
<div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad96a10df586600db5f3453548a7dae9c"> 8034</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU_WIDTH                   1u</span></div>
<div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga900359fe94746c6d2a577d66cd0c59c0"> 8035</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_FPU_SHIFT))&amp;MSCM_CPxCFG3_FPU_MASK)</span></div>
<div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gadea39a3dc5acc43f9e588690a1959dd2"> 8036</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD_MASK                   0x2u</span></div>
<div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga378f622341e671747e1865b659b92862"> 8037</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD_SHIFT                  1u</span></div>
<div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa937d9b6ebf3b89e6fd17ddd1c02c57b"> 8038</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD_WIDTH                  1u</span></div>
<div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf797b2f5bcafcff7b80afdb9ce9c16e0"> 8039</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_SIMD_SHIFT))&amp;MSCM_CPxCFG3_SIMD_MASK)</span></div>
<div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1984fe7ab638230f2bd749b305978860"> 8040</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ_MASK                    0x4u</span></div>
<div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga017b322995a0f4c26964057a6e65a867"> 8041</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ_SHIFT                   2u</span></div>
<div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4ec1c5460af5897e848ede8d877e2532"> 8042</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ_WIDTH                   1u</span></div>
<div class="line"><a name="l08043"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad96110b5b7e19f3dd4998c4167a78193"> 8043</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_JAZ_SHIFT))&amp;MSCM_CPxCFG3_JAZ_MASK)</span></div>
<div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga518864f94071c3c192ec39f5512516ae"> 8044</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU_MASK                    0x8u</span></div>
<div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga442eb80fc6065d80fe42d6b32c316dae"> 8045</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU_SHIFT                   3u</span></div>
<div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gade2b2defd534fdaae8f21fe9f4850ca8"> 8046</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU_WIDTH                   1u</span></div>
<div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad21c693e67c8dc1762a4050933b365d3"> 8047</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_MMU_SHIFT))&amp;MSCM_CPxCFG3_MMU_MASK)</span></div>
<div class="line"><a name="l08048"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae6236b36d3089ba37cfb78478c1fa5d5"> 8048</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ_MASK                     0x10u</span></div>
<div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga909e13de9e4b5d9317e4d34949d1714c"> 8049</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ_SHIFT                    4u</span></div>
<div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae3db8722633ea042550482d16c1b370f"> 8050</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ_WIDTH                    1u</span></div>
<div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf52a8b09c31a05b9aefbdc77b838ec9b"> 8051</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_TZ_SHIFT))&amp;MSCM_CPxCFG3_TZ_MASK)</span></div>
<div class="line"><a name="l08052"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab2fbbdcda600029ecf3c906625bc542d"> 8052</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP_MASK                    0x20u</span></div>
<div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga59dfd03649d86ebb7155ae1e37b28ea1"> 8053</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP_SHIFT                   5u</span></div>
<div class="line"><a name="l08054"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab11792ee623d2a97e75ba97afe47613d"> 8054</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP_WIDTH                   1u</span></div>
<div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae3f14d51119da2952c5e7a1373b16a7c"> 8055</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_CMP_SHIFT))&amp;MSCM_CPxCFG3_CMP_MASK)</span></div>
<div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga598ba64a08198787dcc1ceed7a96e88e"> 8056</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB_MASK                     0x40u</span></div>
<div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1105c3ea4a929ad1bf767d40cbf6b6fc"> 8057</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB_SHIFT                    6u</span></div>
<div class="line"><a name="l08058"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga46bfa3139bbd562800da0edcffc2936a"> 8058</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB_WIDTH                    1u</span></div>
<div class="line"><a name="l08059"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0e5ba77ed70b84c9169f214be145a072"> 8059</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_BB_SHIFT))&amp;MSCM_CPxCFG3_BB_MASK)</span></div>
<div class="line"><a name="l08060"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7236948f0932a36ac4eba60705132ea8"> 8060</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP_MASK                    0x300u</span></div>
<div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1e16f7448c8b2a729193847f585a8f9d"> 8061</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP_SHIFT                   8u</span></div>
<div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga827fd2150137b96c8b1a34eaf60a09ab"> 8062</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP_WIDTH                   2u</span></div>
<div class="line"><a name="l08063"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaff8d719c558e8f8171b5b2640be6a627"> 8063</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_SBP_SHIFT))&amp;MSCM_CPxCFG3_SBP_MASK)</span></div>
<div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="comment">/* CP0TYPE Bit Fields */</span></div>
<div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gadb7939008a03d1188e9255f33d180c7c"> 8065</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ_MASK                   0xFFu</span></div>
<div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf7929ed9436b846b1db57700039400e3"> 8066</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ_SHIFT                  0u</span></div>
<div class="line"><a name="l08067"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga97daeb69a90d676371d3a6543447026f"> 8067</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ_WIDTH                  8u</span></div>
<div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga3170fc24e00ce737f33c340837a1a4ac"> 8068</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0TYPE_RYPZ_SHIFT))&amp;MSCM_CP0TYPE_RYPZ_MASK)</span></div>
<div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1d30775fbbf007d4ad019c764b7cc53d"> 8069</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY_MASK            0xFFFFFF00u</span></div>
<div class="line"><a name="l08070"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gacd8bfb841f801554524f257a97dd438f"> 8070</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY_SHIFT           8u</span></div>
<div class="line"><a name="l08071"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1d682f221d14b47ed7c7cdfa8b0fca12"> 8071</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY_WIDTH           24u</span></div>
<div class="line"><a name="l08072"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga069eba18915bda5c0186b0467f4ebfba"> 8072</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0TYPE_PERSONALITY_SHIFT))&amp;MSCM_CP0TYPE_PERSONALITY_MASK)</span></div>
<div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="comment">/* CP0NUM Bit Fields */</span></div>
<div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8c9f0abc349693f1e6e1b79499ecfa2a"> 8074</a></span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN_MASK                     0x1u</span></div>
<div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5ded0e94206bbb26fb0a7cab58c2eab5"> 8075</a></span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN_SHIFT                    0u</span></div>
<div class="line"><a name="l08076"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaddbbf8c43147993f8f321ce376865705"> 8076</a></span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN_WIDTH                    1u</span></div>
<div class="line"><a name="l08077"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga21ec31421283d6f5c44da4bc451af302"> 8077</a></span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0NUM_CPN_SHIFT))&amp;MSCM_CP0NUM_CPN_MASK)</span></div>
<div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;<span class="comment">/* CP0MASTER Bit Fields */</span></div>
<div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae126e4e33d72431b579927987f41f4f9"> 8079</a></span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN_MASK                 0x3Fu</span></div>
<div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9b9c4788682ddfb3a12c7759d5b80350"> 8080</a></span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN_SHIFT                0u</span></div>
<div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa4090d5dd06eac4434084082de576df6"> 8081</a></span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN_WIDTH                6u</span></div>
<div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga08325f7c37f18483c2f12e074dd2bf2e"> 8082</a></span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0MASTER_PPMN_SHIFT))&amp;MSCM_CP0MASTER_PPMN_MASK)</span></div>
<div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="comment">/* CP0COUNT Bit Fields */</span></div>
<div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8118c4f69c1e9b745b5c4989e6014a09"> 8084</a></span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT_MASK                  0x3u</span></div>
<div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae2a8a0e9778f8b565e3022ebe5697b5b"> 8085</a></span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT_SHIFT                 0u</span></div>
<div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf274f3bce61f2dda672bb5e326209c99"> 8086</a></span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT_WIDTH                 2u</span></div>
<div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaaf45160df6b57d3d3a79f984d565790d"> 8087</a></span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0COUNT_PCNT_SHIFT))&amp;MSCM_CP0COUNT_PCNT_MASK)</span></div>
<div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="comment">/* CP0CFG0 Bit Fields */</span></div>
<div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gacd0d3b08e911881bea9cd19d3e7cca75"> 8089</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY_MASK                   0xFFu</span></div>
<div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabbb3f8c851be4ce856e59c2f2e213b8d"> 8090</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY_SHIFT                  0u</span></div>
<div class="line"><a name="l08091"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga67b964b52f859f23bc3ac0ab93844f68"> 8091</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY_WIDTH                  8u</span></div>
<div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga2d8e7bb46cfc93fea6e3546d9878583a"> 8092</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_DCWY_SHIFT))&amp;MSCM_CP0CFG0_DCWY_MASK)</span></div>
<div class="line"><a name="l08093"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga87d5ecef21cd505c935fec858207eba6"> 8093</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ_MASK                   0xFF00u</span></div>
<div class="line"><a name="l08094"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9b50604a17fc0fd0d5dc77b4f5e0cd35"> 8094</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ_SHIFT                  8u</span></div>
<div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa488e7a2acd74694034f48ad394253d4"> 8095</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ_WIDTH                  8u</span></div>
<div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad56827818264dfc564bf57861fbee3ae"> 8096</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_DCSZ_SHIFT))&amp;MSCM_CP0CFG0_DCSZ_MASK)</span></div>
<div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac7824ad613b4d5306ec9139b70785052"> 8097</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga464ce66b31e0ae52d735d2187c453533"> 8098</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY_SHIFT                  16u</span></div>
<div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga76ff61346192ea9d4cb7d67beb01bdb2"> 8099</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY_WIDTH                  8u</span></div>
<div class="line"><a name="l08100"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac8b64dac03a181902a6a21902939ba5f"> 8100</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_ICWY_SHIFT))&amp;MSCM_CP0CFG0_ICWY_MASK)</span></div>
<div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga119b82906d43a3ec7b06afcb3dc1ddcc"> 8101</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga34b83cba414ea7512e01809cceb814d5"> 8102</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ_SHIFT                  24u</span></div>
<div class="line"><a name="l08103"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabf942c45522c7e3e879b4c957d4052bd"> 8103</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ_WIDTH                  8u</span></div>
<div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga609b49108fa09dd2c3f5cb9905b189ac"> 8104</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_ICSZ_SHIFT))&amp;MSCM_CP0CFG0_ICSZ_MASK)</span></div>
<div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;<span class="comment">/* CP0CFG1 Bit Fields */</span></div>
<div class="line"><a name="l08106"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga2c33d7aa9339ac7019d92c5159f9775f"> 8106</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga60b07a133b94a85b1fe2d617415e304f"> 8107</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY_SHIFT                  16u</span></div>
<div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa31660d7bf1b04c09077558ab5acaf40"> 8108</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY_WIDTH                  8u</span></div>
<div class="line"><a name="l08109"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga3913abfa1d45bb0d01b892e26ba67723"> 8109</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG1_L2WY_SHIFT))&amp;MSCM_CP0CFG1_L2WY_MASK)</span></div>
<div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaeeb7de3fafb4f647a320d40a35f07ef0"> 8110</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l08111"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaeaf1abf6959f4bdee55c2b5fd09ef89b"> 8111</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ_SHIFT                  24u</span></div>
<div class="line"><a name="l08112"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga076d8584d720167b81bab8094cfde3de"> 8112</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ_WIDTH                  8u</span></div>
<div class="line"><a name="l08113"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4b202946cda88d4b411432783bb46664"> 8113</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG1_L2SZ_SHIFT))&amp;MSCM_CP0CFG1_L2SZ_MASK)</span></div>
<div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;<span class="comment">/* CP0CFG2 Bit Fields */</span></div>
<div class="line"><a name="l08115"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga43b228c558dbf3be43249b805c52a27b"> 8115</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ_MASK                  0xFF00u</span></div>
<div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1f5dec64e56561637c0fb0f428002707"> 8116</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ_SHIFT                 8u</span></div>
<div class="line"><a name="l08117"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab93298883ead4e030559b20ab91f4b43"> 8117</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ_WIDTH                 8u</span></div>
<div class="line"><a name="l08118"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga50eee0cedf548c77cecb65ad88a19389"> 8118</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG2_TMUSZ_SHIFT))&amp;MSCM_CP0CFG2_TMUSZ_MASK)</span></div>
<div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaca9c891872bc04a3ad2e2f0e3ff78ae5"> 8119</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l08120"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafd03401ae58c56437f10787b7514e3bb"> 8120</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ_SHIFT                 24u</span></div>
<div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad997445965a04d8e80c0948f078f3e03"> 8121</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ_WIDTH                 8u</span></div>
<div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad85ab8931a9f939354cabb76649ce193"> 8122</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG2_TMLSZ_SHIFT))&amp;MSCM_CP0CFG2_TMLSZ_MASK)</span></div>
<div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="comment">/* CP0CFG3 Bit Fields */</span></div>
<div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafac02e22a74e644f0a143f8e1941be10"> 8124</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU_MASK                    0x1u</span></div>
<div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa3cca7b6e2387c80dad5500c81c8ae88"> 8125</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU_SHIFT                   0u</span></div>
<div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa33f4b247bfda6fed800f99359c2c85b"> 8126</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU_WIDTH                   1u</span></div>
<div class="line"><a name="l08127"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5ab61d2bdd9e88dcc29e896995d632d9"> 8127</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_FPU_SHIFT))&amp;MSCM_CP0CFG3_FPU_MASK)</span></div>
<div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8fca59b4b23819619c23a4e148fa2da3"> 8128</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD_MASK                   0x2u</span></div>
<div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1857f8eff0d412d8bb91032353b76f45"> 8129</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD_SHIFT                  1u</span></div>
<div class="line"><a name="l08130"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga546373e0473dc8ebf84d794fb12693ae"> 8130</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD_WIDTH                  1u</span></div>
<div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga93181c8559ff81858cc51c7756e12e65"> 8131</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_SIMD_SHIFT))&amp;MSCM_CP0CFG3_SIMD_MASK)</span></div>
<div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga52754677b72ae503c3bd4935f2ffd975"> 8132</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ_MASK                    0x4u</span></div>
<div class="line"><a name="l08133"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8355d1e55617dc35a2b573b2edc2510f"> 8133</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ_SHIFT                   2u</span></div>
<div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1cab00f9c07bd0e79fece2eb04e8193a"> 8134</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ_WIDTH                   1u</span></div>
<div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa6c0a4191b2145219eb332b4d95a79ce"> 8135</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_JAZ_SHIFT))&amp;MSCM_CP0CFG3_JAZ_MASK)</span></div>
<div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad236f234cce126d5219a7ab1b13d58a9"> 8136</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU_MASK                    0x8u</span></div>
<div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga879081dd8e9e1e7a725d1a7a6afb874e"> 8137</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU_SHIFT                   3u</span></div>
<div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga04db8ff279394b3d5ccd5d01ed70ea7e"> 8138</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU_WIDTH                   1u</span></div>
<div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaba61c4e065b2d2fe638ec46c4d38ce8b"> 8139</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_MMU_SHIFT))&amp;MSCM_CP0CFG3_MMU_MASK)</span></div>
<div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaef9e869f3e8e0ec7e35e18ac34d5f02d"> 8140</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ_MASK                     0x10u</span></div>
<div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga560e576138e96976c2da87b1b6ab62d7"> 8141</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ_SHIFT                    4u</span></div>
<div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1bfa4c415477e1714db47dc4722fe317"> 8142</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ_WIDTH                    1u</span></div>
<div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf8f7c965e85a5abf6078460d6e3d7cca"> 8143</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_TZ_SHIFT))&amp;MSCM_CP0CFG3_TZ_MASK)</span></div>
<div class="line"><a name="l08144"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0b42e7af3416f100706f99023734efe7"> 8144</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP_MASK                    0x20u</span></div>
<div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga65862740a8777efc456059117f5412bd"> 8145</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP_SHIFT                   5u</span></div>
<div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga53e327736c0f0ce5bdd19be83e63f308"> 8146</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP_WIDTH                   1u</span></div>
<div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae3ef0e3f9553e8d0a951e328441742fa"> 8147</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_CMP_SHIFT))&amp;MSCM_CP0CFG3_CMP_MASK)</span></div>
<div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga38b55819aa5fffc1b0aee8398d7a1eda"> 8148</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB_MASK                     0x40u</span></div>
<div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae4660c304af3bf9662b26e8d9d19c96b"> 8149</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB_SHIFT                    6u</span></div>
<div class="line"><a name="l08150"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab8384ef2257c4d9bba635e512f7f18df"> 8150</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB_WIDTH                    1u</span></div>
<div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga64bbb59ce93d5e091b787014e604fe72"> 8151</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_BB_SHIFT))&amp;MSCM_CP0CFG3_BB_MASK)</span></div>
<div class="line"><a name="l08152"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa2b0c5be4bc54f7b051c5590d5301c1d"> 8152</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP_MASK                    0x300u</span></div>
<div class="line"><a name="l08153"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9ea88d1562a43201103a64440777b754"> 8153</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP_SHIFT                   8u</span></div>
<div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga604e911d04f273c518ad417ab2f6bf15"> 8154</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP_WIDTH                   2u</span></div>
<div class="line"><a name="l08155"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga63d50a96a774499e5a32b78c13996c21"> 8155</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_SBP_SHIFT))&amp;MSCM_CP0CFG3_SBP_MASK)</span></div>
<div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;<span class="comment">/* OCMDR Bit Fields */</span></div>
<div class="line"><a name="l08157"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1ffce7077976454d08f60652417d0438"> 8157</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1_MASK                     0x30u</span></div>
<div class="line"><a name="l08158"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga268e8129d35222558d232c1d6b0013f6"> 8158</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1_SHIFT                    4u</span></div>
<div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac8a8cdde4c85d7a0ed21ddc0c7d98263"> 8159</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1_WIDTH                    2u</span></div>
<div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga86deaf1513200225a99df776112fc46b"> 8160</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCM1_SHIFT))&amp;MSCM_OCMDR_OCM1_MASK)</span></div>
<div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga30bc3273345befabb3523ce22b55eca5"> 8161</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU_MASK                    0x1000u</span></div>
<div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabf13dd4235f5f30bf00d6f7bef665e4b"> 8162</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU_SHIFT                   12u</span></div>
<div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gadc52df068f757f7902e342d43bc53b18"> 8163</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU_WIDTH                   1u</span></div>
<div class="line"><a name="l08164"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga82f6698926f64c53d80db57a7ec1eb0c"> 8164</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMPU_SHIFT))&amp;MSCM_OCMDR_OCMPU_MASK)</span></div>
<div class="line"><a name="l08165"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa967b8ee4d462d27cd3ffef42fbe3e51"> 8165</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT_MASK                     0xE000u</span></div>
<div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5f0eabcd26e0899f4d99941a4a65ac53"> 8166</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT_SHIFT                    13u</span></div>
<div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0e04175a989c7b591486df5262cb0517"> 8167</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT_WIDTH                    3u</span></div>
<div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab3650cc57e3482ab6a6a731374736f61"> 8168</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMT_SHIFT))&amp;MSCM_OCMDR_OCMT_MASK)</span></div>
<div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac974a148f8003d3b77bbf59d8bfabfb4"> 8169</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO_MASK                       0x10000u</span></div>
<div class="line"><a name="l08170"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafc3526ccc9f8ff827aaf751d26d27c53"> 8170</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO_SHIFT                      16u</span></div>
<div class="line"><a name="l08171"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga2d33a39b796b5dd56c6ab3024f5c7647"> 8171</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO_WIDTH                      1u</span></div>
<div class="line"><a name="l08172"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf779df776ce3b3a46f9e3b16e3992867"> 8172</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_RO_SHIFT))&amp;MSCM_OCMDR_RO_MASK)</span></div>
<div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4017903688f3d78034bf82e6c1e54c04"> 8173</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW_MASK                     0xE0000u</span></div>
<div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafda4c7bb546c11b638d1bd3514198733"> 8174</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW_SHIFT                    17u</span></div>
<div class="line"><a name="l08175"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga645dbbfa2366da242fe9de1ac55d29d1"> 8175</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW_WIDTH                    3u</span></div>
<div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae426c151c3949fe665be3c4285bdaf7d"> 8176</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMW_SHIFT))&amp;MSCM_OCMDR_OCMW_MASK)</span></div>
<div class="line"><a name="l08177"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0adcf9368b21b37b6940f59402e78411"> 8177</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ_MASK                    0xF000000u</span></div>
<div class="line"><a name="l08178"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga29b1e47614334af628e26c40a7f6e579"> 8178</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ_SHIFT                   24u</span></div>
<div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gade0670bd172a62c1cef9e2b469dc5284"> 8179</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ_WIDTH                   4u</span></div>
<div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga22bfdcf9673ff88d210e9e1f1d33b49a"> 8180</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMSZ_SHIFT))&amp;MSCM_OCMDR_OCMSZ_MASK)</span></div>
<div class="line"><a name="l08181"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf33d60fe464c04946c8bc17a2e3e2202"> 8181</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH_MASK                   0x10000000u</span></div>
<div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae272409cac15a7d85d29dd93a2b3ee30"> 8182</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH_SHIFT                  28u</span></div>
<div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa0518b0b14193d50bc4b283635eb02d9"> 8183</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH_WIDTH                  1u</span></div>
<div class="line"><a name="l08184"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabfc0349f53b642650f31f429c5a110fb"> 8184</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMSZH_SHIFT))&amp;MSCM_OCMDR_OCMSZH_MASK)</span></div>
<div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0261a89167d810bca77513ec7bbc7c72"> 8185</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V_MASK                        0x80000000u</span></div>
<div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga962f66f892a49c6390ff5d59b3500637"> 8186</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V_SHIFT                       31u</span></div>
<div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf621e3c475e17c34247232bcef3a6654"> 8187</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V_WIDTH                       1u</span></div>
<div class="line"><a name="l08188"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga252496396fbd4f6e5f321459a6b2cc1f"> 8188</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_V_SHIFT))&amp;MSCM_OCMDR_V_MASK)</span></div>
<div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160; <span class="comment">/* end of group MSCM_Register_Masks */</span></div>
<div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;</div>
<div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160; <span class="comment">/* end of group MSCM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;</div>
<div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;</div>
<div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="comment">   -- PCC Peripheral Access Layer</span></div>
<div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;</div>
<div class="line"><a name="l08211"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga2c925864ef60bd39b5c5c32beb9500f0"> 8211</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_COUNT                           116u</span></div>
<div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;</div>
<div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="struct_p_c_c___type.html"> 8214</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08215"></a><span class="lineno"><a class="line" href="struct_p_c_c___type.html#adeabefd2f7ac0f57bc1358a250774423"> 8215</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCCn[<a class="code" href="group___p_c_c___peripheral___access___layer.html#ga2c925864ef60bd39b5c5c32beb9500f0">PCC_PCCn_COUNT</a>];              </div>
<div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;} <a class="code" href="struct_p_c_c___type.html">PCC_Type</a>, *<a class="code" href="group___p_c_c___peripheral___access___layer.html#ga4d0f071897e6775e6ee92eee8218b8c4">PCC_MemMapPtr</a>;</div>
<div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;</div>
<div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga3f8631eeac3f9f18fb9d500c83d6361d"> 8219</a></span>&#160;<span class="preprocessor">#define PCC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;</div>
<div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;</div>
<div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="comment">/* PCC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab8008db9b2d14fa1dc5cc04c41d55b3f"> 8224</a></span>&#160;<span class="preprocessor">#define PCC_BASE                                 (0x40065000u)</span></div>
<div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;</div>
<div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga2723ba3b5ec6ca3bf76a1068bebdc624"> 8226</a></span>&#160;<span class="preprocessor">#define PCC                                      ((PCC_Type *)PCC_BASE)</span></div>
<div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;</div>
<div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga28495d3ce53d7f878081e805f91fea68"> 8228</a></span>&#160;<span class="preprocessor">#define PCC_BASE_ADDRS                           { PCC_BASE }</span></div>
<div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;</div>
<div class="line"><a name="l08230"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga822b28e17eb937373ce134ac1929f6b9"> 8230</a></span>&#160;<span class="preprocessor">#define PCC_BASE_PTRS                            { PCC }</span></div>
<div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;</div>
<div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="comment">/* PCC index offsets */</span></div>
<div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab73ccaa6a2cbda2bf48c747f627eb032"> 8233</a></span>&#160;<span class="preprocessor">#define PCC_FTFC_INDEX                           32</span></div>
<div class="line"><a name="l08234"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga65a41875a1f67964c45d4bf101128797"> 8234</a></span>&#160;<span class="preprocessor">#define PCC_DMAMUX_INDEX                         33</span></div>
<div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga79034a543bd89ad9af8e0a345b171017"> 8235</a></span>&#160;<span class="preprocessor">#define PCC_FlexCAN0_INDEX                       36</span></div>
<div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gaa29581da117f58eeb3d35f6425413d29"> 8236</a></span>&#160;<span class="preprocessor">#define PCC_FlexCAN1_INDEX                       37</span></div>
<div class="line"><a name="l08237"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga97b9325452e0ecab35086135ad955233"> 8237</a></span>&#160;<span class="preprocessor">#define PCC_FTM3_INDEX                           38</span></div>
<div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gad40ad22769db694c0ae859024e7b1a54"> 8238</a></span>&#160;<span class="preprocessor">#define PCC_ADC1_INDEX                           39</span></div>
<div class="line"><a name="l08239"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga11d5bc2d73630355755e129ed063f05f"> 8239</a></span>&#160;<span class="preprocessor">#define PCC_LPSPI0_INDEX                         44</span></div>
<div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga1ad8c674e2dbb273e533fb5647a3d649"> 8240</a></span>&#160;<span class="preprocessor">#define PCC_LPSPI1_INDEX                         45</span></div>
<div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga8a1e265ed1b636dcad304431ec605648"> 8241</a></span>&#160;<span class="preprocessor">#define PCC_PDB1_INDEX                           49</span></div>
<div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga085fb5ed904bdc882f2e88c84e9d3617"> 8242</a></span>&#160;<span class="preprocessor">#define PCC_CRC_INDEX                            50</span></div>
<div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gadf5844b5ce5a6963bb02d329efff8139"> 8243</a></span>&#160;<span class="preprocessor">#define PCC_PDB0_INDEX                           54</span></div>
<div class="line"><a name="l08244"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gafc7217b84a8d888c4344f15e473ffd11"> 8244</a></span>&#160;<span class="preprocessor">#define PCC_LPIT_INDEX                           55</span></div>
<div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga3b0404edf0c0da376eeaf2297c667def"> 8245</a></span>&#160;<span class="preprocessor">#define PCC_FTM0_INDEX                           56</span></div>
<div class="line"><a name="l08246"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gafdf8b74c69b173b41345a9d4fa45e1b7"> 8246</a></span>&#160;<span class="preprocessor">#define PCC_FTM1_INDEX                           57</span></div>
<div class="line"><a name="l08247"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga8ab418601b80766022b38066c20a8f03"> 8247</a></span>&#160;<span class="preprocessor">#define PCC_FTM2_INDEX                           58</span></div>
<div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab5edc17ffeda50ea10a3a66ae4210c4f"> 8248</a></span>&#160;<span class="preprocessor">#define PCC_ADC0_INDEX                           59</span></div>
<div class="line"><a name="l08249"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gabdb2c2aa4dc82516f25d5bce2d4e87f6"> 8249</a></span>&#160;<span class="preprocessor">#define PCC_RTC_INDEX                            61</span></div>
<div class="line"><a name="l08250"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga82c1e975f2c25122a0c3e3df45f0138b"> 8250</a></span>&#160;<span class="preprocessor">#define PCC_LPTMR0_INDEX                         64</span></div>
<div class="line"><a name="l08251"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga08de8b8507aa94f89e6500343bfa88aa"> 8251</a></span>&#160;<span class="preprocessor">#define PCC_PORTA_INDEX                          73</span></div>
<div class="line"><a name="l08252"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gad6dc678061fd957236cd5216bcb408a6"> 8252</a></span>&#160;<span class="preprocessor">#define PCC_PORTB_INDEX                          74</span></div>
<div class="line"><a name="l08253"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gabffd888acf5188d29afdaa6ce339d959"> 8253</a></span>&#160;<span class="preprocessor">#define PCC_PORTC_INDEX                          75</span></div>
<div class="line"><a name="l08254"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga9e168d0b07266f31612e3676172aa910"> 8254</a></span>&#160;<span class="preprocessor">#define PCC_PORTD_INDEX                          76</span></div>
<div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gaf15fa4fb56d59a59440dd6d5e2b680fb"> 8255</a></span>&#160;<span class="preprocessor">#define PCC_PORTE_INDEX                          77</span></div>
<div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga090b5af22f18530db659a4c29107018c"> 8256</a></span>&#160;<span class="preprocessor">#define PCC_FlexIO_INDEX                         90</span></div>
<div class="line"><a name="l08257"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga63f2338812f2d7430dd82403a4ab5914"> 8257</a></span>&#160;<span class="preprocessor">#define PCC_EWM_INDEX                            97</span></div>
<div class="line"><a name="l08258"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga72c8bf415ef8b700e0135d8dc108debb"> 8258</a></span>&#160;<span class="preprocessor">#define PCC_LPI2C0_INDEX                         102</span></div>
<div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gaaccb3016da26e3efa818d7ab42109a73"> 8259</a></span>&#160;<span class="preprocessor">#define PCC_LPUART0_INDEX                        106</span></div>
<div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab2a4c7ff3f3e2bc642c1c8df08cf1171"> 8260</a></span>&#160;<span class="preprocessor">#define PCC_LPUART1_INDEX                        107</span></div>
<div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab4afe33dd7480b35c62eb9a465c21bcc"> 8261</a></span>&#160;<span class="preprocessor">#define PCC_CMP0_INDEX                           115</span></div>
<div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;</div>
<div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="comment">   -- PCC Register Masks</span></div>
<div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;</div>
<div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="comment">/* PCCn Bit Fields */</span></div>
<div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gaf6ae5c847bdef5a5b0537c2eabf178c7"> 8273</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD_MASK                        0x7u</span></div>
<div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga9f703e4543a995881a2b54b5ccd2c119"> 8274</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD_SHIFT                       0u</span></div>
<div class="line"><a name="l08275"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gab41a2e0671e2cef4661a8324bb8f1467"> 8275</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD_WIDTH                       3u</span></div>
<div class="line"><a name="l08276"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga3b7b7e86c47afbb52811dcdbc2174242"> 8276</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_PCD_SHIFT))&amp;PCC_PCCn_PCD_MASK)</span></div>
<div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga27532d27cd2e0f640a693ef51e790027"> 8277</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC_MASK                       0x8u</span></div>
<div class="line"><a name="l08278"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga3aed432efa34046eb0d1660483c2ef01"> 8278</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC_SHIFT                      3u</span></div>
<div class="line"><a name="l08279"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga7954fc34ebf99d38d4dba3fa10a974b6"> 8279</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC_WIDTH                      1u</span></div>
<div class="line"><a name="l08280"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga22e8bb0a9d314922145595d35fac789f"> 8280</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_FRAC_SHIFT))&amp;PCC_PCCn_FRAC_MASK)</span></div>
<div class="line"><a name="l08281"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gaf3cca0f80d98c864f0573fffbca2d9a7"> 8281</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS_MASK                        0x7000000u</span></div>
<div class="line"><a name="l08282"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga05dce04be441dc3de32c488c045de4ff"> 8282</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS_SHIFT                       24u</span></div>
<div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gae7165743212f93759dc951dba51cbbdd"> 8283</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS_WIDTH                       3u</span></div>
<div class="line"><a name="l08284"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga5e30a7001c55bc666a0eb7f07e9abd7d"> 8284</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_PCS_SHIFT))&amp;PCC_PCCn_PCS_MASK)</span></div>
<div class="line"><a name="l08285"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga069369cd15ffa41e599c5583a7c18d24"> 8285</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC_MASK                        0x40000000u</span></div>
<div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gaa54cfcebeb26ab4132b25c66e8f86a37"> 8286</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC_SHIFT                       30u</span></div>
<div class="line"><a name="l08287"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga6e114e40b290f4f4e55b966d358d0a03"> 8287</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC_WIDTH                       1u</span></div>
<div class="line"><a name="l08288"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gae6c20f93c0d9a22fb230c22954ba3d1d"> 8288</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_CGC_SHIFT))&amp;PCC_PCCn_CGC_MASK)</span></div>
<div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga28dc89c2dd32afbd5330613d6ee738ea"> 8289</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PR_MASK                         0x80000000u</span></div>
<div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga1c89fcd6ba2b438adad30c45e30d5a43"> 8290</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PR_SHIFT                        31u</span></div>
<div class="line"><a name="l08291"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga4a73396e03c9808257b1087a5384266d"> 8291</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PR_WIDTH                        1u</span></div>
<div class="line"><a name="l08292"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga93eccefc0c74e31465ede565e2f9db11"> 8292</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_PR_SHIFT))&amp;PCC_PCCn_PR_MASK)</span></div>
<div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160; <span class="comment">/* end of group PCC_Register_Masks */</span></div>
<div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;</div>
<div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160; <span class="comment">/* end of group PCC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;</div>
<div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;</div>
<div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="comment">   -- PDB Peripheral Access Layer</span></div>
<div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;</div>
<div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga08f3c32e2166b314f400e1fc6203bc61"> 8315</a></span>&#160;<span class="preprocessor">#define PDB_CH_COUNT                             2u</span></div>
<div class="line"><a name="l08316"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga92fcafb0da11b7d2a8a5740281ffbdcb"> 8316</a></span>&#160;<span class="preprocessor">#define PDB_DLY_COUNT                            8u</span></div>
<div class="line"><a name="l08317"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaba31f191d3fa71e1d13749b343214794"> 8317</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_COUNT                         1u</span></div>
<div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;</div>
<div class="line"><a name="l08320"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html"> 8320</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08321"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a21a167011b73619d21bc075e755ab2af"> 8321</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a21a167011b73619d21bc075e755ab2af">SC</a>;                                </div>
<div class="line"><a name="l08322"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a80073f386a63fb2eb30dc08195e6d810"> 8322</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a80073f386a63fb2eb30dc08195e6d810">MOD</a>;                               </div>
<div class="line"><a name="l08323"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#abd132e17c6f1d13d2a8d31aaebc5cf3c"> 8323</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_p_d_b___type.html#abd132e17c6f1d13d2a8d31aaebc5cf3c">CNT</a>;                               </div>
<div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a9f8c79b98bd1dae339a8ee033c2a5767"> 8324</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a9f8c79b98bd1dae339a8ee033c2a5767">IDLY</a>;                              </div>
<div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x28 */</span></div>
<div class="line"><a name="l08326"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#acdb592a2cb1d3ec599f5e232dd16b352"> 8326</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#acdb592a2cb1d3ec599f5e232dd16b352">C1</a>;                                </div>
<div class="line"><a name="l08327"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a2f2dfdd4db0d4050d278e7238eed4ef8"> 8327</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a2f2dfdd4db0d4050d278e7238eed4ef8">S</a>;                                 </div>
<div class="line"><a name="l08328"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a71f55979c7665319638f95364a20978d"> 8328</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLY[<a class="code" href="group___p_d_b___peripheral___access___layer.html#ga92fcafb0da11b7d2a8a5740281ffbdcb">PDB_DLY_COUNT</a>];                </div>
<div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;  } CH[<a class="code" href="group___p_d_b___peripheral___access___layer.html#ga08f3c32e2166b314f400e1fc6203bc61">PDB_CH_COUNT</a>];</div>
<div class="line"><a name="l08330"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#aee51deac3c4f4a3f0197baa378a63ffc"> 8330</a></span>&#160;       uint8_t RESERVED_0[304];</div>
<div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#af9287e1e1157d490ed145c7b855d9370"> 8331</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#af9287e1e1157d490ed145c7b855d9370">POEN</a>;                              </div>
<div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x194, array step: 0x4 */</span></div>
<div class="line"><a name="l08333"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#ad65eff76e0930e61be7223eaf009971c"> 8333</a></span>&#160;    <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#ad65eff76e0930e61be7223eaf009971c">PODLY</a>;                             </div>
<div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x194, array step: 0x4 */</span></div>
<div class="line"><a name="l08335"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a43e0ed86b44d49c0d86ffe3d294d9dfd"> 8335</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_p_d_b___type.html#a43e0ed86b44d49c0d86ffe3d294d9dfd">DLY2</a>;                              </div>
<div class="line"><a name="l08336"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#aeebbf48356ed94477140e7bd8934811e"> 8336</a></span>&#160;      <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_p_d_b___type.html#aeebbf48356ed94477140e7bd8934811e">DLY1</a>;                              </div>
<div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;    } ACCESS16BIT;</div>
<div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;  } POnDLY[<a class="code" href="group___p_d_b___peripheral___access___layer.html#gaba31f191d3fa71e1d13749b343214794">PDB_POnDLY_COUNT</a>];</div>
<div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;} <a class="code" href="struct_p_d_b___type.html">PDB_Type</a>, *<a class="code" href="group___p_d_b___peripheral___access___layer.html#ga307cfc08b382a95ae86e5422472caeeb">PDB_MemMapPtr</a>;</div>
<div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;</div>
<div class="line"><a name="l08342"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga58176c5fa19df7a345c8508525965d64"> 8342</a></span>&#160;<span class="preprocessor">#define PDB_INSTANCE_COUNT                       (2u)</span></div>
<div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;</div>
<div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;</div>
<div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="comment">/* PDB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08347"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaca699dde276786b0443ef728ae1f01c0"> 8347</a></span>&#160;<span class="preprocessor">#define PDB0_BASE                                (0x40036000u)</span></div>
<div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;</div>
<div class="line"><a name="l08349"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga91cdd5c74efea207fd5cf60bb271b90c"> 8349</a></span>&#160;<span class="preprocessor">#define PDB0                                     ((PDB_Type *)PDB0_BASE)</span></div>
<div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;</div>
<div class="line"><a name="l08351"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gab72ec24f181af051aca6addea4dd2cac"> 8351</a></span>&#160;<span class="preprocessor">#define PDB1_BASE                                (0x40031000u)</span></div>
<div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;</div>
<div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaa6595d180331b60b35d066c77e36f7c5"> 8353</a></span>&#160;<span class="preprocessor">#define PDB1                                     ((PDB_Type *)PDB1_BASE)</span></div>
<div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;</div>
<div class="line"><a name="l08355"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga2aac97276b35cabb3a49413841a8bbe2"> 8355</a></span>&#160;<span class="preprocessor">#define PDB_BASE_ADDRS                           { PDB0_BASE, PDB1_BASE }</span></div>
<div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;</div>
<div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga6dce940c99da63282b1d28f65ed75293"> 8357</a></span>&#160;<span class="preprocessor">#define PDB_BASE_PTRS                            { PDB0, PDB1 }</span></div>
<div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;</div>
<div class="line"><a name="l08359"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga36eb0920a707e9a9d9bc87a64fa6778c"> 8359</a></span>&#160;<span class="preprocessor">#define PDB_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;</div>
<div class="line"><a name="l08361"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaa719088fdb89d8d6704940315f26fd93"> 8361</a></span>&#160;<span class="preprocessor">#define PDB_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;</div>
<div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga8e897cb723b12765718d641d60409ce3"> 8363</a></span>&#160;<span class="preprocessor">#define PDB_IRQS                                 { PDB0_IRQn, PDB1_IRQn }</span></div>
<div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;</div>
<div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="comment">   -- PDB Register Masks</span></div>
<div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;</div>
<div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l08375"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabe6a0c2a0e00e0d01b3b94ca8cd90728"> 8375</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_MASK                         0x1u</span></div>
<div class="line"><a name="l08376"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8766bd357685d2ec463f51e0b08c6080"> 8376</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_SHIFT                        0u</span></div>
<div class="line"><a name="l08377"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga520620d53b03c8d91ff568e0f23b8c83"> 8377</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_WIDTH                        1u</span></div>
<div class="line"><a name="l08378"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga81095ec7984a995fd4577dc31b329cf5"> 8378</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDOK_SHIFT))&amp;PDB_SC_LDOK_MASK)</span></div>
<div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa723ee73c65ba7680ef3c9de87b8a635"> 8379</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_MASK                         0x2u</span></div>
<div class="line"><a name="l08380"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga49a81fd7584f9957362d71ac5f4d12bb"> 8380</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_SHIFT                        1u</span></div>
<div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad73227a49254007a287646506bda752a"> 8381</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_WIDTH                        1u</span></div>
<div class="line"><a name="l08382"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga2505982b773fc1d32f6ea117e93df700"> 8382</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_CONT_SHIFT))&amp;PDB_SC_CONT_MASK)</span></div>
<div class="line"><a name="l08383"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga86e3ec0c9f5ec6d0bbc1ebcf20774b38"> 8383</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_MASK                         0xCu</span></div>
<div class="line"><a name="l08384"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaaf1dfea7eddb56850efd85b75d659ef8"> 8384</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_SHIFT                        2u</span></div>
<div class="line"><a name="l08385"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabc042f8c36076cc5331005803d2a8712"> 8385</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_WIDTH                        2u</span></div>
<div class="line"><a name="l08386"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5fe2838ee5a8eae1d02b3fc548b8a6a3"> 8386</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_MULT_SHIFT))&amp;PDB_SC_MULT_MASK)</span></div>
<div class="line"><a name="l08387"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga153222e454507310871a217b8ede92fd"> 8387</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_MASK                        0x20u</span></div>
<div class="line"><a name="l08388"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8632d420c92ec79e08c43f7d3acc79cf"> 8388</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_SHIFT                       5u</span></div>
<div class="line"><a name="l08389"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga40ec7d0703016518f1caac789b0a1855"> 8389</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_WIDTH                       1u</span></div>
<div class="line"><a name="l08390"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae649018d37d98bbd27697bed25e7986a"> 8390</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBIE_SHIFT))&amp;PDB_SC_PDBIE_MASK)</span></div>
<div class="line"><a name="l08391"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga57cd111abf2b5780daddb6619498ef7a"> 8391</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_MASK                        0x40u</span></div>
<div class="line"><a name="l08392"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga98ea01f76c8cc1bc944830d4d8387118"> 8392</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_SHIFT                       6u</span></div>
<div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9d12b1ef364527c2a5088381e7c2e4e9"> 8393</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_WIDTH                       1u</span></div>
<div class="line"><a name="l08394"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga91f490a35597fbd87e86d04536af6727"> 8394</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBIF_SHIFT))&amp;PDB_SC_PDBIF_MASK)</span></div>
<div class="line"><a name="l08395"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5582f0b88e7ae5e9dcf69f3a859c4470"> 8395</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_MASK                        0x80u</span></div>
<div class="line"><a name="l08396"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga019fc7af809a6f3945ac3c131b90432a"> 8396</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_SHIFT                       7u</span></div>
<div class="line"><a name="l08397"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3b3cc9f1cf1e08c34e0eb85cae11ecdc"> 8397</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_WIDTH                       1u</span></div>
<div class="line"><a name="l08398"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga321a9e5b10db9a22004e9d4b3e4487a7"> 8398</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBEN_SHIFT))&amp;PDB_SC_PDBEN_MASK)</span></div>
<div class="line"><a name="l08399"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8950a99a799e9a49b602a679a64cc2e0"> 8399</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_MASK                       0xF00u</span></div>
<div class="line"><a name="l08400"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae206861ff2041634f913c44605459167"> 8400</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_SHIFT                      8u</span></div>
<div class="line"><a name="l08401"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6460ccc0d175536477a6a8282a6ca159"> 8401</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_WIDTH                      4u</span></div>
<div class="line"><a name="l08402"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga98d3539755a69c5db59982f6afc95163"> 8402</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_TRGSEL_SHIFT))&amp;PDB_SC_TRGSEL_MASK)</span></div>
<div class="line"><a name="l08403"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53e475cc672b4e976c7dccc10fe64d74"> 8403</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_MASK                    0x7000u</span></div>
<div class="line"><a name="l08404"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae8062c54fb9d63becd95c6e34399b995"> 8404</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_SHIFT                   12u</span></div>
<div class="line"><a name="l08405"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad69cd35f135ffb5307eafaebce3c0a4d"> 8405</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_WIDTH                   3u</span></div>
<div class="line"><a name="l08406"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf3190aabecbfc96a055a28d244939052"> 8406</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PRESCALER_SHIFT))&amp;PDB_SC_PRESCALER_MASK)</span></div>
<div class="line"><a name="l08407"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae2e04f313df4593c36890e463071fe5b"> 8407</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_MASK                        0x8000u</span></div>
<div class="line"><a name="l08408"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga06b0f6651787dda98baf8953321b101b"> 8408</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_SHIFT                       15u</span></div>
<div class="line"><a name="l08409"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8ce9d0597183441897891203401d1ba0"> 8409</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_WIDTH                       1u</span></div>
<div class="line"><a name="l08410"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga22535054ba4753235db3436651d74da7"> 8410</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_DMAEN_SHIFT))&amp;PDB_SC_DMAEN_MASK)</span></div>
<div class="line"><a name="l08411"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaee37e4f669c308f1bfa17462ccbdc44b"> 8411</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_MASK                       0x10000u</span></div>
<div class="line"><a name="l08412"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga494cf2eed3e90d588c9d6a79cdb5aaaa"> 8412</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_SHIFT                      16u</span></div>
<div class="line"><a name="l08413"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae70a0eb338fd4727c919ed02743fad19"> 8413</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_WIDTH                      1u</span></div>
<div class="line"><a name="l08414"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad9cb59eb549608257e095906446ca237"> 8414</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_SWTRIG_SHIFT))&amp;PDB_SC_SWTRIG_MASK)</span></div>
<div class="line"><a name="l08415"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadad9b8b56988b977ed415ab18985f9dc"> 8415</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_MASK                       0x20000u</span></div>
<div class="line"><a name="l08416"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa64d610e568a9cafe7d2110a76daf8df"> 8416</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_SHIFT                      17u</span></div>
<div class="line"><a name="l08417"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad0b804cc4f7b576e80d75a61fa31198a"> 8417</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_WIDTH                      1u</span></div>
<div class="line"><a name="l08418"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga94f3b199980c7346b8287d4306683864"> 8418</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBEIE_SHIFT))&amp;PDB_SC_PDBEIE_MASK)</span></div>
<div class="line"><a name="l08419"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga78d77e651e5cc9a5ddeb63fa6ac627af"> 8419</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_MASK                        0xC0000u</span></div>
<div class="line"><a name="l08420"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53a8856bc6371ac178123477526e8249"> 8420</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_SHIFT                       18u</span></div>
<div class="line"><a name="l08421"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaca8331500452f4c79f306adf641a6013"> 8421</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_WIDTH                       2u</span></div>
<div class="line"><a name="l08422"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53f46e26b4a7cc5b74fa449687227baf"> 8422</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDMOD_SHIFT))&amp;PDB_SC_LDMOD_MASK)</span></div>
<div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div>
<div class="line"><a name="l08424"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9dddc13b37ba4e27c8401dfa56b2173f"> 8424</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l08425"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf224ebff31aea3bd5318f078eccf060e"> 8425</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_SHIFT                        0u</span></div>
<div class="line"><a name="l08426"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga29619320e50e90bff9d82ddc4b90503b"> 8426</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_WIDTH                        16u</span></div>
<div class="line"><a name="l08427"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8c8f8dd2b40994da70b3ed8edec15bb0"> 8427</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_MOD_MOD_SHIFT))&amp;PDB_MOD_MOD_MASK)</span></div>
<div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l08429"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga2c5797892b612935a1eb7ba29ea0d202"> 8429</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l08430"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga684fc86038c1a05d2ba14aa872e551a6"> 8430</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_SHIFT                        0u</span></div>
<div class="line"><a name="l08431"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaadc8e80ffa4d077f4d5fc76634a580e1"> 8431</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_WIDTH                        16u</span></div>
<div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaba80630566123d5cf67862a5b024af87"> 8432</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_CNT_CNT_SHIFT))&amp;PDB_CNT_CNT_MASK)</span></div>
<div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="comment">/* IDLY Bit Fields */</span></div>
<div class="line"><a name="l08434"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa3a9995da0b93a73827d556de3a7f8ec"> 8434</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l08435"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7ce7e734267097f79a8fd2036dc25271"> 8435</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_SHIFT                      0u</span></div>
<div class="line"><a name="l08436"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga4d47bb47134b83ca3dc124f99ba7bda5"> 8436</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_WIDTH                      16u</span></div>
<div class="line"><a name="l08437"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga07fbca50ea650a4ca32f51bf89ff3732"> 8437</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_IDLY_IDLY_SHIFT))&amp;PDB_IDLY_IDLY_MASK)</span></div>
<div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l08439"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga318b4eb1bb609120bed14b19c91ef0c1"> 8439</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_MASK                           0xFFu</span></div>
<div class="line"><a name="l08440"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga99bd07d734f0e46a718933179b61402b"> 8440</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_SHIFT                          0u</span></div>
<div class="line"><a name="l08441"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gacb3b00579f293a257b3edb9ff26ca4c4"> 8441</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_WIDTH                          8u</span></div>
<div class="line"><a name="l08442"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7e9b62307eff24ef79343968a29906c5"> 8442</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_EN_SHIFT))&amp;PDB_C1_EN_MASK)</span></div>
<div class="line"><a name="l08443"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabc4c3ddddcd8ab8629495457629a560e"> 8443</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_MASK                          0xFF00u</span></div>
<div class="line"><a name="l08444"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5f76b81da95cec6cc1dcbd761e48d32f"> 8444</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_SHIFT                         8u</span></div>
<div class="line"><a name="l08445"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9ca883057dadac079ab681406c11c09c"> 8445</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_WIDTH                         8u</span></div>
<div class="line"><a name="l08446"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga22e6c87baf70c29554cc6b03a5acbf08"> 8446</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_TOS_SHIFT))&amp;PDB_C1_TOS_MASK)</span></div>
<div class="line"><a name="l08447"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga4e6f86caa6df500cedef06d1638194ca"> 8447</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_MASK                           0xFF0000u</span></div>
<div class="line"><a name="l08448"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadd4b49047fcd1a75374752c012a931d8"> 8448</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_SHIFT                          16u</span></div>
<div class="line"><a name="l08449"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gacad22ff6ca50eb2ba366dc5bf97df3c7"> 8449</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_WIDTH                          8u</span></div>
<div class="line"><a name="l08450"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9b59c900467acc6be0d8963aa5c88e91"> 8450</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_BB_SHIFT))&amp;PDB_C1_BB_MASK)</span></div>
<div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;<span class="comment">/* S Bit Fields */</span></div>
<div class="line"><a name="l08452"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga544472023dc6de6708b210d54d64c69c"> 8452</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_MASK                           0xFFu</span></div>
<div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3b10142858bded9ff7916076433dbcb6"> 8453</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_SHIFT                          0u</span></div>
<div class="line"><a name="l08454"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5fd58a8cc2b0b86a583793ce0c6a6a8d"> 8454</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_WIDTH                          8u</span></div>
<div class="line"><a name="l08455"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga52caf9f629d2d46073999f760e575cf5"> 8455</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_ERR_SHIFT))&amp;PDB_S_ERR_MASK)</span></div>
<div class="line"><a name="l08456"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabf6ae593f200a1eda316cd9affa9f5b2"> 8456</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_MASK                            0xFF0000u</span></div>
<div class="line"><a name="l08457"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga17f0097777c1377488f0bf9654021714"> 8457</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_SHIFT                           16u</span></div>
<div class="line"><a name="l08458"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf27968fd0f08ff64782a2162d0a28745"> 8458</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_WIDTH                           8u</span></div>
<div class="line"><a name="l08459"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa5b47758d8c9843160a413bbb6f63bc5"> 8459</a></span>&#160;<span class="preprocessor">#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_CF_SHIFT))&amp;PDB_S_CF_MASK)</span></div>
<div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;<span class="comment">/* DLY Bit Fields */</span></div>
<div class="line"><a name="l08461"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga79150887ba3f74efde99b40d3b9c5e44"> 8461</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l08462"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga431302f6c6fd1396cbb05844f864d241"> 8462</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_SHIFT                        0u</span></div>
<div class="line"><a name="l08463"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab915196935edc80d2bc53dd5bd6ab813"> 8463</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_WIDTH                        16u</span></div>
<div class="line"><a name="l08464"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga15b6cdd6062cf0c5d1470da97faebb22"> 8464</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_DLY_DLY_SHIFT))&amp;PDB_DLY_DLY_MASK)</span></div>
<div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="comment">/* POEN Bit Fields */</span></div>
<div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadff2842454cba42f94cc2568cd20df3d"> 8466</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_MASK                       0xFFu</span></div>
<div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga00643f248ccf8b14021f9983f0e32ac8"> 8467</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_SHIFT                      0u</span></div>
<div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga06e69a35bce00a38511ff896844dcc20"> 8468</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_WIDTH                      8u</span></div>
<div class="line"><a name="l08469"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga276eca07e19cae6eb9b9a740420733c7"> 8469</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POEN_POEN_SHIFT))&amp;PDB_POEN_POEN_MASK)</span></div>
<div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="comment">/* POnDLY_PODLY Bit Fields */</span></div>
<div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa97e06de5137c8643e0d120f8cc46b28"> 8471</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2_MASK               0xFFFFu</span></div>
<div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8aa0ef9fb4aa6abbedbe6f3da8556f03"> 8472</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2_SHIFT              0u</span></div>
<div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga45ded57bf084ebe0b307cdb23428a09d"> 8473</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2_WIDTH              16u</span></div>
<div class="line"><a name="l08474"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8746f487439639509242fc2562f66167"> 8474</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POnDLY_PODLY_DLY2_SHIFT))&amp;PDB_POnDLY_PODLY_DLY2_MASK)</span></div>
<div class="line"><a name="l08475"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga554cf2afa86dcbbe6a4cc6d183dc622f"> 8475</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1_MASK               0xFFFF0000u</span></div>
<div class="line"><a name="l08476"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad012d5bed80ce6595079fa2bfd38d63d"> 8476</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1_SHIFT              16u</span></div>
<div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga40633ecfacb5b4731a32d868bfd7fde3"> 8477</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1_WIDTH              16u</span></div>
<div class="line"><a name="l08478"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga387c9a06cafdfd38a9f720caad0d30c3"> 8478</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POnDLY_PODLY_DLY1_SHIFT))&amp;PDB_POnDLY_PODLY_DLY1_MASK)</span></div>
<div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="comment">/* POnDLY_ACCESS16BIT_DLY2 Bit Fields */</span></div>
<div class="line"><a name="l08480"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab1869709a56ba7c5339df1993cc27ea5"> 8480</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_MASK    0xFFFFu</span></div>
<div class="line"><a name="l08481"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae3233a8a6ae159079d17fe9db72d6bcd"> 8481</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_SHIFT   0u</span></div>
<div class="line"><a name="l08482"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8520a4433a3ac3d3474bd741ed048ecb"> 8482</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_WIDTH   16u</span></div>
<div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga948205d132f8352363949abaf33ddb5d"> 8483</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2(x)      (((uint16_t)(((uint16_t)(x))&lt;&lt;PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_SHIFT))&amp;PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_MASK)</span></div>
<div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="comment">/* POnDLY_ACCESS16BIT_DLY1 Bit Fields */</span></div>
<div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad7ec080141936eb8d07b0130eaeb0fe9"> 8485</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_MASK    0xFFFFu</span></div>
<div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabf0bc68824b42d0e5310ba7622a51d0a"> 8486</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_SHIFT   0u</span></div>
<div class="line"><a name="l08487"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga376ad9acc41172fd11bd373f0fe887ef"> 8487</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_WIDTH   16u</span></div>
<div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9aee1fd59281bb0d6145c0ae74cbf7fd"> 8488</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1(x)      (((uint16_t)(((uint16_t)(x))&lt;&lt;PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_SHIFT))&amp;PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_MASK)</span></div>
<div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160; <span class="comment">/* end of group PDB_Register_Masks */</span></div>
<div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;</div>
<div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160; <span class="comment">/* end of group PDB_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;</div>
<div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;</div>
<div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div>
<div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;</div>
<div class="line"><a name="l08513"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html"> 8513</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08514"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a1360bcf23785ba9adf4da7c149a3d4ae"> 8514</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#a1360bcf23785ba9adf4da7c149a3d4ae">LVDSC1</a>;                             </div>
<div class="line"><a name="l08515"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#ab8120820151c5233803a105b6cf96185"> 8515</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#ab8120820151c5233803a105b6cf96185">LVDSC2</a>;                             </div>
<div class="line"><a name="l08516"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a5d0b4652bbd2558b548d9658b210f613"> 8516</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#a5d0b4652bbd2558b548d9658b210f613">REGSC</a>;                              </div>
<div class="line"><a name="l08517"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a4be6979b69000068ac5203085d425825"> 8517</a></span>&#160;       uint8_t RESERVED_0[1];</div>
<div class="line"><a name="l08518"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#ab422bf378a7d7281047e6a0c96b1a2fd"> 8518</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#ab422bf378a7d7281047e6a0c96b1a2fd">LPOTRIM</a>;                            </div>
<div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;} <a class="code" href="struct_p_m_c___type.html">PMC_Type</a>, *<a class="code" href="group___p_m_c___peripheral___access___layer.html#gae98c417d506aa6b64d7d08b225a7a27c">PMC_MemMapPtr</a>;</div>
<div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;</div>
<div class="line"><a name="l08522"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga273ce0b276e11e5b8020d2e9ddd6c5b6"> 8522</a></span>&#160;<span class="preprocessor">#define PMC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;</div>
<div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;</div>
<div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08527"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4e92bd47dc68cc81e62c344586a4cdfa"> 8527</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div>
<div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;</div>
<div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69"> 8529</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div>
<div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;</div>
<div class="line"><a name="l08531"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#gab8cb010a2427fcd279c99d0bd4eb809f"> 8531</a></span>&#160;<span class="preprocessor">#define PMC_BASE_ADDRS                           { PMC_BASE }</span></div>
<div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;</div>
<div class="line"><a name="l08533"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4bcd62643d597f7230f9c1e3d03caaa7"> 8533</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC }</span></div>
<div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;</div>
<div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga22406e45677dbb3b983c30a742d9138a"> 8535</a></span>&#160;<span class="preprocessor">#define PMC_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;</div>
<div class="line"><a name="l08537"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga7bf6a0381212c3d1e39f0d9083d92e93"> 8537</a></span>&#160;<span class="preprocessor">#define PMC_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;</div>
<div class="line"><a name="l08539"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga55eb026c8e8941e1e4d009d8563784b0"> 8539</a></span>&#160;<span class="preprocessor">#define PMC_IRQS                                 { LVD_LVW_IRQn }</span></div>
<div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;</div>
<div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;<span class="comment">   -- PMC Register Masks</span></div>
<div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;</div>
<div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div>
<div class="line"><a name="l08551"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad771f87e373907e3ef60e5fa31001fad"> 8551</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div>
<div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga056ca878a20782f5bf65b3be3e98581d"> 8552</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4u</span></div>
<div class="line"><a name="l08553"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga6300cfca3f658a0ba5e3fa3223352f27"> 8553</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_WIDTH                   1u</span></div>
<div class="line"><a name="l08554"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga9d8909f014bf13fb26d61f5efe6357b6"> 8554</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDRE_SHIFT))&amp;PMC_LVDSC1_LVDRE_MASK)</span></div>
<div class="line"><a name="l08555"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1e7518c88ea0037d099124a643788363"> 8555</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div>
<div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga30ca240c9254a7e76123a3cf2bfdc40e"> 8556</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5u</span></div>
<div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga96be4813d77b3bb09fdefdcd42a790a0"> 8557</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_WIDTH                   1u</span></div>
<div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad9cb01fb7588ba58657daeec386ddf57"> 8558</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDIE_SHIFT))&amp;PMC_LVDSC1_LVDIE_MASK)</span></div>
<div class="line"><a name="l08559"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga65d04677ca16ad916563d6673cb8ecaa"> 8559</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div>
<div class="line"><a name="l08560"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga56654042b7934ca0e6c51f21db7d1201"> 8560</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6u</span></div>
<div class="line"><a name="l08561"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga956d94e95bbc9495fe4ad20b1a132769"> 8561</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_WIDTH                  1u</span></div>
<div class="line"><a name="l08562"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf36cf4cc74c23b5ae53632a10424817b"> 8562</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDACK_SHIFT))&amp;PMC_LVDSC1_LVDACK_MASK)</span></div>
<div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga44ae12d2d3e732cd25a897092a7e9ada"> 8563</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div>
<div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga75efd4534766aaa126efff96d241de61"> 8564</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7u</span></div>
<div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad72dcd2fff2dad5e3e5cf7dc63470730"> 8565</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_WIDTH                    1u</span></div>
<div class="line"><a name="l08566"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga440205aa7f4dfe9c3706c39ec37f4425"> 8566</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDF_SHIFT))&amp;PMC_LVDSC1_LVDF_MASK)</span></div>
<div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div>
<div class="line"><a name="l08568"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3a9de69524d99d6ec8985d211bc7861d"> 8568</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div>
<div class="line"><a name="l08569"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf5cb9cf53bade8254aa7749b5eb36eff"> 8569</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5u</span></div>
<div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1501b0b0dfeafca7a50f0baab4f09a9e"> 8570</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_WIDTH                   1u</span></div>
<div class="line"><a name="l08571"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4b88b61dcae56b07beb29366a9d0bf29"> 8571</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWIE_SHIFT))&amp;PMC_LVDSC2_LVWIE_MASK)</span></div>
<div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8b0c8bcad4d38e6ff797e9bc3d9db6d7"> 8572</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div>
<div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga99ad1d373a7be7591a7ee3577bed5374"> 8573</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6u</span></div>
<div class="line"><a name="l08574"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaba0f1740d6efd611f866442221f4f851"> 8574</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_WIDTH                  1u</span></div>
<div class="line"><a name="l08575"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga0c06fa15a80ff72311600311ee7aaccb"> 8575</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWACK_SHIFT))&amp;PMC_LVDSC2_LVWACK_MASK)</span></div>
<div class="line"><a name="l08576"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga34187b0598a3e166a457818770a616d4"> 8576</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div>
<div class="line"><a name="l08577"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8bcfb9fc5fd4a92164b2aa6cdb6db77e"> 8577</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7u</span></div>
<div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gac8d393a3c3239c32cef439f45fc78e90"> 8578</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_WIDTH                    1u</span></div>
<div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gae20db656fd1fa66eb54dbc9574fe23a0"> 8579</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWF_SHIFT))&amp;PMC_LVDSC2_LVWF_MASK)</span></div>
<div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div>
<div class="line"><a name="l08581"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaa3b1d93f39d6ee27bc1cca4433dad541"> 8581</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN_MASK                    0x1u</span></div>
<div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaee4e7caf717eb595187fb71cc2584f48"> 8582</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN_SHIFT                   0u</span></div>
<div class="line"><a name="l08583"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gabe54ec23c3a3a8c33fbde3064eed6f76"> 8583</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN_WIDTH                   1u</span></div>
<div class="line"><a name="l08584"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaa6d9b119a5b5c48bbc13dfebccfdf430"> 8584</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_BIASEN_SHIFT))&amp;PMC_REGSC_BIASEN_MASK)</span></div>
<div class="line"><a name="l08585"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3a484d2d5ec1abe750da71775c40915a"> 8585</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS_MASK                0x2u</span></div>
<div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga64544aa4eb36a9dd7388d22194480b60"> 8586</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS_SHIFT               1u</span></div>
<div class="line"><a name="l08587"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4350609cc1ffe35ca27644e01670d54b"> 8587</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS_WIDTH               1u</span></div>
<div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga471a0bec74ebaf3f6cdb95bc45744336"> 8588</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_CLKBIASDIS_SHIFT))&amp;PMC_REGSC_CLKBIASDIS_MASK)</span></div>
<div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf9b042c3dd0bb2383ab875063a678336"> 8589</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM_MASK                    0x4u</span></div>
<div class="line"><a name="l08590"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1ae308317e1848387d51db4c7b8acb01"> 8590</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM_SHIFT                   2u</span></div>
<div class="line"><a name="l08591"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3356bba91eae8d151efcbd2ff75f1084"> 8591</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM_WIDTH                   1u</span></div>
<div class="line"><a name="l08592"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gabd40c62854093c9631d71f2ecf663921"> 8592</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_REGFPM_SHIFT))&amp;PMC_REGSC_REGFPM_MASK)</span></div>
<div class="line"><a name="l08593"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab499bc22f3fe36b05c237ccee50989d9"> 8593</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT_MASK                   0x40u</span></div>
<div class="line"><a name="l08594"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gae8e510d1400973df84292ed6171f1822"> 8594</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT_SHIFT                  6u</span></div>
<div class="line"><a name="l08595"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab663d91c8d59a64e71b12c75fcba7d74"> 8595</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT_WIDTH                  1u</span></div>
<div class="line"><a name="l08596"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaefc13822a99577199ed9281015bd1ebc"> 8596</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_LPOSTAT_SHIFT))&amp;PMC_REGSC_LPOSTAT_MASK)</span></div>
<div class="line"><a name="l08597"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga153fbb05f0401a8729223058bb448585"> 8597</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS_MASK                    0x80u</span></div>
<div class="line"><a name="l08598"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga11aa150ac037102b78f8fd6c2f0a0302"> 8598</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS_SHIFT                   7u</span></div>
<div class="line"><a name="l08599"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga13e19a9bd1feb50be3928bc8d3505a01"> 8599</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS_WIDTH                   1u</span></div>
<div class="line"><a name="l08600"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1a3d0e3298482abfb7bae1db5677d5a7"> 8600</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_LPODIS_SHIFT))&amp;PMC_REGSC_LPODIS_MASK)</span></div>
<div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;<span class="comment">/* LPOTRIM Bit Fields */</span></div>
<div class="line"><a name="l08602"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8111c278800c7578d43f96829f76ddf8"> 8602</a></span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM_MASK                 0x1Fu</span></div>
<div class="line"><a name="l08603"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga7be8125be51d72457e95cac8d83d8628"> 8603</a></span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM_SHIFT                0u</span></div>
<div class="line"><a name="l08604"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga02023e55ae2b39e63aab7039ac955e6f"> 8604</a></span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM_WIDTH                5u</span></div>
<div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8ca6ca05ddeca4b0ca122627eeca7600"> 8605</a></span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LPOTRIM_LPOTRIM_SHIFT))&amp;PMC_LPOTRIM_LPOTRIM_MASK)</span></div>
<div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div>
<div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;</div>
<div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160; <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;</div>
<div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;</div>
<div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div>
<div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;</div>
<div class="line"><a name="l08628"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495"> 8628</a></span>&#160;<span class="preprocessor">#define PORT_PCR_COUNT                           32u</span></div>
<div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;</div>
<div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html"> 8631</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08632"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a82c87f86e6c4b6ac146c2c1dbf7b36b2"> 8632</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[<a class="code" href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495">PORT_PCR_COUNT</a>];               </div>
<div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#abdfcc28e007333d613101838cdd0e2b5"> 8633</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#abdfcc28e007333d613101838cdd0e2b5">GPCLR</a>;                             </div>
<div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a2f861522420b17b121e43017bb54137f"> 8634</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#a2f861522420b17b121e43017bb54137f">GPCHR</a>;                             </div>
<div class="line"><a name="l08635"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a0d8fc2cf6737398c501c733b835fd013"> 8635</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#a0d8fc2cf6737398c501c733b835fd013">GICLR</a>;                             </div>
<div class="line"><a name="l08636"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a93490c667704e57d46d49b8e8dbf2eb4"> 8636</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#a93490c667704e57d46d49b8e8dbf2eb4">GICHR</a>;                             </div>
<div class="line"><a name="l08637"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a4398e5001fa061061fe95e2ceef7a31a"> 8637</a></span>&#160;       uint8_t RESERVED_0[16];</div>
<div class="line"><a name="l08638"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#aa45ce6224da9114e20259ae786bf0dfa"> 8638</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#aa45ce6224da9114e20259ae786bf0dfa">ISFR</a>;                              </div>
<div class="line"><a name="l08639"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a110c7cdc6ff066e67353a119359731f2"> 8639</a></span>&#160;       uint8_t RESERVED_1[28];</div>
<div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a57822080261c6ab1ffb45b6cdcc396e0"> 8640</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#a57822080261c6ab1ffb45b6cdcc396e0">DFER</a>;                              </div>
<div class="line"><a name="l08641"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#abc0509296f9ce6e0bb64d33c00378c93"> 8641</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#abc0509296f9ce6e0bb64d33c00378c93">DFCR</a>;                              </div>
<div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a427b7d0a0948f7522cb759a019bd3a32"> 8642</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#a427b7d0a0948f7522cb759a019bd3a32">DFWR</a>;                              </div>
<div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;} <a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a>, *<a class="code" href="group___p_o_r_t___peripheral___access___layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a>;</div>
<div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;</div>
<div class="line"><a name="l08646"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gaa272f4e30fe8426e1222e9ddc13e3610"> 8646</a></span>&#160;<span class="preprocessor">#define PORT_INSTANCE_COUNT                      (5u)</span></div>
<div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;</div>
<div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;</div>
<div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08651"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c"> 8651</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div>
<div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;</div>
<div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30"> 8653</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div>
<div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;</div>
<div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e"> 8655</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div>
<div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;</div>
<div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77"> 8657</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div>
<div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;</div>
<div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d"> 8659</a></span>&#160;<span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div>
<div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;</div>
<div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5"> 8661</a></span>&#160;<span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div>
<div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;</div>
<div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15"> 8663</a></span>&#160;<span class="preprocessor">#define PORTD_BASE                               (0x4004C000u)</span></div>
<div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;</div>
<div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b"> 8665</a></span>&#160;<span class="preprocessor">#define PORTD                                    ((PORT_Type *)PORTD_BASE)</span></div>
<div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;</div>
<div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93"> 8667</a></span>&#160;<span class="preprocessor">#define PORTE_BASE                               (0x4004D000u)</span></div>
<div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;</div>
<div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9"> 8669</a></span>&#160;<span class="preprocessor">#define PORTE                                    ((PORT_Type *)PORTE_BASE)</span></div>
<div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;</div>
<div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga80b01d00368494b63dd2a67eda52b241"> 8671</a></span>&#160;<span class="preprocessor">#define PORT_BASE_ADDRS                          { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }</span></div>
<div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;</div>
<div class="line"><a name="l08673"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga54ff5179f8acaef2e1683cedfc0ef453"> 8673</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA, PORTB, PORTC, PORTD, PORTE }</span></div>
<div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;</div>
<div class="line"><a name="l08675"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga0e897bdb74b5fa048eea1238b28bcafe"> 8675</a></span>&#160;<span class="preprocessor">#define PORT_IRQS_ARR_COUNT                      (1u)</span></div>
<div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;</div>
<div class="line"><a name="l08677"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga68732ace83317192134db56c59dee31a"> 8677</a></span>&#160;<span class="preprocessor">#define PORT_IRQS_CH_COUNT                       (1u)</span></div>
<div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;</div>
<div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga442cafa4ce211d588393a5f2954198bb"> 8679</a></span>&#160;<span class="preprocessor">#define PORT_IRQS                                { PORTA_IRQn, PORTB_IRQn, PORTC_IRQn, PORTD_IRQn, PORTE_IRQn }</span></div>
<div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;</div>
<div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="comment">   -- PORT Register Masks</span></div>
<div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;</div>
<div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div>
<div class="line"><a name="l08691"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga075e53298ec26cb1b463c95b902c39c1"> 8691</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div>
<div class="line"><a name="l08692"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7c040fa4d37750af5fef3ea1d0e370a9"> 8692</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0u</span></div>
<div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7eb5d61390ffb644df2519c0daf3d50b"> 8693</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_WIDTH                        1u</span></div>
<div class="line"><a name="l08694"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga6d80c093913f8ee90cf3c8a3cc5c1200"> 8694</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PS_SHIFT))&amp;PORT_PCR_PS_MASK)</span></div>
<div class="line"><a name="l08695"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga125482aa2497e8435dac49c039b7fa97"> 8695</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div>
<div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga18556773988cdd78e363959884dbec46"> 8696</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1u</span></div>
<div class="line"><a name="l08697"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga54b04f65fd59d6c763a292da612d51a5"> 8697</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_WIDTH                        1u</span></div>
<div class="line"><a name="l08698"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7438189ee6096d33fbce2d6c850ad2fc"> 8698</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PE_SHIFT))&amp;PORT_PCR_PE_MASK)</span></div>
<div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7f1f5c3812018f9ed4d84a187146ba91"> 8699</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div>
<div class="line"><a name="l08700"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae7d057ebd3218784fca57f55a85f2d29"> 8700</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4u</span></div>
<div class="line"><a name="l08701"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga1b4850897ffe19b621498b9bd27d4166"> 8701</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_WIDTH                       1u</span></div>
<div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabd3968e3f4727294cb6704ff6bca5b6d"> 8702</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PFE_SHIFT))&amp;PORT_PCR_PFE_MASK)</span></div>
<div class="line"><a name="l08703"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1c37b9f66e58bd80e7764232fd05cee"> 8703</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div>
<div class="line"><a name="l08704"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga00ae08038ade5432d0240666658d8867"> 8704</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6u</span></div>
<div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0168195c86605899680284d60e4f413d"> 8705</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_WIDTH                       1u</span></div>
<div class="line"><a name="l08706"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga054956b587bfa32a7b3e72af3636c203"> 8706</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_DSE_SHIFT))&amp;PORT_PCR_DSE_MASK)</span></div>
<div class="line"><a name="l08707"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0feec5fc6b285b83c573f913c74e5c41"> 8707</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div>
<div class="line"><a name="l08708"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa39e1cfed4df3797e4f1d141adab8776"> 8708</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8u</span></div>
<div class="line"><a name="l08709"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga643961aabfc6084a8b1b81e3d1696cf1"> 8709</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_WIDTH                       3u</span></div>
<div class="line"><a name="l08710"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad20ae957ec775096862e8a6542463e03"> 8710</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div>
<div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga671e65e4960f3b103af68881ae99d85a"> 8711</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_MASK                         0x8000u</span></div>
<div class="line"><a name="l08712"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga72ad78bf008f1968310a8abcd09b29ea"> 8712</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_SHIFT                        15u</span></div>
<div class="line"><a name="l08713"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa98b0ae626fc72ac9b233a2703d25f22"> 8713</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_WIDTH                        1u</span></div>
<div class="line"><a name="l08714"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga40b46ca31ce68be6f324e6fe7d79ca7e"> 8714</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_LK_SHIFT))&amp;PORT_PCR_LK_MASK)</span></div>
<div class="line"><a name="l08715"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabaef70d886fda0a7da8e862308bf5909"> 8715</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div>
<div class="line"><a name="l08716"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0bda43cd85ca4d5df17f12a193937d81"> 8716</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16u</span></div>
<div class="line"><a name="l08717"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga53f54fc0291848eb6600aa28b9fdbb82"> 8717</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_WIDTH                      4u</span></div>
<div class="line"><a name="l08718"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gadbd5b173d13c0766ed34cb90095ba789"> 8718</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div>
<div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga154d9308c2ab5b6a78ab04d9f3b08879"> 8719</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div>
<div class="line"><a name="l08720"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5fbf95753704fb1d71da88299c11105e"> 8720</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24u</span></div>
<div class="line"><a name="l08721"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gafea2991f5b5bd3f044d8e7c13b3b45a6"> 8721</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_WIDTH                       1u</span></div>
<div class="line"><a name="l08722"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae3e6283d492e39370dc8135f3c39ae02"> 8722</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_ISF_SHIFT))&amp;PORT_PCR_ISF_MASK)</span></div>
<div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div>
<div class="line"><a name="l08724"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa7e4a890e9d09d85279889ce3ecb0044"> 8724</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l08725"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaafacaac0aa215f596b947609857d6491"> 8725</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0u</span></div>
<div class="line"><a name="l08726"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae2bcaf6ed2c9c9346c674e0b0d7c2d2c"> 8726</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_WIDTH                    16u</span></div>
<div class="line"><a name="l08727"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab9daa192b3e0c7d1bf44689b960c5a4f"> 8727</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div>
<div class="line"><a name="l08728"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga49c4160370859546837be80a2eed1365"> 8728</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l08729"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga340d6aadd9516b3cac26187b014ce9d3"> 8729</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16u</span></div>
<div class="line"><a name="l08730"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga1e0c9314687745ee60177dc62ee3e8ed"> 8730</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_WIDTH                    16u</span></div>
<div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga82584460ead116af92e0d8d2ce15a88e"> 8731</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div>
<div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div>
<div class="line"><a name="l08733"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4f288d1140184d41384f459c263d6e63"> 8733</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l08734"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab4464bb98b737fbf75d42682fef3c09c"> 8734</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0u</span></div>
<div class="line"><a name="l08735"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga2da741716a657a0fb827152b35c6e583"> 8735</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_WIDTH                    16u</span></div>
<div class="line"><a name="l08736"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4bcc0d29943f201d35379c59dced6f5a"> 8736</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div>
<div class="line"><a name="l08737"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5e60b77e9d69fc09654c8034e31df7b5"> 8737</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l08738"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbc69d159ff1e697736d296bbc95566d"> 8738</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16u</span></div>
<div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5d0cc665d4c67f298fffeefa55a9c6bf"> 8739</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_WIDTH                    16u</span></div>
<div class="line"><a name="l08740"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae9cf8d5289e6249274584e60f984663b"> 8740</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div>
<div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="comment">/* GICLR Bit Fields */</span></div>
<div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga8699561573073558190ecce7926b88cb"> 8742</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l08743"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4d7c57946cb00e019bf8082cafab2ee0"> 8743</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE_SHIFT                    0u</span></div>
<div class="line"><a name="l08744"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9941019037a7e57d6022b8cd516da52c"> 8744</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE_WIDTH                    16u</span></div>
<div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5dabaa851b8c9884078a576d5e4567fb"> 8745</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICLR_GIWE_SHIFT))&amp;PORT_GICLR_GIWE_MASK)</span></div>
<div class="line"><a name="l08746"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga1f502950f8c4f844652e0fd72673c24c"> 8746</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l08747"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4ece5f03595701415c3e6b0fe8368743"> 8747</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD_SHIFT                    16u</span></div>
<div class="line"><a name="l08748"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaac56ea69fd61a00079feaa30db82c55b"> 8748</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD_WIDTH                    16u</span></div>
<div class="line"><a name="l08749"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga02381516a53489d75889603b0d029ac4"> 8749</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICLR_GIWD_SHIFT))&amp;PORT_GICLR_GIWD_MASK)</span></div>
<div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;<span class="comment">/* GICHR Bit Fields */</span></div>
<div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gadcc573b80e3e9504c7d8c5aac4f4fab5"> 8751</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad3cdf92174c94b3d889060001a578ebd"> 8752</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE_SHIFT                    0u</span></div>
<div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab8d6adcca1f81cdc195a39d57b6e97d1"> 8753</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE_WIDTH                    16u</span></div>
<div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga8fc5abce3538c37c9006bacf26c55e10"> 8754</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICHR_GIWE_SHIFT))&amp;PORT_GICHR_GIWE_MASK)</span></div>
<div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9ea34f6a5d4c5ce9959880db532f579c"> 8755</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l08756"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabfd379bd48408fe775daa892bdcb5363"> 8756</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD_SHIFT                    16u</span></div>
<div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad8cb7d9db8e1053c886df3ac403335e2"> 8757</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD_WIDTH                    16u</span></div>
<div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad75b8d4d4795c9d97146bd1ab569cf8f"> 8758</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICHR_GIWD_SHIFT))&amp;PORT_GICHR_GIWD_MASK)</span></div>
<div class="line"><a name="l08759"></a><span class="lineno"> 8759</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div>
<div class="line"><a name="l08760"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabb5d188f3dfe38f0d8bbb870e81fb7e3"> 8760</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga678f290447622562272513d57eb2bf78"> 8761</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0u</span></div>
<div class="line"><a name="l08762"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga30ef5dbf4536bd49cfb4f43deae82beb"> 8762</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_WIDTH                      32u</span></div>
<div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0cef94247261ca16ebf25b6f432f1344"> 8763</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div>
<div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;<span class="comment">/* DFER Bit Fields */</span></div>
<div class="line"><a name="l08765"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga450c760a693b115dc630c8a5edb628df"> 8765</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l08766"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7bcd0509509d5a2865efab49eef02c56"> 8766</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_SHIFT                      0u</span></div>
<div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5bddfe8e4e7f89b257512342d47720f3"> 8767</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_WIDTH                      32u</span></div>
<div class="line"><a name="l08768"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacfcb713492555bf46eb37c6739ef836e"> 8768</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFER_DFE_SHIFT))&amp;PORT_DFER_DFE_MASK)</span></div>
<div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="comment">/* DFCR Bit Fields */</span></div>
<div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gadc66969dfb648b725cd30df406f7a2f9"> 8770</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_MASK                        0x1u</span></div>
<div class="line"><a name="l08771"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac739bd97cc0b19198e8daa335c984500"> 8771</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_SHIFT                       0u</span></div>
<div class="line"><a name="l08772"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaeb68f91ab9835cf47668727b726c345d"> 8772</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_WIDTH                       1u</span></div>
<div class="line"><a name="l08773"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga6cb0db2261cd51ffef7464eaa9603256"> 8773</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFCR_CS_SHIFT))&amp;PORT_DFCR_CS_MASK)</span></div>
<div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;<span class="comment">/* DFWR Bit Fields */</span></div>
<div class="line"><a name="l08775"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaf2f0bbe1dea504156dce840fdcb94b74"> 8775</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_MASK                      0x1Fu</span></div>
<div class="line"><a name="l08776"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9045bd83bc548178d057bf4916c8fe08"> 8776</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_SHIFT                     0u</span></div>
<div class="line"><a name="l08777"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab5fc904c96a7100386132ffe18e34b63"> 8777</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_WIDTH                     5u</span></div>
<div class="line"><a name="l08778"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad657e805a001c463d29fc307ecd4103e"> 8778</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFWR_FILT_SHIFT))&amp;PORT_DFWR_FILT_MASK)</span></div>
<div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div>
<div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;</div>
<div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160; <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;</div>
<div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;</div>
<div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="comment">   -- RCM Peripheral Access Layer</span></div>
<div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;</div>
<div class="line"><a name="l08803"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html"> 8803</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08804"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#ab7c35534225a1aae1c9121a1964fc40a"> 8804</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_c_m___type.html#ab7c35534225a1aae1c9121a1964fc40a">VERID</a>;                             </div>
<div class="line"><a name="l08805"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#aecf4c04595fd544b547ded0e511a568c"> 8805</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_c_m___type.html#aecf4c04595fd544b547ded0e511a568c">PARAM</a>;                             </div>
<div class="line"><a name="l08806"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a71658dd65c131b6aff26b6196a359dd5"> 8806</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_c_m___type.html#a71658dd65c131b6aff26b6196a359dd5">SRS</a>;                               </div>
<div class="line"><a name="l08807"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a08203fde726a54b74b04ac5aa584441b"> 8807</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_m___type.html#a08203fde726a54b74b04ac5aa584441b">RPC</a>;                               </div>
<div class="line"><a name="l08808"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b"> 8808</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l08809"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#aec3ade4f343dbe131f826f4934bad943"> 8809</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_m___type.html#aec3ade4f343dbe131f826f4934bad943">SSRS</a>;                              </div>
<div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a3e604730608bb6e033186020fa65893d"> 8810</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_m___type.html#a3e604730608bb6e033186020fa65893d">SRIE</a>;                              </div>
<div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;} <a class="code" href="struct_r_c_m___type.html">RCM_Type</a>, *<a class="code" href="group___r_c_m___peripheral___access___layer.html#gac95728e1838541dba02817daa27f147a">RCM_MemMapPtr</a>;</div>
<div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;</div>
<div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga6eae2aa57fc4559b723de5dc0fa178a0"> 8814</a></span>&#160;<span class="preprocessor">#define RCM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;</div>
<div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;</div>
<div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08819"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga0f155ee1b03b8a20749da74c4f19d34d"> 8819</a></span>&#160;<span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div>
<div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;</div>
<div class="line"><a name="l08821"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaa5c5e6af3b266654facbd52caa0b8874"> 8821</a></span>&#160;<span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div>
<div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;</div>
<div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaf3db57eb66e9dc48fcac7ebf4e6884c6"> 8823</a></span>&#160;<span class="preprocessor">#define RCM_BASE_ADDRS                           { RCM_BASE }</span></div>
<div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;</div>
<div class="line"><a name="l08825"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gad8549fec4a09b0b485983beadfc3a5fb"> 8825</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM }</span></div>
<div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;</div>
<div class="line"><a name="l08827"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga49e64394e9b0ee05655559107c51d31a"> 8827</a></span>&#160;<span class="preprocessor">#define RCM_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;</div>
<div class="line"><a name="l08829"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaaa2bd8af2ec02b73b56e09b80e619844"> 8829</a></span>&#160;<span class="preprocessor">#define RCM_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;</div>
<div class="line"><a name="l08831"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga26ae066628c022cc4fb5e791d9b29242"> 8831</a></span>&#160;<span class="preprocessor">#define RCM_IRQS                                 { RCM_IRQn }</span></div>
<div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;</div>
<div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;<span class="comment">   -- RCM Register Masks</span></div>
<div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;</div>
<div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l08843"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga65fc9eacc0eb23549808cc7c958359c7"> 8843</a></span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l08844"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga501e30e016a6d077013b532719aa0fd0"> 8844</a></span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE_SHIFT                  0u</span></div>
<div class="line"><a name="l08845"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9eec186ac2cb628d8b65c681f51543ec"> 8845</a></span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE_WIDTH                  16u</span></div>
<div class="line"><a name="l08846"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga66c2f2d78242c08c6305e08d9a360c21"> 8846</a></span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_VERID_FEATURE_SHIFT))&amp;RCM_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6065fb39e80c50593f256b5c7554937f"> 8847</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR_MASK                     0xFF0000u</span></div>
<div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1ee00bff9d5db0257a6ae5205f5f1039"> 8848</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR_SHIFT                    16u</span></div>
<div class="line"><a name="l08849"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac11b6e07f58064fe8d9926d3c4e4c0e0"> 8849</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR_WIDTH                    8u</span></div>
<div class="line"><a name="l08850"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7b5f13f6e288b7a190087ec2b3ecc657"> 8850</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_VERID_MINOR_SHIFT))&amp;RCM_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l08851"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad83e86adec27d90701bc788669bd033f"> 8851</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR_MASK                     0xFF000000u</span></div>
<div class="line"><a name="l08852"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa3bcb582023598538015baae45393a8b"> 8852</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR_SHIFT                    24u</span></div>
<div class="line"><a name="l08853"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa3f22a3fe7e80e0d5a0a76e92b499b29"> 8853</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR_WIDTH                    8u</span></div>
<div class="line"><a name="l08854"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf5c2fe1f9f5fc102585c5cbc1557edd4"> 8854</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_VERID_MAJOR_SHIFT))&amp;RCM_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l08856"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5b2da455acb20ded860147829f07f254"> 8856</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP_MASK                   0x1u</span></div>
<div class="line"><a name="l08857"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9968f328397555a2aa11cd67d124ab1c"> 8857</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP_SHIFT                  0u</span></div>
<div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga78dfd3ec0df8baab5a8b364f4331b0dd"> 8858</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP_WIDTH                  1u</span></div>
<div class="line"><a name="l08859"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac147895ec706f06c445629c06d0cae96"> 8859</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EWAKEUP_SHIFT))&amp;RCM_PARAM_EWAKEUP_MASK)</span></div>
<div class="line"><a name="l08860"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga67d602962ddddee012ca2ba8df4f23c9"> 8860</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD_MASK                      0x2u</span></div>
<div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae15ce33348e2913439309d9a217b03ac"> 8861</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD_SHIFT                     1u</span></div>
<div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabad464cd220b01cf35f7fe8290f9b02e"> 8862</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD_WIDTH                     1u</span></div>
<div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6f8ff5ddbdb7bf7e224a53a37e4f4117"> 8863</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELVD_SHIFT))&amp;RCM_PARAM_ELVD_MASK)</span></div>
<div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabc274be1d94e7b96ea7570e859382791"> 8864</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC_MASK                      0x4u</span></div>
<div class="line"><a name="l08865"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3e32f3b2754922ef0356cc938b8a6932"> 8865</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC_SHIFT                     2u</span></div>
<div class="line"><a name="l08866"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6f8863e70df5907e4d551c5f199d2e45"> 8866</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC_WIDTH                     1u</span></div>
<div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8c432a4f489c1a8b46dc660c7283d632"> 8867</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELOC_SHIFT))&amp;RCM_PARAM_ELOC_MASK)</span></div>
<div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga683ceab02e4dc2a3d7131edc30037dc0"> 8868</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL_MASK                      0x8u</span></div>
<div class="line"><a name="l08869"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa9d45f7917dfd9099f6bfca221edad5c"> 8869</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL_SHIFT                     3u</span></div>
<div class="line"><a name="l08870"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaad7ba69c4119b670b0e71f0887389136"> 8870</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL_WIDTH                     1u</span></div>
<div class="line"><a name="l08871"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1b4eba5b2f8bbbd5228e992486ce32a8"> 8871</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELOL_SHIFT))&amp;RCM_PARAM_ELOL_MASK)</span></div>
<div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga999d4d625f3a5d510997b77e04d78fc4"> 8872</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECMU_LOC_MASK                  (0x10U)</span></div>
<div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga141eb337b575e0895526c74fdf419e41"> 8873</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECMU_LOC_SHIFT                 (4U)</span></div>
<div class="line"><a name="l08874"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaae6a8237ca0b087fd21bcae3cfb5574d"> 8874</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECMU_LOC_WIDTH                 (1U)</span></div>
<div class="line"><a name="l08875"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabb389781b4d9bf167a475b5501633864"> 8875</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECMU_LOC(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; RCM_PARAM_ECMU_LOC_SHIFT)) &amp; RCM_PARAM_ECMU_LOC_MASK)</span></div>
<div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gacae44fbf6a2bf8cf538e92f5555b279d"> 8876</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG_MASK                     0x20u</span></div>
<div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3cd6a1275be7be61cc6dc3c434f1ffeb"> 8877</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG_SHIFT                    5u</span></div>
<div class="line"><a name="l08878"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga487e56e0bfca1c61d3a8dfb21f7c2bd3"> 8878</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG_WIDTH                    1u</span></div>
<div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5c99712b69602e0b970d3f2eff4b53ef"> 8879</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EWDOG_SHIFT))&amp;RCM_PARAM_EWDOG_MASK)</span></div>
<div class="line"><a name="l08880"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae45d56dc67e4b2b3b15109879ee1bbf3"> 8880</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN_MASK                      0x40u</span></div>
<div class="line"><a name="l08881"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad329a6bcbec0ea9bfa23404a064163fb"> 8881</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN_SHIFT                     6u</span></div>
<div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7fcf11965b1f553334a0c4171acce1bc"> 8882</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN_WIDTH                     1u</span></div>
<div class="line"><a name="l08883"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae931d81b85427e44e217934bc14b5436"> 8883</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EPIN_SHIFT))&amp;RCM_PARAM_EPIN_MASK)</span></div>
<div class="line"><a name="l08884"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga74912d002320244cc4bf552376d2c6d5"> 8884</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR_MASK                      0x80u</span></div>
<div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabe8e12759f98930f73dfb3a01bf7cfc2"> 8885</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR_SHIFT                     7u</span></div>
<div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga450ec14fec6063b74d63eb0db68b5b48"> 8886</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR_WIDTH                     1u</span></div>
<div class="line"><a name="l08887"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9a20c6e9a8a998240a16710a0ae64b37"> 8887</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EPOR_SHIFT))&amp;RCM_PARAM_EPOR_MASK)</span></div>
<div class="line"><a name="l08888"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2b5a8f53d462645e3dd3279f1a2c08b9"> 8888</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG_MASK                     0x100u</span></div>
<div class="line"><a name="l08889"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5e4c561ebf642cf84e67c825c0fffdb0"> 8889</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG_SHIFT                    8u</span></div>
<div class="line"><a name="l08890"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3707ca4c1d58e328732984a6372a5cfa"> 8890</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG_WIDTH                    1u</span></div>
<div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac90921298349f756274eade47beee309"> 8891</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EJTAG_SHIFT))&amp;RCM_PARAM_EJTAG_MASK)</span></div>
<div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab8573acea0e4a84f403ce9ed538b9df7"> 8892</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP_MASK                   0x200u</span></div>
<div class="line"><a name="l08893"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9413faca9c402af142cebd965411b4f4"> 8893</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP_SHIFT                  9u</span></div>
<div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3885647c054c870336b06cc9daba01b1"> 8894</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP_WIDTH                  1u</span></div>
<div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa667dbc26a4206bd5003d2d9a5a4474c"> 8895</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELOCKUP_SHIFT))&amp;RCM_PARAM_ELOCKUP_MASK)</span></div>
<div class="line"><a name="l08896"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga59800562bc0bcbe528895682e46ef7d3"> 8896</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW_MASK                       0x400u</span></div>
<div class="line"><a name="l08897"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4e74ef4d8568c545b5be7e2507ed9622"> 8897</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW_SHIFT                      10u</span></div>
<div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga28eb9ec9b1876ac3d13f029084f3e6e1"> 8898</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW_WIDTH                      1u</span></div>
<div class="line"><a name="l08899"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac6f3c45c276538dcdb8aa5260f9935ca"> 8899</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ESW_SHIFT))&amp;RCM_PARAM_ESW_MASK)</span></div>
<div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7b3c12639a456d63ac06f6edb8f0aaaa"> 8900</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP_MASK                   0x800u</span></div>
<div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga89fc2858af738baa66d667f0b74ba336"> 8901</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP_SHIFT                  11u</span></div>
<div class="line"><a name="l08902"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga376f22ec0f1f844161b494e936c2085a"> 8902</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP_WIDTH                  1u</span></div>
<div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabad74d86fa1b0a8ab8be16cd10c8e3a6"> 8903</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EMDM_AP_SHIFT))&amp;RCM_PARAM_EMDM_AP_MASK)</span></div>
<div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9e695c0f5fc17eae9e9eb6abf0fb9d22"> 8904</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR_MASK                  0x2000u</span></div>
<div class="line"><a name="l08905"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac5b91de57afe8a0fef1874a122d5fb6c"> 8905</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR_SHIFT                 13u</span></div>
<div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa22ebbb077e00465c7db8a302c522fff"> 8906</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR_WIDTH                 1u</span></div>
<div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga36d9da4d67c6a8f94c9c1b6cfc1ff807"> 8907</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ESACKERR_SHIFT))&amp;RCM_PARAM_ESACKERR_MASK)</span></div>
<div class="line"><a name="l08908"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga93d1cfbd900cdee9508139f94544a986"> 8908</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER_MASK                   0x8000u</span></div>
<div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9ac2b53d4ba63bd43451804518da55bb"> 8909</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER_SHIFT                  15u</span></div>
<div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga444a940cefa90ac1452113d5e34c9c20"> 8910</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER_WIDTH                  1u</span></div>
<div class="line"><a name="l08911"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaec382edefadcffe12f30139859d92c36"> 8911</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ETAMPER_SHIFT))&amp;RCM_PARAM_ETAMPER_MASK)</span></div>
<div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae90b75d1193682e04e1e7d492df0f9d4"> 8912</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1_MASK                    0x10000u</span></div>
<div class="line"><a name="l08913"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga06238baa560626892a6f37385b930227"> 8913</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1_SHIFT                   16u</span></div>
<div class="line"><a name="l08914"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga30d3282f57578bf38c5a779c737915d3"> 8914</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1_WIDTH                   1u</span></div>
<div class="line"><a name="l08915"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6a884fd66fbc74f18e58ab3280f0f2fe"> 8915</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ECORE1_SHIFT))&amp;RCM_PARAM_ECORE1_MASK)</span></div>
<div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;<span class="comment">/* SRS Bit Fields */</span></div>
<div class="line"><a name="l08917"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaedada04c869cb4d7bf8e26771ce0759a"> 8917</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LVD_MASK                         0x2u</span></div>
<div class="line"><a name="l08918"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga30cc5953160dc6b1b087db2671cdce46"> 8918</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LVD_SHIFT                        1u</span></div>
<div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6eaff02bc70cd224d0de16c129404afd"> 8919</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LVD_WIDTH                        1u</span></div>
<div class="line"><a name="l08920"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga40bace7aa9d2a96aca6db7e565092520"> 8920</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LVD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LVD_SHIFT))&amp;RCM_SRS_LVD_MASK)</span></div>
<div class="line"><a name="l08921"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac0cf1fc70824ec47088212bd6a9c2da2"> 8921</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOC_MASK                         0x4u</span></div>
<div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabc9908f10613edede0f7bf6d1aa77a50"> 8922</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOC_SHIFT                        2u</span></div>
<div class="line"><a name="l08923"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9a8320031fc77db0da2541943ac2295d"> 8923</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOC_WIDTH                        1u</span></div>
<div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabd5bc5fe6c209f752fdd93adcd27655c"> 8924</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LOC_SHIFT))&amp;RCM_SRS_LOC_MASK)</span></div>
<div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf7bef0803de70e6a0b652955aa6d8358"> 8925</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOL_MASK                         0x8u</span></div>
<div class="line"><a name="l08926"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab1095e0f261153cc305b8183d3a2aaad"> 8926</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOL_SHIFT                        3u</span></div>
<div class="line"><a name="l08927"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaca3bda2615baa123cc05fff44a4bc08d"> 8927</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOL_WIDTH                        1u</span></div>
<div class="line"><a name="l08928"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3a928154491f1da52648a9d45f99b13d"> 8928</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LOL_SHIFT))&amp;RCM_SRS_LOL_MASK)</span></div>
<div class="line"><a name="l08929"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga21b5505de550f1a2537000d39758b851"> 8929</a></span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG_MASK                        0x20u</span></div>
<div class="line"><a name="l08930"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae20bd36ed8710f18a5f471b77a459616"> 8930</a></span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG_SHIFT                       5u</span></div>
<div class="line"><a name="l08931"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaaef9a11553b9a74bef6f64496d55e708"> 8931</a></span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG_WIDTH                       1u</span></div>
<div class="line"><a name="l08932"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf2dc4871828e02b63db66dc6889a76f3"> 8932</a></span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_WDOG_SHIFT))&amp;RCM_SRS_WDOG_MASK)</span></div>
<div class="line"><a name="l08933"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga754bc01cfd0001c7b706cca15a5ac1e6"> 8933</a></span>&#160;<span class="preprocessor">#define RCM_SRS_PIN_MASK                         0x40u</span></div>
<div class="line"><a name="l08934"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf0aa254b678407d0b26cdcc26b474a69"> 8934</a></span>&#160;<span class="preprocessor">#define RCM_SRS_PIN_SHIFT                        6u</span></div>
<div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gafea511e42a1fc489dde58abf30064003"> 8935</a></span>&#160;<span class="preprocessor">#define RCM_SRS_PIN_WIDTH                        1u</span></div>
<div class="line"><a name="l08936"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8f72c94be26bd69f988c43a9b8ea0290"> 8936</a></span>&#160;<span class="preprocessor">#define RCM_SRS_PIN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_PIN_SHIFT))&amp;RCM_SRS_PIN_MASK)</span></div>
<div class="line"><a name="l08937"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga73bee8e04d661f27a2c45e1499a0c87e"> 8937</a></span>&#160;<span class="preprocessor">#define RCM_SRS_POR_MASK                         0x80u</span></div>
<div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga50ee8172c6f896533d5f4c9564d8cf0b"> 8938</a></span>&#160;<span class="preprocessor">#define RCM_SRS_POR_SHIFT                        7u</span></div>
<div class="line"><a name="l08939"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaaf0ea2225050dca2d32d399b5fd2a113"> 8939</a></span>&#160;<span class="preprocessor">#define RCM_SRS_POR_WIDTH                        1u</span></div>
<div class="line"><a name="l08940"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6ff3afe8e1e2f283d5a004f81b8359a8"> 8940</a></span>&#160;<span class="preprocessor">#define RCM_SRS_POR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_POR_SHIFT))&amp;RCM_SRS_POR_MASK)</span></div>
<div class="line"><a name="l08941"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac287dc1674e5b66a1fef4ff500510a34"> 8941</a></span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG_MASK                        0x100u</span></div>
<div class="line"><a name="l08942"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad38e987d9a1879b6f57acd2a515e6418"> 8942</a></span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG_SHIFT                       8u</span></div>
<div class="line"><a name="l08943"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4598b1f31251f4a06e4420cdb1c1e850"> 8943</a></span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG_WIDTH                       1u</span></div>
<div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac9f8aaa14583bdbb0d5966481a850245"> 8944</a></span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_JTAG_SHIFT))&amp;RCM_SRS_JTAG_MASK)</span></div>
<div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga63344e7b21670b7e3815e4f774e5d0f6"> 8945</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP_MASK                      0x200u</span></div>
<div class="line"><a name="l08946"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga16fdf0aeb72513a2d02180bebc21f208"> 8946</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP_SHIFT                     9u</span></div>
<div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga67ce9838a27c898b95536a09a1ed1d45"> 8947</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP_WIDTH                     1u</span></div>
<div class="line"><a name="l08948"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga714c8c454e0c1987e149be2845ac2ba2"> 8948</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LOCKUP_SHIFT))&amp;RCM_SRS_LOCKUP_MASK)</span></div>
<div class="line"><a name="l08949"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga679430ddb0cbce9e58dbd46729e8e97f"> 8949</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SW_MASK                          0x400u</span></div>
<div class="line"><a name="l08950"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaca596a383d78e2b969994a9756b045b5"> 8950</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SW_SHIFT                         10u</span></div>
<div class="line"><a name="l08951"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaff50d3a402a0480a5625345525e8fcad"> 8951</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SW_WIDTH                         1u</span></div>
<div class="line"><a name="l08952"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa5ffcff1883e3a17a71abada6429a801"> 8952</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SW(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_SW_SHIFT))&amp;RCM_SRS_SW_MASK)</span></div>
<div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga25599761bc8de4488c5e5d38a3e25c32"> 8953</a></span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP_MASK                      0x800u</span></div>
<div class="line"><a name="l08954"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gafec364724b3c3ec14e5c291cbd263312"> 8954</a></span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP_SHIFT                     11u</span></div>
<div class="line"><a name="l08955"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7400668a2452af48297392af6e3dde38"> 8955</a></span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP_WIDTH                     1u</span></div>
<div class="line"><a name="l08956"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gafac66016073940541012794bafd49f79"> 8956</a></span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_MDM_AP_SHIFT))&amp;RCM_SRS_MDM_AP_MASK)</span></div>
<div class="line"><a name="l08957"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7bf6d04117890ec832693cc1d3404fa2"> 8957</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR_MASK                     0x2000u</span></div>
<div class="line"><a name="l08958"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga299ec188fea2efb56acb76cc3860aef4"> 8958</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR_SHIFT                    13u</span></div>
<div class="line"><a name="l08959"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac984eaba51c0a26447da969ce8370964"> 8959</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR_WIDTH                    1u</span></div>
<div class="line"><a name="l08960"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gafd2e852acde2c9446bdea051c29c2988"> 8960</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_SACKERR_SHIFT))&amp;RCM_SRS_SACKERR_MASK)</span></div>
<div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="comment">/* RPC Bit Fields */</span></div>
<div class="line"><a name="l08962"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf6cebc10faa9ccf82045f9b7c59b2af3"> 8962</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW_MASK                   0x3u</span></div>
<div class="line"><a name="l08963"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad2a5f1e416068923c0e9d7e46d4cb54e"> 8963</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW_SHIFT                  0u</span></div>
<div class="line"><a name="l08964"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7b8e554587b1b26fddb87e313ff1398e"> 8964</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW_WIDTH                  2u</span></div>
<div class="line"><a name="l08965"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga11dadd854c2b06e9ebd8e873fe4f3a60"> 8965</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_RPC_RSTFLTSRW_SHIFT))&amp;RCM_RPC_RSTFLTSRW_MASK)</span></div>
<div class="line"><a name="l08966"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga17ef4e0006a42dbd3e1a37d58c4b807b"> 8966</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS_MASK                    0x4u</span></div>
<div class="line"><a name="l08967"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1f8240d1cb12f2084024e9137d6f8254"> 8967</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS_SHIFT                   2u</span></div>
<div class="line"><a name="l08968"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9bf50471a03a849b0c3099937fd15795"> 8968</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS_WIDTH                   1u</span></div>
<div class="line"><a name="l08969"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga453df0084b8dd0c4af3a2eb7d73e7c3d"> 8969</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_RPC_RSTFLTSS_SHIFT))&amp;RCM_RPC_RSTFLTSS_MASK)</span></div>
<div class="line"><a name="l08970"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga78badc56e569bb79d52e30f6511bbfaf"> 8970</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL_MASK                   0x1F00u</span></div>
<div class="line"><a name="l08971"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga82d2af2b567676ae0abdfe697e942a4e"> 8971</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL_SHIFT                  8u</span></div>
<div class="line"><a name="l08972"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga916a5c85535c9a5b956626ba44b218df"> 8972</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL_WIDTH                  5u</span></div>
<div class="line"><a name="l08973"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga97fb9492f25b267dac8b35ed448ce21e"> 8973</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_RPC_RSTFLTSEL_SHIFT))&amp;RCM_RPC_RSTFLTSEL_MASK)</span></div>
<div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;<span class="comment">/* SSRS Bit Fields */</span></div>
<div class="line"><a name="l08975"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga83b9404b018bfd5a13f4558c7e3e6c02"> 8975</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD_MASK                       0x2u</span></div>
<div class="line"><a name="l08976"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8f0328464a4a97eec3e9a74bb01d254e"> 8976</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD_SHIFT                      1u</span></div>
<div class="line"><a name="l08977"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga971e591922671ab8edc375f7a7330fac"> 8977</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD_WIDTH                      1u</span></div>
<div class="line"><a name="l08978"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad63cc4d2dde7212b49d4f4e564b40925"> 8978</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLVD_SHIFT))&amp;RCM_SSRS_SLVD_MASK)</span></div>
<div class="line"><a name="l08979"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga783d2a81281d228f7c0ee877b244216d"> 8979</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC_MASK                       0x4u</span></div>
<div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gacbcec8bfe47a08dbc538bb578f292d8d"> 8980</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC_SHIFT                      2u</span></div>
<div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga31f22887f5020b1ba546e481ec0ba725"> 8981</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC_WIDTH                      1u</span></div>
<div class="line"><a name="l08982"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga52525ef5918a5fbc9c1179dfaac8f999"> 8982</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLOC_SHIFT))&amp;RCM_SSRS_SLOC_MASK)</span></div>
<div class="line"><a name="l08983"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6e1c14ea383c2d0595bb7d9b75c360ef"> 8983</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL_MASK                       0x8u</span></div>
<div class="line"><a name="l08984"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga053ddc04db77e1db7535a94fdb9abc3e"> 8984</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL_SHIFT                      3u</span></div>
<div class="line"><a name="l08985"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gadc740e981f7dad709c15b5ac30d4fa1c"> 8985</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL_WIDTH                      1u</span></div>
<div class="line"><a name="l08986"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad71ce01bf1d9a0290ce7a6b1c04ee617"> 8986</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLOL_SHIFT))&amp;RCM_SSRS_SLOL_MASK)</span></div>
<div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad09b3d661b55891a4db3f1479bf69af6"> 8987</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG_MASK                      0x20u</span></div>
<div class="line"><a name="l08988"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1fc48516da93cb2792e4eb0f0bc47ca3"> 8988</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG_SHIFT                     5u</span></div>
<div class="line"><a name="l08989"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac550f4ce034eb0aa548f76c71e1351b4"> 8989</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG_WIDTH                     1u</span></div>
<div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac1a5c054f1a87188d159141e52bad34b"> 8990</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SWDOG_SHIFT))&amp;RCM_SSRS_SWDOG_MASK)</span></div>
<div class="line"><a name="l08991"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3f9300f792dd9c970e0eb06873664713"> 8991</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN_MASK                       0x40u</span></div>
<div class="line"><a name="l08992"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac7125d7bc856dc3a282cda9f5ab083ca"> 8992</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN_SHIFT                      6u</span></div>
<div class="line"><a name="l08993"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga043fd3072c44112eeb91b9b217d3c113"> 8993</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN_WIDTH                      1u</span></div>
<div class="line"><a name="l08994"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab09d81723b98be69a3e8d8d999721ca3"> 8994</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SPIN_SHIFT))&amp;RCM_SSRS_SPIN_MASK)</span></div>
<div class="line"><a name="l08995"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2f59296b17e0c93c0ba97b0dae77d9b5"> 8995</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR_MASK                       0x80u</span></div>
<div class="line"><a name="l08996"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0dcb4f04e73b07f9845cf37516febe2c"> 8996</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR_SHIFT                      7u</span></div>
<div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga75ecd2a78b5995701be3bacb660b7803"> 8997</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR_WIDTH                      1u</span></div>
<div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8962d30a32fa684926db303509b054fa"> 8998</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SPOR_SHIFT))&amp;RCM_SSRS_SPOR_MASK)</span></div>
<div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3b9dd0f142d0d34ba4c02cfbe1d86660"> 8999</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG_MASK                      0x100u</span></div>
<div class="line"><a name="l09000"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6dfea68a0efc4924e9dcfeba987c649d"> 9000</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG_SHIFT                     8u</span></div>
<div class="line"><a name="l09001"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3f8faec5f2e4d3fa6dc41ae33373bcd7"> 9001</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG_WIDTH                     1u</span></div>
<div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga05cc54c0f6ff91ba70a8597a9c5e4439"> 9002</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SJTAG_SHIFT))&amp;RCM_SSRS_SJTAG_MASK)</span></div>
<div class="line"><a name="l09003"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3489440309e37358a2e99f755c9cccad"> 9003</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP_MASK                    0x200u</span></div>
<div class="line"><a name="l09004"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae238cbf6a542f78a04875834185a49a0"> 9004</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP_SHIFT                   9u</span></div>
<div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaba192f946ac60d1f8d4ac82c161a7cb0"> 9005</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP_WIDTH                   1u</span></div>
<div class="line"><a name="l09006"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7788c9b6128920a5a1a6f060aec2c38f"> 9006</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLOCKUP_SHIFT))&amp;RCM_SSRS_SLOCKUP_MASK)</span></div>
<div class="line"><a name="l09007"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2ee9c94bed83af37166a168f068548c5"> 9007</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW_MASK                        0x400u</span></div>
<div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3aca03b2c87946f688762524b9aebca9"> 9008</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW_SHIFT                       10u</span></div>
<div class="line"><a name="l09009"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae59ab8b160f056914f78b3927cc9d343"> 9009</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW_WIDTH                       1u</span></div>
<div class="line"><a name="l09010"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac9e1b3d3f6ddbf7c543954812eb3bce6"> 9010</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SSW_SHIFT))&amp;RCM_SSRS_SSW_MASK)</span></div>
<div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab9a061272e5c08d0cb7fecbf5741e2e1"> 9011</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP_MASK                    0x800u</span></div>
<div class="line"><a name="l09012"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad22937a329361b34bfe723bd585844a8"> 9012</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP_SHIFT                   11u</span></div>
<div class="line"><a name="l09013"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga530f95d0d336b9b5c415ee3561b5b971"> 9013</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP_WIDTH                   1u</span></div>
<div class="line"><a name="l09014"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae4786f84f0df3f41ae7d723766a8ebe9"> 9014</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SMDM_AP_SHIFT))&amp;RCM_SSRS_SMDM_AP_MASK)</span></div>
<div class="line"><a name="l09015"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf25050c214a03fd780ffa870bc211efa"> 9015</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR_MASK                   0x2000u</span></div>
<div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5ed940259e80c9e72e74330162f447f1"> 9016</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR_SHIFT                  13u</span></div>
<div class="line"><a name="l09017"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf16bff87ec3533141320f946ffeb23bd"> 9017</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR_WIDTH                  1u</span></div>
<div class="line"><a name="l09018"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0465f93220cc828aa3d4cca1a48b5402"> 9018</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SSACKERR_SHIFT))&amp;RCM_SSRS_SSACKERR_MASK)</span></div>
<div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;<span class="comment">/* SRIE Bit Fields */</span></div>
<div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga362eea50bd0481099f6c4c2999f26edc"> 9020</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY_MASK                      0x3u</span></div>
<div class="line"><a name="l09021"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga12cbabbe30b7c3e6ee312b34a29dc032"> 9021</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY_SHIFT                     0u</span></div>
<div class="line"><a name="l09022"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga87c60e487e5e30da3d44b842820540a7"> 9022</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY_WIDTH                     2u</span></div>
<div class="line"><a name="l09023"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa07ea12c20d6bd559867083ef90cc588"> 9023</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_DELAY_SHIFT))&amp;RCM_SRIE_DELAY_MASK)</span></div>
<div class="line"><a name="l09024"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gafce8f0dd2ea68cfa6682ec995d0f0c2c"> 9024</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC_MASK                        0x4u</span></div>
<div class="line"><a name="l09025"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gadb74a15dc644da7ef16e6a5ee0c76dfb"> 9025</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC_SHIFT                       2u</span></div>
<div class="line"><a name="l09026"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga09968b3352cdb892c5bb0d67702d9b8d"> 9026</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC_WIDTH                       1u</span></div>
<div class="line"><a name="l09027"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga35362b09432775aa84f24274f62dc3ba"> 9027</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_LOC_SHIFT))&amp;RCM_SRIE_LOC_MASK)</span></div>
<div class="line"><a name="l09028"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga061b3693ea10342fcfb5c390c7f37ff4"> 9028</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL_MASK                        0x8u</span></div>
<div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga657bef53a9e956ff8fe345a043fbbeea"> 9029</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL_SHIFT                       3u</span></div>
<div class="line"><a name="l09030"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gace8669a2b7ea18aab7398a06db6af812"> 9030</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL_WIDTH                       1u</span></div>
<div class="line"><a name="l09031"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9747801c60b094b46647fd4f42bfa8d4"> 9031</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_LOL_SHIFT))&amp;RCM_SRIE_LOL_MASK)</span></div>
<div class="line"><a name="l09032"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga39a98a7fb47954ba81752a7ad0f9cfba"> 9032</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG_MASK                       0x20u</span></div>
<div class="line"><a name="l09033"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga86096494b52d871c2e759fa8626a4c21"> 9033</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG_SHIFT                      5u</span></div>
<div class="line"><a name="l09034"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf9ee76cd55eda50f98eb60617fc516a4"> 9034</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG_WIDTH                      1u</span></div>
<div class="line"><a name="l09035"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1dbd8b4bbb4cb1beccab4c40439e1b6e"> 9035</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_WDOG_SHIFT))&amp;RCM_SRIE_WDOG_MASK)</span></div>
<div class="line"><a name="l09036"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaff9a3d4cd7e274fa1c21f78a5f4b8fa0"> 9036</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN_MASK                        0x40u</span></div>
<div class="line"><a name="l09037"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6a8d20deecf14d5c51b1d2d2e3b5d961"> 9037</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN_SHIFT                       6u</span></div>
<div class="line"><a name="l09038"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaba736138d2b44ce1f4118f566c9ac8d3"> 9038</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN_WIDTH                       1u</span></div>
<div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga21f224f9d1296663b9ed033821a9ff48"> 9039</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_PIN_SHIFT))&amp;RCM_SRIE_PIN_MASK)</span></div>
<div class="line"><a name="l09040"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga05ede51c767f767c686832c49140f579"> 9040</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE_MASK                        0x80u</span></div>
<div class="line"><a name="l09041"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4e7dda46899cb10846ca7407afb20669"> 9041</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE_SHIFT                       7u</span></div>
<div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9aa16dd73b3ec27742db16ca159cb9ac"> 9042</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE_WIDTH                       1u</span></div>
<div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0e2fc06b873f8919a7551a107a7811e9"> 9043</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_GIE_SHIFT))&amp;RCM_SRIE_GIE_MASK)</span></div>
<div class="line"><a name="l09044"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga34b81c0781b780dbb12e8da827d8ad62"> 9044</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG_MASK                       0x100u</span></div>
<div class="line"><a name="l09045"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae32de8d0b3a9c2e0e9eb287f1f3a29c1"> 9045</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG_SHIFT                      8u</span></div>
<div class="line"><a name="l09046"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga09b676ced633d3ccd60356ed4566fdf0"> 9046</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG_WIDTH                      1u</span></div>
<div class="line"><a name="l09047"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga552f064b5d106ee015344948f5a13084"> 9047</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_JTAG_SHIFT))&amp;RCM_SRIE_JTAG_MASK)</span></div>
<div class="line"><a name="l09048"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf18b631780b260e142af05a5817064a9"> 9048</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP_MASK                     0x200u</span></div>
<div class="line"><a name="l09049"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab96f6432a2287c573aefcd9e034d4799"> 9049</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP_SHIFT                    9u</span></div>
<div class="line"><a name="l09050"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga42a9b9fa3876cff20c957502b724b52a"> 9050</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP_WIDTH                    1u</span></div>
<div class="line"><a name="l09051"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac6b9170e721ecb5b3e140e20e27f2d65"> 9051</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_LOCKUP_SHIFT))&amp;RCM_SRIE_LOCKUP_MASK)</span></div>
<div class="line"><a name="l09052"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6dfadc003cf447956be30b95b4516c2f"> 9052</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SW_MASK                         0x400u</span></div>
<div class="line"><a name="l09053"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2fd9f25491318c8062d9f9e37155eb4c"> 9053</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SW_SHIFT                        10u</span></div>
<div class="line"><a name="l09054"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac2c15a55b0c4d94fbf40ed202b87d183"> 9054</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SW_WIDTH                        1u</span></div>
<div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf10fab9de5a8a84dfb9a9999273f1ce3"> 9055</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SW(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_SW_SHIFT))&amp;RCM_SRIE_SW_MASK)</span></div>
<div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac3f047f08afdf6099be81aec65c82a4e"> 9056</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP_MASK                     0x800u</span></div>
<div class="line"><a name="l09057"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2a2386088021c0d3ea7593b6e4722e6b"> 9057</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP_SHIFT                    11u</span></div>
<div class="line"><a name="l09058"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2af32f772b6710a19b41afa44b3467ff"> 9058</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP_WIDTH                    1u</span></div>
<div class="line"><a name="l09059"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga270f069353980450c6d6bf4ea451d05d"> 9059</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_MDM_AP_SHIFT))&amp;RCM_SRIE_MDM_AP_MASK)</span></div>
<div class="line"><a name="l09060"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga289e813fa88d6c061d85a1476392895c"> 9060</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR_MASK                    0x2000u</span></div>
<div class="line"><a name="l09061"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga47064c650152f0f814dab2073b36af64"> 9061</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR_SHIFT                   13u</span></div>
<div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3c17cbe7a3d5c00824084003ce6d688c"> 9062</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR_WIDTH                   1u</span></div>
<div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad052a8019ac3581b18d4243f815db7f9"> 9063</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_SACKERR_SHIFT))&amp;RCM_SRIE_SACKERR_MASK)</span></div>
<div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div>
<div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;</div>
<div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160; <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;</div>
<div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;</div>
<div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div>
<div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;</div>
<div class="line"><a name="l09088"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html"> 9088</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09089"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a3a8b3cb1387d805a5dfe464feadfe289"> 9089</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a3a8b3cb1387d805a5dfe464feadfe289">TSR</a>;                               </div>
<div class="line"><a name="l09090"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a5aa08cc273ca6d0788046799cdcc9a7e"> 9090</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a5aa08cc273ca6d0788046799cdcc9a7e">TPR</a>;                               </div>
<div class="line"><a name="l09091"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a629b710856957655a34fe5f2c9c4839e"> 9091</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a629b710856957655a34fe5f2c9c4839e">TAR</a>;                               </div>
<div class="line"><a name="l09092"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a4231fcc2d2f03e898fe52edec0a8afcd"> 9092</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a4231fcc2d2f03e898fe52edec0a8afcd">TCR</a>;                               </div>
<div class="line"><a name="l09093"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#afa8ba49c3c8db3ed2d7f4312226bad5e"> 9093</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#afa8ba49c3c8db3ed2d7f4312226bad5e">CR</a>;                                </div>
<div class="line"><a name="l09094"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a5741cf0a79a57f81c828b29660b55d35"> 9094</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a5741cf0a79a57f81c828b29660b55d35">SR</a>;                                </div>
<div class="line"><a name="l09095"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#aac81f829db0595e5f259b5473550b9c1"> 9095</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#aac81f829db0595e5f259b5473550b9c1">LR</a>;                                </div>
<div class="line"><a name="l09096"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#aa3398349aaef55ca8c9c83c475aa046a"> 9096</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#aa3398349aaef55ca8c9c83c475aa046a">IER</a>;                               </div>
<div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;} <a class="code" href="struct_r_t_c___type.html">RTC_Type</a>, *<a class="code" href="group___r_t_c___peripheral___access___layer.html#ga3bb3df20a2a1844e7dade1dc50ac3a27">RTC_MemMapPtr</a>;</div>
<div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;</div>
<div class="line"><a name="l09100"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga59bc3b7c784958e872d68e413333cc6b"> 9100</a></span>&#160;<span class="preprocessor">#define RTC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;</div>
<div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;</div>
<div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09105"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga4265e665d56225412e57a61d87417022"> 9105</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div>
<div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;</div>
<div class="line"><a name="l09107"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga5359a088f5d8b20ce74d920e46059304"> 9107</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div>
<div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;</div>
<div class="line"><a name="l09109"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga417e8fb70b5f6eef161b10f664daa363"> 9109</a></span>&#160;<span class="preprocessor">#define RTC_BASE_ADDRS                           { RTC_BASE }</span></div>
<div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;</div>
<div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga426dff8af34f3304d58b5bed5a54e583"> 9111</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC }</span></div>
<div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;</div>
<div class="line"><a name="l09113"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#gadbaffb8e76554daa199504f5cd4a7c29"> 9113</a></span>&#160;<span class="preprocessor">#define RTC_IRQS_ARR_COUNT                       (2u)</span></div>
<div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;</div>
<div class="line"><a name="l09115"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga448eca8435b5cc812349ca208d79fcfb"> 9115</a></span>&#160;<span class="preprocessor">#define RTC_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;</div>
<div class="line"><a name="l09117"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga27a2996b62823cdd6c047957b0bc08fc"> 9117</a></span>&#160;<span class="preprocessor">#define RTC_SECONDS_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;</div>
<div class="line"><a name="l09119"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#gaa24243a5e7ef8be5eeeedde3eaaa366e"> 9119</a></span>&#160;<span class="preprocessor">#define RTC_IRQS                                 { RTC_IRQn }</span></div>
<div class="line"><a name="l09120"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga9d5d6f8bbcb56fa1073bebb9d130faad"> 9120</a></span>&#160;<span class="preprocessor">#define RTC_SECONDS_IRQS                         { RTC_Seconds_IRQn }</span></div>
<div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;</div>
<div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;<span class="comment">   -- RTC Register Masks</span></div>
<div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;</div>
<div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div>
<div class="line"><a name="l09132"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9a0f8842e8262ca176fcf028982153af"> 9132</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l09133"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad0476d1e39a866b5b5ba4728b55e258a"> 9133</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0u</span></div>
<div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa67609294ecc20ab6a4c43108582d12d"> 9134</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_WIDTH                        32u</span></div>
<div class="line"><a name="l09135"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga77fdb2a31f6b8644e3784f5cd65bb52b"> 9135</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div>
<div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div>
<div class="line"><a name="l09137"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2682f687fa561be2f002fc574d48cc79"> 9137</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l09138"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga624a290f73478b3ca2687ac49cc78fb2"> 9138</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0u</span></div>
<div class="line"><a name="l09139"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae80285f31767aa57133f44cba926269e"> 9139</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_WIDTH                        16u</span></div>
<div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa16b7c11dc2683ecd02be0f187100e98"> 9140</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div>
<div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div>
<div class="line"><a name="l09142"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga649a76416ad00079054bd866565dada2"> 9142</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9ec8791d91dc36f0f59a7705988f7278"> 9143</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0u</span></div>
<div class="line"><a name="l09144"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaeec5f15fb524583d43c91f1ebb0ad80c"> 9144</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_WIDTH                        32u</span></div>
<div class="line"><a name="l09145"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga817df24c688f5b9031ce69c919c9337f"> 9145</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div>
<div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l09147"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48a96d1de8db1993bfac3ca9d6bdb227"> 9147</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div>
<div class="line"><a name="l09148"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0d8bc8c79b8010b8ebb94562428713fe"> 9148</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0u</span></div>
<div class="line"><a name="l09149"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab5afb8e002a87dbaeaa7b59f105b2ee7"> 9149</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_WIDTH                        8u</span></div>
<div class="line"><a name="l09150"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae677a99c22f7ba8c9c872446e4d8dc09"> 9150</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div>
<div class="line"><a name="l09151"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8f198d1dbc7427e1dfabdc4e9f53f8e2"> 9151</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div>
<div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4b8c9ecf8ed798b8c0173ce122874c5e"> 9152</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8u</span></div>
<div class="line"><a name="l09153"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga85206d6b394d29314fd543b007e303f5"> 9153</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_WIDTH                        8u</span></div>
<div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa25059e7519bf8e6316b66836be1cb18"> 9154</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div>
<div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga920f92da02ac0a6ae0931645600e2405"> 9155</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div>
<div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6bcbafe57cdb430da5ee6902e0bcb224"> 9156</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16u</span></div>
<div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf3f683105688362e0a678fd0dc8b12b2"> 9157</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_WIDTH                        8u</span></div>
<div class="line"><a name="l09158"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga93b83f72083cd3683e8b75554763bc93"> 9158</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div>
<div class="line"><a name="l09159"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga788e49f72c48b3c98794b49e27337c64"> 9159</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div>
<div class="line"><a name="l09160"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga84c801695fa1e344e7b2c8e6568cb7c8"> 9160</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24u</span></div>
<div class="line"><a name="l09161"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaee53f72776082091392372b5bd0af49e"> 9161</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_WIDTH                        8u</span></div>
<div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga18cbc5e75c4ab9ec5664b35a8afc9c4f"> 9162</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div>
<div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l09164"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga114a670a6ac2782bd777ea33e4395059"> 9164</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div>
<div class="line"><a name="l09165"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac0a88898cc6e1686b54a99e3a6fe759d"> 9165</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0u</span></div>
<div class="line"><a name="l09166"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa35745e3ceb7a2b56236ad1bc5177c79"> 9166</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_WIDTH                         1u</span></div>
<div class="line"><a name="l09167"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2d198cccae29ff15084740562b0b13d4"> 9167</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SWR_SHIFT))&amp;RTC_CR_SWR_MASK)</span></div>
<div class="line"><a name="l09168"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga762afd0d0e0bbc08b631a10c45222797"> 9168</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div>
<div class="line"><a name="l09169"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacf42f5f0dc8f3939de4131b7b63d0dc2"> 9169</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2u</span></div>
<div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga66c8a51bb77508982d82a5314263e05e"> 9170</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_WIDTH                         1u</span></div>
<div class="line"><a name="l09171"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaff355870d44b3a388a070935ce8bcc7d"> 9171</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SUP_SHIFT))&amp;RTC_CR_SUP_MASK)</span></div>
<div class="line"><a name="l09172"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae071fafa245264dd485258198b7fcf8a"> 9172</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div>
<div class="line"><a name="l09173"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga71fb55b262a9f0aac1777b4115a1bfa7"> 9173</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3u</span></div>
<div class="line"><a name="l09174"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab614322a9581094a54740ec36fb08fd2"> 9174</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_WIDTH                          1u</span></div>
<div class="line"><a name="l09175"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac979d98b44f414efc7f4bc89a7b7bb0f"> 9175</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_UM_SHIFT))&amp;RTC_CR_UM_MASK)</span></div>
<div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1c01cb8199c12a3083071330a499954"> 9176</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPS_MASK                          0x20u</span></div>
<div class="line"><a name="l09177"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48f6f9851413dc512b7a7313557308c1"> 9177</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPS_SHIFT                         5u</span></div>
<div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae2b486d3894cbe9efd0d392282ba6d63"> 9178</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPS_WIDTH                         1u</span></div>
<div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga18010021e6e508bc56cda58f67daa93a"> 9179</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CPS_SHIFT))&amp;RTC_CR_CPS_MASK)</span></div>
<div class="line"><a name="l09180"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab21f29dea035f65a9268ed7fd46c2cee"> 9180</a></span>&#160;<span class="preprocessor">#define RTC_CR_LPOS_MASK                         0x80u</span></div>
<div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga5e08b78d4cf64b4c282dea29d20ae083"> 9181</a></span>&#160;<span class="preprocessor">#define RTC_CR_LPOS_SHIFT                        7u</span></div>
<div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1b1ce57f1960187dbbffe01ec458220e"> 9182</a></span>&#160;<span class="preprocessor">#define RTC_CR_LPOS_WIDTH                        1u</span></div>
<div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaca3b7df60f1fe0eae171eae586b2e9c0"> 9183</a></span>&#160;<span class="preprocessor">#define RTC_CR_LPOS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_LPOS_SHIFT))&amp;RTC_CR_LPOS_MASK)</span></div>
<div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4c9ab830040b30f5ebc3e21f357e3d58"> 9184</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div>
<div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c53e02399574c63f5015cef513dddff"> 9185</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9u</span></div>
<div class="line"><a name="l09186"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae6a4f608953a56e4c5b894ae5682747f"> 9186</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_WIDTH                        1u</span></div>
<div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga83b30d0d79c00d387a437e1524cb361a"> 9187</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CLKO_SHIFT))&amp;RTC_CR_CLKO_MASK)</span></div>
<div class="line"><a name="l09188"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga49838daa9b187e5b9587ffff154e6c1f"> 9188</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPE_MASK                          0x1000000u</span></div>
<div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1559e11a50795197d4098f38b969bd82"> 9189</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPE_SHIFT                         24u</span></div>
<div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1487a36c61707cdaa0a44a208176b80"> 9190</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPE_WIDTH                         1u</span></div>
<div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6cb5d0cdd1f1ca6d0e2636452e3f019d"> 9191</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CPE_SHIFT))&amp;RTC_CR_CPE_MASK)</span></div>
<div class="line"><a name="l09192"></a><span class="lineno"> 9192</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1efc73171f80fa079f4d3aec43f2faab"> 9193</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div>
<div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga261718ed362a6c56ad4c0e1c5e624552"> 9194</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0u</span></div>
<div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6724ecee692768ffbae1e37fabd74c54"> 9195</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_WIDTH                         1u</span></div>
<div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9212a488a0fc5518c607c9b90593365c"> 9196</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TIF_SHIFT))&amp;RTC_SR_TIF_MASK)</span></div>
<div class="line"><a name="l09197"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabadca56816c485ca12134cd54a40c010"> 9197</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div>
<div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga209c228a9376a460fa905e67716ebe65"> 9198</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1u</span></div>
<div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaffe43efc8bd966192d2ba30aa61bc440"> 9199</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_WIDTH                         1u</span></div>
<div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9dfae86c7d7202462a33e5e7a098ae93"> 9200</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TOF_SHIFT))&amp;RTC_SR_TOF_MASK)</span></div>
<div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8deec41a2823788375ed7b8b63870868"> 9201</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div>
<div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaaae3f647015906bacdb13124a50d3cfb"> 9202</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2u</span></div>
<div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafee19032b49593fad88e9cd07010bfc9"> 9203</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_WIDTH                         1u</span></div>
<div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga66fdac839b4726cfc2821a9512ee307a"> 9204</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TAF_SHIFT))&amp;RTC_SR_TAF_MASK)</span></div>
<div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabcb29faa7aa3cee888e06e6b08236907"> 9205</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div>
<div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga120f7d25fec9feca0a62b6e79683e3ac"> 9206</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4u</span></div>
<div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafb8ae5fff0e9fd5b0cc769bb5e5c7dd9"> 9207</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_WIDTH                         1u</span></div>
<div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabaee18c95447c414b1f7a0fbe90c1ede"> 9208</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TCE_SHIFT))&amp;RTC_SR_TCE_MASK)</span></div>
<div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;<span class="comment">/* LR Bit Fields */</span></div>
<div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga89f5d0ce94e7eb13bd961774fd440c0b"> 9210</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div>
<div class="line"><a name="l09211"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3f1532cd2a9c7b767e2363ddde7777c4"> 9211</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3u</span></div>
<div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga670eb44c2d60566accef5311073b0b47"> 9212</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_WIDTH                         1u</span></div>
<div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae2789d30646e2d5f7dc8809b0c28f881"> 9213</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_TCL_SHIFT))&amp;RTC_LR_TCL_MASK)</span></div>
<div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga79d7286374cccca93261d4ced777c2e7"> 9214</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div>
<div class="line"><a name="l09215"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga170e66be6136b04cac5df94c81675cc5"> 9215</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4u</span></div>
<div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8e56b4b2f5a36911559312f789975862"> 9216</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_WIDTH                         1u</span></div>
<div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2b9481ec97e00aa2b0ad7c60b351fdae"> 9217</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_CRL_SHIFT))&amp;RTC_LR_CRL_MASK)</span></div>
<div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0681f481e213872418c16d5e012e5603"> 9218</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div>
<div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33823f8e5a5e100db14493426af60d67"> 9219</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5u</span></div>
<div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga86f815537528eaa686687b74f02c6528"> 9220</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_WIDTH                         1u</span></div>
<div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3a2743b753dcaee91b4379d61c04dab4"> 9221</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_SRL_SHIFT))&amp;RTC_LR_SRL_MASK)</span></div>
<div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf57761c6f1eb820b0d6764ae63e7dfcf"> 9222</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div>
<div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga723a045710e5df92a5bf5363e8cea08f"> 9223</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6u</span></div>
<div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga17687af59277ed6f1f01fc707f674c0d"> 9224</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_WIDTH                         1u</span></div>
<div class="line"><a name="l09225"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9590cf69e6b10f790dbc34367c244dec"> 9225</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_LRL_SHIFT))&amp;RTC_LR_LRL_MASK)</span></div>
<div class="line"><a name="l09226"></a><span class="lineno"> 9226</span>&#160;<span class="comment">/* IER Bit Fields */</span></div>
<div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4401cd4dce34a638f75403a2a3701e6d"> 9227</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div>
<div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2938c56e7566549f7434b8f02ad6d478"> 9228</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0u</span></div>
<div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8eb70967d29a96a79fcea54603bb647d"> 9229</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_WIDTH                       1u</span></div>
<div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2b00d20fa888198ccb1c850e71771f6b"> 9230</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TIIE_SHIFT))&amp;RTC_IER_TIIE_MASK)</span></div>
<div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1dfc25308bec00f67925ae796f805d3d"> 9231</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div>
<div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf9355764ec83dde6e2890f391a469856"> 9232</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1u</span></div>
<div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8409a9fc7925a75555a47d9009212a13"> 9233</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_WIDTH                       1u</span></div>
<div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7baa14c5622b7dde3d2b7c04f609023f"> 9234</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TOIE_SHIFT))&amp;RTC_IER_TOIE_MASK)</span></div>
<div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1bcc4df9a637ec5ab4b611391986c06"> 9235</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div>
<div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae15cd7098592da4c3a2c2563879ae5d8"> 9236</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2u</span></div>
<div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1d6750158d3002ecc5ff18964ec5f485"> 9237</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_WIDTH                       1u</span></div>
<div class="line"><a name="l09238"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga58dd4d112b68cd8f4fa1c48a9dc4a074"> 9238</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TAIE_SHIFT))&amp;RTC_IER_TAIE_MASK)</span></div>
<div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga63c8ae5db82845d5bb13907cd0e70cd7"> 9239</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div>
<div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga456ec6fb31112c122b38dcc586d9e75d"> 9240</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4u</span></div>
<div class="line"><a name="l09241"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad74f1c586817bbba5a733ac3b157628c"> 9241</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_WIDTH                       1u</span></div>
<div class="line"><a name="l09242"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf06fca9346eafec484579eb446e0e9e8"> 9242</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TSIE_SHIFT))&amp;RTC_IER_TSIE_MASK)</span></div>
<div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab817914c05d19955d897332a602081b9"> 9243</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIC_MASK                        0x70000u</span></div>
<div class="line"><a name="l09244"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga458d9f6a386d491b037231eb1d5440f8"> 9244</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIC_SHIFT                       16u</span></div>
<div class="line"><a name="l09245"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga76f3544b755f7a12ed30b98e12a9a15c"> 9245</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIC_WIDTH                       3u</span></div>
<div class="line"><a name="l09246"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab0725061f33e60720b3b76fcbe53c205"> 9246</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TSIC_SHIFT))&amp;RTC_IER_TSIC_MASK)</span></div>
<div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div>
<div class="line"><a name="l09251"></a><span class="lineno"> 9251</span>&#160;</div>
<div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160; <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;</div>
<div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;</div>
<div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;<span class="comment">   -- S32_NVIC Peripheral Access Layer</span></div>
<div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;</div>
<div class="line"><a name="l09269"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59"> 9269</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_COUNT                      8u</span></div>
<div class="line"><a name="l09270"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#gac0a2ddb02a0d98c46f97b0979668319a"> 9270</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_COUNT                      8u</span></div>
<div class="line"><a name="l09271"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#gaecc09cb7205d7455861a1d77783c7acc"> 9271</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_COUNT                      8u</span></div>
<div class="line"><a name="l09272"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2799389a071f74c38615c0df0ee49789"> 9272</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_COUNT                      8u</span></div>
<div class="line"><a name="l09273"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga5fe58a79b251c42f1d68a41984160c3c"> 9273</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_COUNT                      8u</span></div>
<div class="line"><a name="l09274"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga599e71609b658c3f5daaf9d05f657f74"> 9274</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_COUNT                        240u</span></div>
<div class="line"><a name="l09275"></a><span class="lineno"> 9275</span>&#160;</div>
<div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html"> 9277</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a37eae0320ae72cb46e6bb54d3f977a6c"> 9278</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">S32_NVIC_ISER_COUNT</a>];         </div>
<div class="line"><a name="l09279"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a56507157148961410a23f617b5af834e"> 9279</a></span>&#160;       uint8_t RESERVED_0[96];</div>
<div class="line"><a name="l09280"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a16755b602b1568132207628d16f98b67"> 9280</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#gac0a2ddb02a0d98c46f97b0979668319a">S32_NVIC_ICER_COUNT</a>];         </div>
<div class="line"><a name="l09281"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#aa942c5b15c8327512e35ba7955f79a96"> 9281</a></span>&#160;       uint8_t RESERVED_1[96];</div>
<div class="line"><a name="l09282"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#ae64e093169325fabee65fa0d0823c12c"> 9282</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#gaecc09cb7205d7455861a1d77783c7acc">S32_NVIC_ISPR_COUNT</a>];         </div>
<div class="line"><a name="l09283"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#aa0fb3983a01ec9a424c171bf5be61d51"> 9283</a></span>&#160;       uint8_t RESERVED_2[96];</div>
<div class="line"><a name="l09284"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#aaa1a3e5051e3585ee8e08d0a10c039c1"> 9284</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2799389a071f74c38615c0df0ee49789">S32_NVIC_ICPR_COUNT</a>];         </div>
<div class="line"><a name="l09285"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#abc023d6043eed0ce1c7283beb0771243"> 9285</a></span>&#160;       uint8_t RESERVED_3[96];</div>
<div class="line"><a name="l09286"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a08101f9e5d6b6e500c2f92d603c83fae"> 9286</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga5fe58a79b251c42f1d68a41984160c3c">S32_NVIC_IABR_COUNT</a>];         </div>
<div class="line"><a name="l09287"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a87c002d9bf02b2d26fcae492006dcac1"> 9287</a></span>&#160;       uint8_t RESERVED_4[224];</div>
<div class="line"><a name="l09288"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a5dd7d931434d9c92ad663fdddf1fc527"> 9288</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IP[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga599e71609b658c3f5daaf9d05f657f74">S32_NVIC_IP_COUNT</a>];              </div>
<div class="line"><a name="l09289"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#ac5be6a0a21e7e34633dcd2ef046aa6b6"> 9289</a></span>&#160;       uint8_t RESERVED_5[2576];</div>
<div class="line"><a name="l09290"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a5ffced4614a9cf98b65bc2b04e336c46"> 9290</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s32___n_v_i_c___type.html#a5ffced4614a9cf98b65bc2b04e336c46">STIR</a>;                              </div>
<div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;} <a class="code" href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a>, *<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#gabf2b9c5491194c9f7b346812702ce6af">S32_NVIC_MemMapPtr</a>;</div>
<div class="line"><a name="l09292"></a><span class="lineno"> 9292</span>&#160;</div>
<div class="line"><a name="l09294"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9aab253c47ba49c16d76306651b19583"> 9294</a></span>&#160;<span class="preprocessor">#define S32_NVIC_INSTANCE_COUNT                  (1u)</span></div>
<div class="line"><a name="l09295"></a><span class="lineno"> 9295</span>&#160;</div>
<div class="line"><a name="l09296"></a><span class="lineno"> 9296</span>&#160;</div>
<div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;<span class="comment">/* S32_NVIC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09299"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga01abf57fcec0f32e96ef8b426fb5b315"> 9299</a></span>&#160;<span class="preprocessor">#define S32_NVIC_BASE                            (0xE000E100u)</span></div>
<div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;</div>
<div class="line"><a name="l09301"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9c8a78ea2c926e9a7b833b06d04234de"> 9301</a></span>&#160;<span class="preprocessor">#define S32_NVIC                                 ((S32_NVIC_Type *)S32_NVIC_BASE)</span></div>
<div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;</div>
<div class="line"><a name="l09303"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga796b918bb9f531c9349c3beee7d9b09e"> 9303</a></span>&#160;<span class="preprocessor">#define S32_NVIC_BASE_ADDRS                      { S32_NVIC_BASE }</span></div>
<div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;</div>
<div class="line"><a name="l09305"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga8436caedc89af3f6f34ea09d8768c131"> 9305</a></span>&#160;<span class="preprocessor">#define S32_NVIC_BASE_PTRS                       { S32_NVIC }</span></div>
<div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;</div>
<div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga00f8e31eb7f1b7510a6d03bad3ba9847"> 9307</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IRQS_ARR_COUNT                  (1u)</span></div>
<div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;</div>
<div class="line"><a name="l09309"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#gaa4a18ce1ffd170f092084a1d5580bbfe"> 9309</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IRQS_CH_COUNT                   (1u)</span></div>
<div class="line"><a name="l09310"></a><span class="lineno"> 9310</span>&#160;</div>
<div class="line"><a name="l09311"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2aa8e99ba34ec5a43ec51df3e4895ee3"> 9311</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IRQS                            { SWI_IRQn }</span></div>
<div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;</div>
<div class="line"><a name="l09313"></a><span class="lineno"> 9313</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;<span class="comment">   -- S32_NVIC Register Masks</span></div>
<div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09316"></a><span class="lineno"> 9316</span>&#160;</div>
<div class="line"><a name="l09322"></a><span class="lineno"> 9322</span>&#160;<span class="comment">/* ISER Bit Fields */</span></div>
<div class="line"><a name="l09323"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga23902ae252caa496dbe2ec4b4e596977"> 9323</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l09324"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga44ea49a229fee65fb3b571241de46eea"> 9324</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA_SHIFT               0u</span></div>
<div class="line"><a name="l09325"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga83abf719be7bdd4340c9f01dab08fae3"> 9325</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA_WIDTH               32u</span></div>
<div class="line"><a name="l09326"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad24e93646127411fb5fa7fae2db7c484"> 9326</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ISER_SETENA_SHIFT))&amp;S32_NVIC_ISER_SETENA_MASK)</span></div>
<div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;<span class="comment">/* ICER Bit Fields */</span></div>
<div class="line"><a name="l09328"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa0f34d3456aaea89596fbea09cb841e0"> 9328</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l09329"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac375b25ef43d9e12beda75d1760893f3"> 9329</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA_SHIFT               0u</span></div>
<div class="line"><a name="l09330"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7f92f5f465e5c67b8c8c882d9d7cec30"> 9330</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA_WIDTH               32u</span></div>
<div class="line"><a name="l09331"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae4729853dacabb4be9e21af1845d82c0"> 9331</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ICER_CLRENA_SHIFT))&amp;S32_NVIC_ICER_CLRENA_MASK)</span></div>
<div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160;<span class="comment">/* ISPR Bit Fields */</span></div>
<div class="line"><a name="l09333"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8feea12ef79dc9af81125921921c8eea"> 9333</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l09334"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaefbac48e6c82f5876b6e7a48610dbcb3"> 9334</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND_SHIFT              0u</span></div>
<div class="line"><a name="l09335"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadb2bcc3aa2097ee1b5849692b32ff497"> 9335</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND_WIDTH              32u</span></div>
<div class="line"><a name="l09336"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga146212cee63d214053794d02034cfdc7"> 9336</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ISPR_SETPEND_SHIFT))&amp;S32_NVIC_ISPR_SETPEND_MASK)</span></div>
<div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;<span class="comment">/* ICPR Bit Fields */</span></div>
<div class="line"><a name="l09338"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga96c3cda53c01c2bf89b7db1789439fef"> 9338</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l09339"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0159613ea49d2275083deb65269660b7"> 9339</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND_SHIFT              0u</span></div>
<div class="line"><a name="l09340"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga69f1843f5f66ad2014bdbd8cad461d7a"> 9340</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND_WIDTH              32u</span></div>
<div class="line"><a name="l09341"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7457ba84a1768173d2e14772afb86177"> 9341</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ICPR_CLRPEND_SHIFT))&amp;S32_NVIC_ICPR_CLRPEND_MASK)</span></div>
<div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;<span class="comment">/* IABR Bit Fields */</span></div>
<div class="line"><a name="l09343"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa30c0127ea562700ca487f2759add2bb"> 9343</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_ACTIVE_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l09344"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2f066d624b96822c112c19eee217dde1"> 9344</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_ACTIVE_SHIFT               0u</span></div>
<div class="line"><a name="l09345"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga914d01a185db7e9cb07f9cd77919a4aa"> 9345</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_ACTIVE_WIDTH               32u</span></div>
<div class="line"><a name="l09346"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabbcf1cbded7b93d6c4784e973beae120"> 9346</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_ACTIVE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_IABR_ACTIVE_SHIFT))&amp;S32_NVIC_IABR_ACTIVE_MASK)</span></div>
<div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;<span class="comment">/* IP Bit Fields */</span></div>
<div class="line"><a name="l09348"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab12bf7a95dff95377efaa7c61ad9e6de"> 9348</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI0_MASK                    0xFFu</span></div>
<div class="line"><a name="l09349"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga337fa0d7390c0c78c8249e9653694ea5"> 9349</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI0_SHIFT                   0u</span></div>
<div class="line"><a name="l09350"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1f12432bac1353c9f1289ac5444c4eee"> 9350</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI0_WIDTH                   8u</span></div>
<div class="line"><a name="l09351"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga98a8a46e4db4138adf37f4cd6c255b60"> 9351</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI0(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI0_SHIFT))&amp;S32_NVIC_IP_PRI0_MASK)</span></div>
<div class="line"><a name="l09352"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaac8f3c49db2057804ba02997b3048cec"> 9352</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI1_MASK                    0xFFu</span></div>
<div class="line"><a name="l09353"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa5c050dadd6dcee3a3b8a78eab89d7ac"> 9353</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI1_SHIFT                   0u</span></div>
<div class="line"><a name="l09354"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad6dd758a134160a497e09f8590a01841"> 9354</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI1_WIDTH                   8u</span></div>
<div class="line"><a name="l09355"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5aa1d673cb31b8159bc689422ddb0751"> 9355</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI1(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI1_SHIFT))&amp;S32_NVIC_IP_PRI1_MASK)</span></div>
<div class="line"><a name="l09356"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga13da94a5802a36ade9c6852a8fb010f7"> 9356</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI2_MASK                    0xFFu</span></div>
<div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab1d8c3da834d7b274ee3a4be7f442c6c"> 9357</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI2_SHIFT                   0u</span></div>
<div class="line"><a name="l09358"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8056fab7c78e688517e671b3daa68b55"> 9358</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI2_WIDTH                   8u</span></div>
<div class="line"><a name="l09359"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6fe2da28da9215a4a513f51fd97167df"> 9359</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI2(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI2_SHIFT))&amp;S32_NVIC_IP_PRI2_MASK)</span></div>
<div class="line"><a name="l09360"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga87994fc9af27118076cf0421aa898080"> 9360</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI3_MASK                    0xFFu</span></div>
<div class="line"><a name="l09361"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab75ac2ab90b9b21df0e4231ab424a80f"> 9361</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI3_SHIFT                   0u</span></div>
<div class="line"><a name="l09362"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga31bcf069d4edd8c5177f4b5b8fa65c01"> 9362</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI3_WIDTH                   8u</span></div>
<div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga089a8a407956e2185ff7d4bb0178e1fe"> 9363</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI3(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI3_SHIFT))&amp;S32_NVIC_IP_PRI3_MASK)</span></div>
<div class="line"><a name="l09364"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d11092dc0a5b3e12dd26bacf8cf1199"> 9364</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI4_MASK                    0xFFu</span></div>
<div class="line"><a name="l09365"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga12bb7509c7811fed7b831dd633fcf9b7"> 9365</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI4_SHIFT                   0u</span></div>
<div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabcb5438d97c47ed56da2f9b2c7591f5f"> 9366</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI4_WIDTH                   8u</span></div>
<div class="line"><a name="l09367"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2450ff87302aa599fad7922824053f1e"> 9367</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI4(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI4_SHIFT))&amp;S32_NVIC_IP_PRI4_MASK)</span></div>
<div class="line"><a name="l09368"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf5f2c93fdd73b93106908bc6fcda51b1"> 9368</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI5_MASK                    0xFFu</span></div>
<div class="line"><a name="l09369"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1435d994fd5d827c7a085fed619be570"> 9369</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI5_SHIFT                   0u</span></div>
<div class="line"><a name="l09370"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaeda38b1cad5e6939bdf08dc5ce48145a"> 9370</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI5_WIDTH                   8u</span></div>
<div class="line"><a name="l09371"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga25c9d9f359e0d331ae0b52061b003bb5"> 9371</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI5(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI5_SHIFT))&amp;S32_NVIC_IP_PRI5_MASK)</span></div>
<div class="line"><a name="l09372"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacc9514e71f9f86698ba8c9b506dfb596"> 9372</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI6_MASK                    0xFFu</span></div>
<div class="line"><a name="l09373"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabb3aea937c6f4786f54198bc947e5e32"> 9373</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI6_SHIFT                   0u</span></div>
<div class="line"><a name="l09374"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0d38d433c1a75ef388e4e0f08c005061"> 9374</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI6_WIDTH                   8u</span></div>
<div class="line"><a name="l09375"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa3cde2844741438c8d70f64e519244ca"> 9375</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI6(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI6_SHIFT))&amp;S32_NVIC_IP_PRI6_MASK)</span></div>
<div class="line"><a name="l09376"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d0d7532afbabe7297c44fe0f5003bc1"> 9376</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI7_MASK                    0xFFu</span></div>
<div class="line"><a name="l09377"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf71285917e60cdc6f9455b73b7c4e2da"> 9377</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI7_SHIFT                   0u</span></div>
<div class="line"><a name="l09378"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf4af02770a79f408cc385a8817db8904"> 9378</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI7_WIDTH                   8u</span></div>
<div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa033c2895f6e5cdbb0cfbab8f948f77f"> 9379</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI7(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI7_SHIFT))&amp;S32_NVIC_IP_PRI7_MASK)</span></div>
<div class="line"><a name="l09380"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga76a50c69988c13857a4ce9ba183aec5b"> 9380</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI8_MASK                    0xFFu</span></div>
<div class="line"><a name="l09381"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4915d709d3c0bf742d803bfaa5c8aa8f"> 9381</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI8_SHIFT                   0u</span></div>
<div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8efdd0bf2172eed118cf04eb0b049102"> 9382</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI8_WIDTH                   8u</span></div>
<div class="line"><a name="l09383"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga64ffcef07e80c3a56613cc40a1689e1e"> 9383</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI8(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI8_SHIFT))&amp;S32_NVIC_IP_PRI8_MASK)</span></div>
<div class="line"><a name="l09384"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaa9dec9b2a1b6e8bb1abc3e3c2b1af44"> 9384</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI9_MASK                    0xFFu</span></div>
<div class="line"><a name="l09385"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2f64b8a5a88489f3dbb13793258be9bc"> 9385</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI9_SHIFT                   0u</span></div>
<div class="line"><a name="l09386"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga898c6d12be79f5333600634c68998a27"> 9386</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI9_WIDTH                   8u</span></div>
<div class="line"><a name="l09387"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaf0ab8350a36ccc9330860b786747c97"> 9387</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI9(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI9_SHIFT))&amp;S32_NVIC_IP_PRI9_MASK)</span></div>
<div class="line"><a name="l09388"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaac1b99fb933311f401b5079a806fa082"> 9388</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI10_MASK                   0xFFu</span></div>
<div class="line"><a name="l09389"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6787e05ec3da876920dd692cf4da0c20"> 9389</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI10_SHIFT                  0u</span></div>
<div class="line"><a name="l09390"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaea1a08ef8e456585ed29c3888630bc4c"> 9390</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI10_WIDTH                  8u</span></div>
<div class="line"><a name="l09391"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79ba92ce6f41bdd7579973655c917047"> 9391</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI10(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI10_SHIFT))&amp;S32_NVIC_IP_PRI10_MASK)</span></div>
<div class="line"><a name="l09392"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafc028ce452290952c2ecc7cf0625f2cf"> 9392</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI11_MASK                   0xFFu</span></div>
<div class="line"><a name="l09393"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab951bf8ddfff93e76dd402640e012304"> 9393</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI11_SHIFT                  0u</span></div>
<div class="line"><a name="l09394"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga81bf2169adaa63e678eda78507eab17d"> 9394</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI11_WIDTH                  8u</span></div>
<div class="line"><a name="l09395"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae3d7d36050ea431790031743f71ddf20"> 9395</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI11(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI11_SHIFT))&amp;S32_NVIC_IP_PRI11_MASK)</span></div>
<div class="line"><a name="l09396"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga94c1cba50458011343812fc4df98cd7f"> 9396</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI12_MASK                   0xFFu</span></div>
<div class="line"><a name="l09397"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6c31631e1075735d36fbb4d29e1c8105"> 9397</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI12_SHIFT                  0u</span></div>
<div class="line"><a name="l09398"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1461d671422b801e6e4ff43694ff4376"> 9398</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI12_WIDTH                  8u</span></div>
<div class="line"><a name="l09399"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1bc937c43e307b0d54ec12cd1b00cc92"> 9399</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI12(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI12_SHIFT))&amp;S32_NVIC_IP_PRI12_MASK)</span></div>
<div class="line"><a name="l09400"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3793948509db599dd745413fa5464855"> 9400</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI13_MASK                   0xFFu</span></div>
<div class="line"><a name="l09401"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga95c4f7c358cdc2de9f349406d4dea03c"> 9401</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI13_SHIFT                  0u</span></div>
<div class="line"><a name="l09402"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab0e8e8ad923b4dad7806691d7026412f"> 9402</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI13_WIDTH                  8u</span></div>
<div class="line"><a name="l09403"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0d509a701b5b64aa374f27692c9ead8d"> 9403</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI13(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI13_SHIFT))&amp;S32_NVIC_IP_PRI13_MASK)</span></div>
<div class="line"><a name="l09404"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab6cc9ba2026568e4298ff92a90c7ab68"> 9404</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI14_MASK                   0xFFu</span></div>
<div class="line"><a name="l09405"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0c5f9d6d9bc108ea45507d987b7042a1"> 9405</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI14_SHIFT                  0u</span></div>
<div class="line"><a name="l09406"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadcebad4a1b1b74a0e1eccd8e6775a2ce"> 9406</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI14_WIDTH                  8u</span></div>
<div class="line"><a name="l09407"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga00fcecb054e31545a69cd75844f9ba7e"> 9407</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI14(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI14_SHIFT))&amp;S32_NVIC_IP_PRI14_MASK)</span></div>
<div class="line"><a name="l09408"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga094105f7d18f651da832a0d39e8b1fd0"> 9408</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI15_MASK                   0xFFu</span></div>
<div class="line"><a name="l09409"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga647b8933958fc2d422f2fae23832a2a7"> 9409</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI15_SHIFT                  0u</span></div>
<div class="line"><a name="l09410"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6a90d59d18ab1183b87434acffbaf00a"> 9410</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI15_WIDTH                  8u</span></div>
<div class="line"><a name="l09411"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga364255dade5edb298ae0a2a2e7925e46"> 9411</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI15(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI15_SHIFT))&amp;S32_NVIC_IP_PRI15_MASK)</span></div>
<div class="line"><a name="l09412"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9a843d874fc66800ce38cfcb94b77659"> 9412</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI16_MASK                   0xFFu</span></div>
<div class="line"><a name="l09413"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga12b861f47a69f9929cadba5abc300f0a"> 9413</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI16_SHIFT                  0u</span></div>
<div class="line"><a name="l09414"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf4912840321a652faa991cbd2cffc453"> 9414</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI16_WIDTH                  8u</span></div>
<div class="line"><a name="l09415"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga51d5116d4b7f34500e82ebf3ecee1ae6"> 9415</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI16(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI16_SHIFT))&amp;S32_NVIC_IP_PRI16_MASK)</span></div>
<div class="line"><a name="l09416"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac34ee4070714095ff3860233961ee844"> 9416</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI17_MASK                   0xFFu</span></div>
<div class="line"><a name="l09417"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab7a15148c8acf1a360f7b099d84bd3d2"> 9417</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI17_SHIFT                  0u</span></div>
<div class="line"><a name="l09418"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafafe7f02a3ceeac59b4e930355800962"> 9418</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI17_WIDTH                  8u</span></div>
<div class="line"><a name="l09419"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga20b8beb076d3c9f3dc78dca91acb2ebd"> 9419</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI17(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI17_SHIFT))&amp;S32_NVIC_IP_PRI17_MASK)</span></div>
<div class="line"><a name="l09420"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5e3dc908e473de0b4138e9bc65ec27f1"> 9420</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI18_MASK                   0xFFu</span></div>
<div class="line"><a name="l09421"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga98d72352c3636c19768f3f7136abf36a"> 9421</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI18_SHIFT                  0u</span></div>
<div class="line"><a name="l09422"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf739b4cf14c4924d0c0fa0bd8d995846"> 9422</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI18_WIDTH                  8u</span></div>
<div class="line"><a name="l09423"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga35912bc58e947af075a27b600ea3ed53"> 9423</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI18(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI18_SHIFT))&amp;S32_NVIC_IP_PRI18_MASK)</span></div>
<div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5d56201ddb6cdc4c4a836b575f9f6f08"> 9424</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI19_MASK                   0xFFu</span></div>
<div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga571e4fe5f34bd6b42f0115e37d8630c4"> 9425</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI19_SHIFT                  0u</span></div>
<div class="line"><a name="l09426"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae01b23dd95928b19ef7afdc22b74a22a"> 9426</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI19_WIDTH                  8u</span></div>
<div class="line"><a name="l09427"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8b3caf8edf38d70e499b4351d4636855"> 9427</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI19(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI19_SHIFT))&amp;S32_NVIC_IP_PRI19_MASK)</span></div>
<div class="line"><a name="l09428"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2c615d13f19ddad7f95a56d405f2565d"> 9428</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI20_MASK                   0xFFu</span></div>
<div class="line"><a name="l09429"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7a8bf481bf761c672890926dc4c71525"> 9429</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI20_SHIFT                  0u</span></div>
<div class="line"><a name="l09430"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadafdc16d6255ee21a72fcaa027438a27"> 9430</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI20_WIDTH                  8u</span></div>
<div class="line"><a name="l09431"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9902bb21ad07577fde5b986e1dca5992"> 9431</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI20(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI20_SHIFT))&amp;S32_NVIC_IP_PRI20_MASK)</span></div>
<div class="line"><a name="l09432"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4165b61258165222aa50ee5da0e5c900"> 9432</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI21_MASK                   0xFFu</span></div>
<div class="line"><a name="l09433"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadce3b1cb961b623ba322a206aab72d68"> 9433</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI21_SHIFT                  0u</span></div>
<div class="line"><a name="l09434"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga55d174146f22febf077a5534453fb7dc"> 9434</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI21_WIDTH                  8u</span></div>
<div class="line"><a name="l09435"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga81e011b3b5c6703c1c8b518c7c773aca"> 9435</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI21(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI21_SHIFT))&amp;S32_NVIC_IP_PRI21_MASK)</span></div>
<div class="line"><a name="l09436"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga67326efae16c659096ac63e3e3f914f6"> 9436</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI22_MASK                   0xFFu</span></div>
<div class="line"><a name="l09437"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa08aff2053f24070f82bf407ad9d91a3"> 9437</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI22_SHIFT                  0u</span></div>
<div class="line"><a name="l09438"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7eaa1b04b51b35e1ef1497b67c3f3f2e"> 9438</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI22_WIDTH                  8u</span></div>
<div class="line"><a name="l09439"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga56f0a485cff2fb4f0809f7ce0f22d212"> 9439</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI22(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI22_SHIFT))&amp;S32_NVIC_IP_PRI22_MASK)</span></div>
<div class="line"><a name="l09440"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa470d366a05e2a5bcc200f1e401ba8a2"> 9440</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI23_MASK                   0xFFu</span></div>
<div class="line"><a name="l09441"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacd686c6149e93a1d2447449a3bc4035a"> 9441</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI23_SHIFT                  0u</span></div>
<div class="line"><a name="l09442"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7ea54f8d908a25830c9d0d0f95e73fd0"> 9442</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI23_WIDTH                  8u</span></div>
<div class="line"><a name="l09443"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga211bf70d8011a11c2fdb61d3065b79e1"> 9443</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI23(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI23_SHIFT))&amp;S32_NVIC_IP_PRI23_MASK)</span></div>
<div class="line"><a name="l09444"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaccdfbe8e687bc45580d321b55c7d8f55"> 9444</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI24_MASK                   0xFFu</span></div>
<div class="line"><a name="l09445"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab9395e0fa6e4a1c072e41ff52d250651"> 9445</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI24_SHIFT                  0u</span></div>
<div class="line"><a name="l09446"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1c70389fd989f30b4e7810226ea6e9b0"> 9446</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI24_WIDTH                  8u</span></div>
<div class="line"><a name="l09447"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa65156486ba384cbd0ed52591fd24e57"> 9447</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI24(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI24_SHIFT))&amp;S32_NVIC_IP_PRI24_MASK)</span></div>
<div class="line"><a name="l09448"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga92bc595f042b83a08f4a7ef714e0653a"> 9448</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI25_MASK                   0xFFu</span></div>
<div class="line"><a name="l09449"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga480153ab5a05c4f917773a758fb2ab4a"> 9449</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI25_SHIFT                  0u</span></div>
<div class="line"><a name="l09450"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac6775925dd698f852f9707de61e11d98"> 9450</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI25_WIDTH                  8u</span></div>
<div class="line"><a name="l09451"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga143b84a3714b5b5f462e90d23a2e3d95"> 9451</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI25(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI25_SHIFT))&amp;S32_NVIC_IP_PRI25_MASK)</span></div>
<div class="line"><a name="l09452"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae14e72dd12e82bee20d96b6bc4f6430b"> 9452</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI26_MASK                   0xFFu</span></div>
<div class="line"><a name="l09453"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2332900cbde68350fca1f5634c8e1e54"> 9453</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI26_SHIFT                  0u</span></div>
<div class="line"><a name="l09454"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaecc6e4cd3d091084e43b974f30493e95"> 9454</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI26_WIDTH                  8u</span></div>
<div class="line"><a name="l09455"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad82db4f395a333ee5ef77d9c8c2423a9"> 9455</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI26(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI26_SHIFT))&amp;S32_NVIC_IP_PRI26_MASK)</span></div>
<div class="line"><a name="l09456"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaabf4728a12de214bd73faa41fc4b6770"> 9456</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI27_MASK                   0xFFu</span></div>
<div class="line"><a name="l09457"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9a75e88e5a4d44edd141b8518bc91151"> 9457</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI27_SHIFT                  0u</span></div>
<div class="line"><a name="l09458"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga46e8538ed5cb9e1070aff744837f21f1"> 9458</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI27_WIDTH                  8u</span></div>
<div class="line"><a name="l09459"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6f80072442f0186ddae2bac7c14774a1"> 9459</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI27(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI27_SHIFT))&amp;S32_NVIC_IP_PRI27_MASK)</span></div>
<div class="line"><a name="l09460"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79f5c2951c97d8bdcb4a0f8f303a062c"> 9460</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI28_MASK                   0xFFu</span></div>
<div class="line"><a name="l09461"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8b788dde166fbba0d1db6d56c8d21bbc"> 9461</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI28_SHIFT                  0u</span></div>
<div class="line"><a name="l09462"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga92645d8023275039b0c9dc29fa131302"> 9462</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI28_WIDTH                  8u</span></div>
<div class="line"><a name="l09463"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3b51630b46fa70469e74f10c95feeb4f"> 9463</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI28(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI28_SHIFT))&amp;S32_NVIC_IP_PRI28_MASK)</span></div>
<div class="line"><a name="l09464"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7a978a0bc57e8ed7f825080cf7789330"> 9464</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI29_MASK                   0xFFu</span></div>
<div class="line"><a name="l09465"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5bc82606a07e7752a8c05030574f9466"> 9465</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI29_SHIFT                  0u</span></div>
<div class="line"><a name="l09466"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaffb5b32be71cda7032a951c9ce1da91a"> 9466</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI29_WIDTH                  8u</span></div>
<div class="line"><a name="l09467"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gada09a51a3706d7467478645955bbf16f"> 9467</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI29(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI29_SHIFT))&amp;S32_NVIC_IP_PRI29_MASK)</span></div>
<div class="line"><a name="l09468"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga94e109b065501530cfb7cc6ff8235bd8"> 9468</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI30_MASK                   0xFFu</span></div>
<div class="line"><a name="l09469"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2e4bbe1ca0e1c1530252a05967912083"> 9469</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI30_SHIFT                  0u</span></div>
<div class="line"><a name="l09470"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5e082fbd80d269f0d9aa409c469d3652"> 9470</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI30_WIDTH                  8u</span></div>
<div class="line"><a name="l09471"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga20a818ea23d1eacf1b52d520078d9180"> 9471</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI30(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI30_SHIFT))&amp;S32_NVIC_IP_PRI30_MASK)</span></div>
<div class="line"><a name="l09472"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga55863505105b5b7e6b98c2f73c6c5260"> 9472</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI31_MASK                   0xFFu</span></div>
<div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga29fe5fa90538accaed15d2c9e890a584"> 9473</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI31_SHIFT                  0u</span></div>
<div class="line"><a name="l09474"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacd749f36e100c97be87243226c241abb"> 9474</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI31_WIDTH                  8u</span></div>
<div class="line"><a name="l09475"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8c7faf516acafdf0a0740477a67521a1"> 9475</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI31(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI31_SHIFT))&amp;S32_NVIC_IP_PRI31_MASK)</span></div>
<div class="line"><a name="l09476"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga27b5b9edab95c810bb243df56e1c6861"> 9476</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI32_MASK                   0xFFu</span></div>
<div class="line"><a name="l09477"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacea0e1fc8e9313f60553834a349dc0e7"> 9477</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI32_SHIFT                  0u</span></div>
<div class="line"><a name="l09478"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga34196904eefe41fe1329f5d3b84a1425"> 9478</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI32_WIDTH                  8u</span></div>
<div class="line"><a name="l09479"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3041e5c2f2a3738a73c50a5df4640a48"> 9479</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI32(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI32_SHIFT))&amp;S32_NVIC_IP_PRI32_MASK)</span></div>
<div class="line"><a name="l09480"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf0b1afbf9e7c1e67125dabc001f6d8aa"> 9480</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI33_MASK                   0xFFu</span></div>
<div class="line"><a name="l09481"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa3e2b482c67c65276f5187d9b02f807e"> 9481</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI33_SHIFT                  0u</span></div>
<div class="line"><a name="l09482"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga10dbe8ffb24ccdf4330b1e4c80f2c922"> 9482</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI33_WIDTH                  8u</span></div>
<div class="line"><a name="l09483"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gade7e5c8ddf0309d575d72b0ec21ae185"> 9483</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI33(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI33_SHIFT))&amp;S32_NVIC_IP_PRI33_MASK)</span></div>
<div class="line"><a name="l09484"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8674d7f7b55454c95bc478a37dad554f"> 9484</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI34_MASK                   0xFFu</span></div>
<div class="line"><a name="l09485"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga16d831609ea6bc4d39e306e793b8a2a7"> 9485</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI34_SHIFT                  0u</span></div>
<div class="line"><a name="l09486"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1be41b30d584929aeae414725dedf398"> 9486</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI34_WIDTH                  8u</span></div>
<div class="line"><a name="l09487"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga693bb1f357f61b49f4233119cd3cd3d9"> 9487</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI34(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI34_SHIFT))&amp;S32_NVIC_IP_PRI34_MASK)</span></div>
<div class="line"><a name="l09488"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7bb234c7f4c460977c34adc639d2647b"> 9488</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI35_MASK                   0xFFu</span></div>
<div class="line"><a name="l09489"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9489d86a5bd2e8dc931fc1756f3f3a48"> 9489</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI35_SHIFT                  0u</span></div>
<div class="line"><a name="l09490"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab9af7dd8bcaa25d80f862bdacd344955"> 9490</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI35_WIDTH                  8u</span></div>
<div class="line"><a name="l09491"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0eaca3ee88636941c460b3dad5ff2b51"> 9491</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI35(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI35_SHIFT))&amp;S32_NVIC_IP_PRI35_MASK)</span></div>
<div class="line"><a name="l09492"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabf0243af09732fccdac919ff6c1e3955"> 9492</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI36_MASK                   0xFFu</span></div>
<div class="line"><a name="l09493"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7e6b8d92da38d72287c13e0d0ac1b972"> 9493</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI36_SHIFT                  0u</span></div>
<div class="line"><a name="l09494"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga783356ade55deabfe2722fb7b9df4f88"> 9494</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI36_WIDTH                  8u</span></div>
<div class="line"><a name="l09495"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2ef10f0573ef4cf3e5e015b48ac1f006"> 9495</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI36(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI36_SHIFT))&amp;S32_NVIC_IP_PRI36_MASK)</span></div>
<div class="line"><a name="l09496"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf1eda5888eccece22120f0ed84a1db74"> 9496</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI37_MASK                   0xFFu</span></div>
<div class="line"><a name="l09497"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga164dd7abaa7894b8130a8ad24ec0fb83"> 9497</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI37_SHIFT                  0u</span></div>
<div class="line"><a name="l09498"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaab7cc590f4d0003640a48329864f10aa"> 9498</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI37_WIDTH                  8u</span></div>
<div class="line"><a name="l09499"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga100da764943eb8acdab7a7f203f1918c"> 9499</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI37(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI37_SHIFT))&amp;S32_NVIC_IP_PRI37_MASK)</span></div>
<div class="line"><a name="l09500"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6c8b30aa66448aff09862f1576d4bd63"> 9500</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI38_MASK                   0xFFu</span></div>
<div class="line"><a name="l09501"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga794498bf8f0c953b664fb610a2bd7f47"> 9501</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI38_SHIFT                  0u</span></div>
<div class="line"><a name="l09502"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga73f7796976217e491fdbd358e7b9bfbb"> 9502</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI38_WIDTH                  8u</span></div>
<div class="line"><a name="l09503"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab68b46f5a305b29def6f4cd8783593f8"> 9503</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI38(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI38_SHIFT))&amp;S32_NVIC_IP_PRI38_MASK)</span></div>
<div class="line"><a name="l09504"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacc6cb23affff78202f24b7ed3c8e8499"> 9504</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI39_MASK                   0xFFu</span></div>
<div class="line"><a name="l09505"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae2fdbda31994d20956f6a302c21146bf"> 9505</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI39_SHIFT                  0u</span></div>
<div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab1f5b15f8bf98259e983a027e45b1822"> 9506</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI39_WIDTH                  8u</span></div>
<div class="line"><a name="l09507"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4383900c1f9081557e8f0a9944b9cd7d"> 9507</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI39(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI39_SHIFT))&amp;S32_NVIC_IP_PRI39_MASK)</span></div>
<div class="line"><a name="l09508"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d75fa5c04aebb8f8a5fb3bbd364de02"> 9508</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI40_MASK                   0xFFu</span></div>
<div class="line"><a name="l09509"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8af8e5653544dc54ea1532ea10eefb88"> 9509</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI40_SHIFT                  0u</span></div>
<div class="line"><a name="l09510"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0cde0c495de9f9d6131b12c21ad269e7"> 9510</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI40_WIDTH                  8u</span></div>
<div class="line"><a name="l09511"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac101d72b766b0a774b53719da53dca04"> 9511</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI40(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI40_SHIFT))&amp;S32_NVIC_IP_PRI40_MASK)</span></div>
<div class="line"><a name="l09512"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabe3b7ed84f1e95d11bed8f18cbf31292"> 9512</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI41_MASK                   0xFFu</span></div>
<div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga735f9494cfd7c13e609e007b496a1324"> 9513</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI41_SHIFT                  0u</span></div>
<div class="line"><a name="l09514"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab1299871b355c92a1fc738be646d81f3"> 9514</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI41_WIDTH                  8u</span></div>
<div class="line"><a name="l09515"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad60a2762602412e4d227c574c82dfbd8"> 9515</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI41(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI41_SHIFT))&amp;S32_NVIC_IP_PRI41_MASK)</span></div>
<div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5c40929b895339b3bc074c329b5855f7"> 9516</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI42_MASK                   0xFFu</span></div>
<div class="line"><a name="l09517"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2d9d40fa803d51f45c7864c7908adee0"> 9517</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI42_SHIFT                  0u</span></div>
<div class="line"><a name="l09518"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf3a6fdba526dd129e92a05859191f631"> 9518</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI42_WIDTH                  8u</span></div>
<div class="line"><a name="l09519"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga15ff2704f95a623922408dca6a22aa69"> 9519</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI42(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI42_SHIFT))&amp;S32_NVIC_IP_PRI42_MASK)</span></div>
<div class="line"><a name="l09520"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9aa6f1ac75b7dbf3f6ef18ed97389b4c"> 9520</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI43_MASK                   0xFFu</span></div>
<div class="line"><a name="l09521"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf080d261f9fcda986fe706a38334dfaf"> 9521</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI43_SHIFT                  0u</span></div>
<div class="line"><a name="l09522"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa0ea08db6678c880a1d7c80b32ee5a2d"> 9522</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI43_WIDTH                  8u</span></div>
<div class="line"><a name="l09523"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1dbb68828c5aa725cf3ac88615c53bcb"> 9523</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI43(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI43_SHIFT))&amp;S32_NVIC_IP_PRI43_MASK)</span></div>
<div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab59e4408a6cb55d51db60e9d20131c9d"> 9524</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI44_MASK                   0xFFu</span></div>
<div class="line"><a name="l09525"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3455ec27fba56ff581a42c75c2ee58b1"> 9525</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI44_SHIFT                  0u</span></div>
<div class="line"><a name="l09526"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad90e69b5373b656f124c71dabaef863e"> 9526</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI44_WIDTH                  8u</span></div>
<div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac5b7c62f9212f1874c0c598acb777edb"> 9527</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI44(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI44_SHIFT))&amp;S32_NVIC_IP_PRI44_MASK)</span></div>
<div class="line"><a name="l09528"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabfa85c44782110423f1ba49dd461c2e8"> 9528</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI45_MASK                   0xFFu</span></div>
<div class="line"><a name="l09529"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga996144fdfff479abf5a42f7250cca3c8"> 9529</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI45_SHIFT                  0u</span></div>
<div class="line"><a name="l09530"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga52f67108f155e407c95ff3bfb1c1b715"> 9530</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI45_WIDTH                  8u</span></div>
<div class="line"><a name="l09531"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga21cc9c6375002f901f5f37ab55886e99"> 9531</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI45(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI45_SHIFT))&amp;S32_NVIC_IP_PRI45_MASK)</span></div>
<div class="line"><a name="l09532"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad450a3db4835d8cc66d2cb8fb2c07138"> 9532</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI46_MASK                   0xFFu</span></div>
<div class="line"><a name="l09533"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadf8da049b2936472b262eaf7594a5317"> 9533</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI46_SHIFT                  0u</span></div>
<div class="line"><a name="l09534"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1197b71571cf7944c25d3423549d33a4"> 9534</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI46_WIDTH                  8u</span></div>
<div class="line"><a name="l09535"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga550a3a08882089736e74b01e9c48b560"> 9535</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI46(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI46_SHIFT))&amp;S32_NVIC_IP_PRI46_MASK)</span></div>
<div class="line"><a name="l09536"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae87ad2456486f8d172454a5cf61c0324"> 9536</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI47_MASK                   0xFFu</span></div>
<div class="line"><a name="l09537"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabdac101dd9a575e92f30e4059556e003"> 9537</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI47_SHIFT                  0u</span></div>
<div class="line"><a name="l09538"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga231ad4654fb6e44c0909a7b7a8610859"> 9538</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI47_WIDTH                  8u</span></div>
<div class="line"><a name="l09539"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaed3d4198c37b10da9a6f78e80fb6cdd1"> 9539</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI47(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI47_SHIFT))&amp;S32_NVIC_IP_PRI47_MASK)</span></div>
<div class="line"><a name="l09540"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab901908dffbb18ed237b5aab7029306d"> 9540</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI48_MASK                   0xFFu</span></div>
<div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga04e9e85a1866af9186143c4ebad210b0"> 9541</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI48_SHIFT                  0u</span></div>
<div class="line"><a name="l09542"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadf83700fe661c790a25fb062fe0b8011"> 9542</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI48_WIDTH                  8u</span></div>
<div class="line"><a name="l09543"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga930842cc4e2a6723a376b42eaed77112"> 9543</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI48(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI48_SHIFT))&amp;S32_NVIC_IP_PRI48_MASK)</span></div>
<div class="line"><a name="l09544"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf80abe9fd4216013eff854c819a644ba"> 9544</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI49_MASK                   0xFFu</span></div>
<div class="line"><a name="l09545"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaf839a98486b92ff9c93144681afb8f7"> 9545</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI49_SHIFT                  0u</span></div>
<div class="line"><a name="l09546"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0212622e424d5ae5d1de29f4d84565d2"> 9546</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI49_WIDTH                  8u</span></div>
<div class="line"><a name="l09547"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga370dc9cb955c46f0d07c4c6092c7e462"> 9547</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI49(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI49_SHIFT))&amp;S32_NVIC_IP_PRI49_MASK)</span></div>
<div class="line"><a name="l09548"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad9ce1d8091f2248745ab7c33f1f53b82"> 9548</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI50_MASK                   0xFFu</span></div>
<div class="line"><a name="l09549"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga39d1f9e4ca4ceeefdeb6ef977f70b929"> 9549</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI50_SHIFT                  0u</span></div>
<div class="line"><a name="l09550"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga138d0d49623a3eb8ee4f8e7bd43d4c34"> 9550</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI50_WIDTH                  8u</span></div>
<div class="line"><a name="l09551"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3ddf283f84f73ef015dffa368f213a43"> 9551</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI50(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI50_SHIFT))&amp;S32_NVIC_IP_PRI50_MASK)</span></div>
<div class="line"><a name="l09552"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa46e743abcc5f14a982d2988d6c724ef"> 9552</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI51_MASK                   0xFFu</span></div>
<div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae60a70f65cbe7ba9c9911814727ec2f4"> 9553</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI51_SHIFT                  0u</span></div>
<div class="line"><a name="l09554"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga47641489a24b0b13d9f8bad72b3a0550"> 9554</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI51_WIDTH                  8u</span></div>
<div class="line"><a name="l09555"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8a0599bda710bc9338168ac951858d23"> 9555</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI51(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI51_SHIFT))&amp;S32_NVIC_IP_PRI51_MASK)</span></div>
<div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae1983a80e5a1fa875e4671751547bd67"> 9556</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI52_MASK                   0xFFu</span></div>
<div class="line"><a name="l09557"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaff4efa0b8989481d0e2e3e717ef18dec"> 9557</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI52_SHIFT                  0u</span></div>
<div class="line"><a name="l09558"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9b5682750da1d944f5c26ccb86103639"> 9558</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI52_WIDTH                  8u</span></div>
<div class="line"><a name="l09559"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2e8663a1f5b89e33e424e56f446110a6"> 9559</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI52(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI52_SHIFT))&amp;S32_NVIC_IP_PRI52_MASK)</span></div>
<div class="line"><a name="l09560"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga410a39a119539027266bba62adc70342"> 9560</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI53_MASK                   0xFFu</span></div>
<div class="line"><a name="l09561"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1a2148ad8445579e47af6890c0a6fa51"> 9561</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI53_SHIFT                  0u</span></div>
<div class="line"><a name="l09562"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga65b59162764f4dcb8b691dd288f62dec"> 9562</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI53_WIDTH                  8u</span></div>
<div class="line"><a name="l09563"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7965e1a4cb3f0dbb16595a258ce82ae9"> 9563</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI53(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI53_SHIFT))&amp;S32_NVIC_IP_PRI53_MASK)</span></div>
<div class="line"><a name="l09564"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5c974b8c710c5f91f399a0bbeabe5f5b"> 9564</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI54_MASK                   0xFFu</span></div>
<div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad076fc1f633b891d1f8beb4c269dbba1"> 9565</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI54_SHIFT                  0u</span></div>
<div class="line"><a name="l09566"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga36e44ceab138f1fed87763524524a27c"> 9566</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI54_WIDTH                  8u</span></div>
<div class="line"><a name="l09567"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaecfda891db4a5c4e30afff1c06a781ac"> 9567</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI54(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI54_SHIFT))&amp;S32_NVIC_IP_PRI54_MASK)</span></div>
<div class="line"><a name="l09568"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab7456a04241e13d0bd7f0d4ab7900598"> 9568</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI55_MASK                   0xFFu</span></div>
<div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5788b668e7ba81cb49da9a397f40b12d"> 9569</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI55_SHIFT                  0u</span></div>
<div class="line"><a name="l09570"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa2988c7750185c682247f4aecb018b24"> 9570</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI55_WIDTH                  8u</span></div>
<div class="line"><a name="l09571"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac89328ba64b127bf5dd370bb4b2ed785"> 9571</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI55(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI55_SHIFT))&amp;S32_NVIC_IP_PRI55_MASK)</span></div>
<div class="line"><a name="l09572"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3ff98bae8115058fd2a169e53a944f7d"> 9572</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI56_MASK                   0xFFu</span></div>
<div class="line"><a name="l09573"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac4b123f70b004bcc220a16c6d8d33a30"> 9573</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI56_SHIFT                  0u</span></div>
<div class="line"><a name="l09574"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad7401538aeb260321723e4e088b7adff"> 9574</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI56_WIDTH                  8u</span></div>
<div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7e2b520077051dac0080b4726a8a1e0b"> 9575</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI56(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI56_SHIFT))&amp;S32_NVIC_IP_PRI56_MASK)</span></div>
<div class="line"><a name="l09576"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2b7df8bd7110242242b9ef2ed1f809c4"> 9576</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI57_MASK                   0xFFu</span></div>
<div class="line"><a name="l09577"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga25a97b1fc704f076ec45c38e203aac26"> 9577</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI57_SHIFT                  0u</span></div>
<div class="line"><a name="l09578"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadec6d78dda6f4f22d1d91c0639c75d01"> 9578</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI57_WIDTH                  8u</span></div>
<div class="line"><a name="l09579"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae3617159559f673afc5e95b8b1987f25"> 9579</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI57(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI57_SHIFT))&amp;S32_NVIC_IP_PRI57_MASK)</span></div>
<div class="line"><a name="l09580"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6f4cece69e1e5422bd20a8f1ec1efe91"> 9580</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI58_MASK                   0xFFu</span></div>
<div class="line"><a name="l09581"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2e84e40a83f6c467ec10f3fe30755627"> 9581</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI58_SHIFT                  0u</span></div>
<div class="line"><a name="l09582"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga754c8a3382dccec7a16274bf9adfc708"> 9582</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI58_WIDTH                  8u</span></div>
<div class="line"><a name="l09583"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5c7d1259cd4723e858e016e29ac76bde"> 9583</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI58(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI58_SHIFT))&amp;S32_NVIC_IP_PRI58_MASK)</span></div>
<div class="line"><a name="l09584"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2ec4c222813d3db9ed66b093971f44af"> 9584</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI59_MASK                   0xFFu</span></div>
<div class="line"><a name="l09585"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacd0cd712668e0a4c2572bd3bdc987455"> 9585</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI59_SHIFT                  0u</span></div>
<div class="line"><a name="l09586"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9bbbf74711f43ce5acde6f3f7a65b93f"> 9586</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI59_WIDTH                  8u</span></div>
<div class="line"><a name="l09587"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3b6f33e4780dc42ef4869a851eebcd24"> 9587</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI59(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI59_SHIFT))&amp;S32_NVIC_IP_PRI59_MASK)</span></div>
<div class="line"><a name="l09588"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaffcafc0a76143b984b85d513e15bc20c"> 9588</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI60_MASK                   0xFFu</span></div>
<div class="line"><a name="l09589"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8095187fd219c37912ba827cf2c69210"> 9589</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI60_SHIFT                  0u</span></div>
<div class="line"><a name="l09590"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7b4d77274d3e4945332f1ec5e4e464dd"> 9590</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI60_WIDTH                  8u</span></div>
<div class="line"><a name="l09591"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7e552ce6bbeb0164ad7c33133e5584c4"> 9591</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI60(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI60_SHIFT))&amp;S32_NVIC_IP_PRI60_MASK)</span></div>
<div class="line"><a name="l09592"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9977c4acb308ba2807d7baf5136728c2"> 9592</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI61_MASK                   0xFFu</span></div>
<div class="line"><a name="l09593"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga73fccfd795e2f075abf8e44cb6de56c5"> 9593</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI61_SHIFT                  0u</span></div>
<div class="line"><a name="l09594"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5ff040155765b0e766d72de4d7b1fda4"> 9594</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI61_WIDTH                  8u</span></div>
<div class="line"><a name="l09595"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac493ff89150d0ced6efa046ee13581b4"> 9595</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI61(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI61_SHIFT))&amp;S32_NVIC_IP_PRI61_MASK)</span></div>
<div class="line"><a name="l09596"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7dfd009a51af5e4b48cc6076a69e6438"> 9596</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI62_MASK                   0xFFu</span></div>
<div class="line"><a name="l09597"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga566093bd0ce615c58721d9171983e8c0"> 9597</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI62_SHIFT                  0u</span></div>
<div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4ac41fe46cb24ea26fcf62eb1849816a"> 9598</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI62_WIDTH                  8u</span></div>
<div class="line"><a name="l09599"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae160f8e62197ab1f29dd8a9516b39ce5"> 9599</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI62(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI62_SHIFT))&amp;S32_NVIC_IP_PRI62_MASK)</span></div>
<div class="line"><a name="l09600"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa8d792f32c6bc474cb295e57771eacbd"> 9600</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI63_MASK                   0xFFu</span></div>
<div class="line"><a name="l09601"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa74c523ea1486912b7f8fd250667d884"> 9601</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI63_SHIFT                  0u</span></div>
<div class="line"><a name="l09602"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa7b68d0ec74b0a9a057b87bc2b29b354"> 9602</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI63_WIDTH                  8u</span></div>
<div class="line"><a name="l09603"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga035c70a9594f45f856f854ab63c8b720"> 9603</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI63(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI63_SHIFT))&amp;S32_NVIC_IP_PRI63_MASK)</span></div>
<div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga313dc956a0f2101dca0b4c56d1810403"> 9604</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI64_MASK                   0xFFu</span></div>
<div class="line"><a name="l09605"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga87a74c5d49772dbd519e70baf6d28e60"> 9605</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI64_SHIFT                  0u</span></div>
<div class="line"><a name="l09606"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf620df27b14aca0172fadc78e84fe7c8"> 9606</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI64_WIDTH                  8u</span></div>
<div class="line"><a name="l09607"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga462816b4380d7698d9445c4191ef0043"> 9607</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI64(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI64_SHIFT))&amp;S32_NVIC_IP_PRI64_MASK)</span></div>
<div class="line"><a name="l09608"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga544bdee2d0f98c22988ea4ead59bbb09"> 9608</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI65_MASK                   0xFFu</span></div>
<div class="line"><a name="l09609"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga132fee3bb075d65b7aa19a440872dc33"> 9609</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI65_SHIFT                  0u</span></div>
<div class="line"><a name="l09610"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf9e0ca57f851990f6a3dad0c6616a824"> 9610</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI65_WIDTH                  8u</span></div>
<div class="line"><a name="l09611"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3a85a2b86328c8bc90b358a058153e2f"> 9611</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI65(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI65_SHIFT))&amp;S32_NVIC_IP_PRI65_MASK)</span></div>
<div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabf73975defb845ce77488fb6d26ad900"> 9612</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI66_MASK                   0xFFu</span></div>
<div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab0b2629c06feafc5d1b24efad790b370"> 9613</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI66_SHIFT                  0u</span></div>
<div class="line"><a name="l09614"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga492ee1bdf3a4ea45c99d88a42365c7ad"> 9614</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI66_WIDTH                  8u</span></div>
<div class="line"><a name="l09615"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6643f2818095f3b02807b1235ec41129"> 9615</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI66(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI66_SHIFT))&amp;S32_NVIC_IP_PRI66_MASK)</span></div>
<div class="line"><a name="l09616"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d38013eb6cd742976606c756b7cc8e0"> 9616</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI67_MASK                   0xFFu</span></div>
<div class="line"><a name="l09617"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab2a646b912ca71de792cfd680cee113b"> 9617</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI67_SHIFT                  0u</span></div>
<div class="line"><a name="l09618"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7af6211821d8670c70cd3164d4fab26d"> 9618</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI67_WIDTH                  8u</span></div>
<div class="line"><a name="l09619"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaed062b8f30df251af1241bf412c7d129"> 9619</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI67(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI67_SHIFT))&amp;S32_NVIC_IP_PRI67_MASK)</span></div>
<div class="line"><a name="l09620"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d2ab8609b4a636b855aaca2a7948d26"> 9620</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI68_MASK                   0xFFu</span></div>
<div class="line"><a name="l09621"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaab0f83d4c0dec775490018f99c7210dd"> 9621</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI68_SHIFT                  0u</span></div>
<div class="line"><a name="l09622"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9dd078324e3689ff39b189d045259064"> 9622</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI68_WIDTH                  8u</span></div>
<div class="line"><a name="l09623"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadf7c297b76e525dba3a8b62131af8abf"> 9623</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI68(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI68_SHIFT))&amp;S32_NVIC_IP_PRI68_MASK)</span></div>
<div class="line"><a name="l09624"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae6841a23c80a3e78cd5632807e3a4c8d"> 9624</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI69_MASK                   0xFFu</span></div>
<div class="line"><a name="l09625"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga99c9b77375017416da633871ae902001"> 9625</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI69_SHIFT                  0u</span></div>
<div class="line"><a name="l09626"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79f00826c06a10b09ab20518487406ee"> 9626</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI69_WIDTH                  8u</span></div>
<div class="line"><a name="l09627"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga60823db7e56c697d3a06d0e63e8541b3"> 9627</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI69(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI69_SHIFT))&amp;S32_NVIC_IP_PRI69_MASK)</span></div>
<div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga17a84099cbbd1709903e5986f73beaa4"> 9628</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI70_MASK                   0xFFu</span></div>
<div class="line"><a name="l09629"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga36731bbf018c89f1442019408fcc950e"> 9629</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI70_SHIFT                  0u</span></div>
<div class="line"><a name="l09630"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac46c90cea7774f16a5b8f48b48ed78e7"> 9630</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI70_WIDTH                  8u</span></div>
<div class="line"><a name="l09631"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga817ae33137085a4d1ae4c784e69b2bcc"> 9631</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI70(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI70_SHIFT))&amp;S32_NVIC_IP_PRI70_MASK)</span></div>
<div class="line"><a name="l09632"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d6a6ffb9d786a40d308baba7fd2efd7"> 9632</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI71_MASK                   0xFFu</span></div>
<div class="line"><a name="l09633"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2a832429ab2b0447e166e17c36cc5236"> 9633</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI71_SHIFT                  0u</span></div>
<div class="line"><a name="l09634"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga724472655dbdce1c16a6eb70dbf44815"> 9634</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI71_WIDTH                  8u</span></div>
<div class="line"><a name="l09635"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2824bf8262b0d6c1a0b6c92baf49856c"> 9635</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI71(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI71_SHIFT))&amp;S32_NVIC_IP_PRI71_MASK)</span></div>
<div class="line"><a name="l09636"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab00667eab6bd5c5c9df894d06da2fa48"> 9636</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI72_MASK                   0xFFu</span></div>
<div class="line"><a name="l09637"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8870fb23b534481885ba9a9a067ad2c0"> 9637</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI72_SHIFT                  0u</span></div>
<div class="line"><a name="l09638"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3f9a64a022a1232d57381ac290cfeea2"> 9638</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI72_WIDTH                  8u</span></div>
<div class="line"><a name="l09639"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaee90e7bbceac5bded7be7d6ad4fae169"> 9639</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI72(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI72_SHIFT))&amp;S32_NVIC_IP_PRI72_MASK)</span></div>
<div class="line"><a name="l09640"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga851cfc6917fe6f77b8e173ae06a677d4"> 9640</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI73_MASK                   0xFFu</span></div>
<div class="line"><a name="l09641"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4fe0817204df6ad0256d2402638351fa"> 9641</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI73_SHIFT                  0u</span></div>
<div class="line"><a name="l09642"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac46b142728eda687fa90b6dc8b193d26"> 9642</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI73_WIDTH                  8u</span></div>
<div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga270b4eb9de8082077dfd342418f576e3"> 9643</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI73(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI73_SHIFT))&amp;S32_NVIC_IP_PRI73_MASK)</span></div>
<div class="line"><a name="l09644"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga535d5d7ec428c49d08832c3c5ffd9a7f"> 9644</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI74_MASK                   0xFFu</span></div>
<div class="line"><a name="l09645"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8a30d5bd2047b8bfeab1d8a2f2ba565e"> 9645</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI74_SHIFT                  0u</span></div>
<div class="line"><a name="l09646"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga96ae873c8f411793a4dbbe380201b6e9"> 9646</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI74_WIDTH                  8u</span></div>
<div class="line"><a name="l09647"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0a8d4b4bb780e4fc237e93611740aaec"> 9647</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI74(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI74_SHIFT))&amp;S32_NVIC_IP_PRI74_MASK)</span></div>
<div class="line"><a name="l09648"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga83900d8f0134b60117b5455d1a9ebfd4"> 9648</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI75_MASK                   0xFFu</span></div>
<div class="line"><a name="l09649"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac9b6dddc74f3de933b661ffb21125d59"> 9649</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI75_SHIFT                  0u</span></div>
<div class="line"><a name="l09650"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac2e5b59a41d5669e8dbc25ac25c860a1"> 9650</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI75_WIDTH                  8u</span></div>
<div class="line"><a name="l09651"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf9ca1df66f98bee458345f78556ab76a"> 9651</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI75(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI75_SHIFT))&amp;S32_NVIC_IP_PRI75_MASK)</span></div>
<div class="line"><a name="l09652"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5407b638a146b93377dada913e5cf98c"> 9652</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI76_MASK                   0xFFu</span></div>
<div class="line"><a name="l09653"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabdd108755ef0b5002869f227131c3542"> 9653</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI76_SHIFT                  0u</span></div>
<div class="line"><a name="l09654"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8a10b2cfa26998350fcc217ff1109541"> 9654</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI76_WIDTH                  8u</span></div>
<div class="line"><a name="l09655"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2f4e0f94abaf74375d87e22e7329348d"> 9655</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI76(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI76_SHIFT))&amp;S32_NVIC_IP_PRI76_MASK)</span></div>
<div class="line"><a name="l09656"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga847e9959b2799c881f4a0855ba6f4c19"> 9656</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI77_MASK                   0xFFu</span></div>
<div class="line"><a name="l09657"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8b437648398ad3106e80b85cf1bffd81"> 9657</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI77_SHIFT                  0u</span></div>
<div class="line"><a name="l09658"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5a38498269510e9fef15f1284e26d3ba"> 9658</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI77_WIDTH                  8u</span></div>
<div class="line"><a name="l09659"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4a1679b41a0334caa30d3a8ace4956d0"> 9659</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI77(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI77_SHIFT))&amp;S32_NVIC_IP_PRI77_MASK)</span></div>
<div class="line"><a name="l09660"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga282e54ae231b18691be215271abb7d0e"> 9660</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI78_MASK                   0xFFu</span></div>
<div class="line"><a name="l09661"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab0e7b97d4eb1ea25b9e9f2b0f89027e5"> 9661</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI78_SHIFT                  0u</span></div>
<div class="line"><a name="l09662"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga288bed9c94f42b7d88cabccf87db70ee"> 9662</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI78_WIDTH                  8u</span></div>
<div class="line"><a name="l09663"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab55a0cd9d67b36b6ed52170deb0a682d"> 9663</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI78(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI78_SHIFT))&amp;S32_NVIC_IP_PRI78_MASK)</span></div>
<div class="line"><a name="l09664"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa44e216c7588ebc915930650fb2ae594"> 9664</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI79_MASK                   0xFFu</span></div>
<div class="line"><a name="l09665"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4f370430535c9c4e0e7d7f164e793afc"> 9665</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI79_SHIFT                  0u</span></div>
<div class="line"><a name="l09666"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa3d454285f425d6b1e7424a5674c9998"> 9666</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI79_WIDTH                  8u</span></div>
<div class="line"><a name="l09667"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga57cf7e2a419895bfb48f5f635ba513eb"> 9667</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI79(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI79_SHIFT))&amp;S32_NVIC_IP_PRI79_MASK)</span></div>
<div class="line"><a name="l09668"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga414761d09fd58b85cffdbb3e4bfbcbf9"> 9668</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI80_MASK                   0xFFu</span></div>
<div class="line"><a name="l09669"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac3994e60c03338edb62563cc12a933ad"> 9669</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI80_SHIFT                  0u</span></div>
<div class="line"><a name="l09670"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5842116684ad067093b83416ae72cba8"> 9670</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI80_WIDTH                  8u</span></div>
<div class="line"><a name="l09671"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2a94498e268c623d0c17e7d1a38b64ce"> 9671</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI80(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI80_SHIFT))&amp;S32_NVIC_IP_PRI80_MASK)</span></div>
<div class="line"><a name="l09672"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad7739d293ca2836e516e9c2de7eb9798"> 9672</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI81_MASK                   0xFFu</span></div>
<div class="line"><a name="l09673"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1473f0b18c912592549dcd1a9e6390ec"> 9673</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI81_SHIFT                  0u</span></div>
<div class="line"><a name="l09674"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1d7a609b12c58d8dc94df55e20f88aa2"> 9674</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI81_WIDTH                  8u</span></div>
<div class="line"><a name="l09675"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaea10819c7698d95647a45147e0f08123"> 9675</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI81(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI81_SHIFT))&amp;S32_NVIC_IP_PRI81_MASK)</span></div>
<div class="line"><a name="l09676"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac5033e7a58c8ca38289c5d5e8f7a3611"> 9676</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI82_MASK                   0xFFu</span></div>
<div class="line"><a name="l09677"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga648596db401fe6774593c42327f66793"> 9677</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI82_SHIFT                  0u</span></div>
<div class="line"><a name="l09678"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac26ceed81c72c1695eaefe36be582e00"> 9678</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI82_WIDTH                  8u</span></div>
<div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8defd7a296e20e63051a5aae47373938"> 9679</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI82(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI82_SHIFT))&amp;S32_NVIC_IP_PRI82_MASK)</span></div>
<div class="line"><a name="l09680"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafdf109d45e95ee0483bd20d3ef66adc7"> 9680</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI83_MASK                   0xFFu</span></div>
<div class="line"><a name="l09681"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3f3303c28b19dea6adb7a36fb5bf5dd5"> 9681</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI83_SHIFT                  0u</span></div>
<div class="line"><a name="l09682"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaea3c076277efeec5d32fced7137ab1d9"> 9682</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI83_WIDTH                  8u</span></div>
<div class="line"><a name="l09683"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab69f6e0d34db5a9a4041d0a67ba1c274"> 9683</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI83(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI83_SHIFT))&amp;S32_NVIC_IP_PRI83_MASK)</span></div>
<div class="line"><a name="l09684"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga32536f8660a7a81b80958cc3a9d679bc"> 9684</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI84_MASK                   0xFFu</span></div>
<div class="line"><a name="l09685"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae0560c8142d763bcb751389594b5469a"> 9685</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI84_SHIFT                  0u</span></div>
<div class="line"><a name="l09686"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8c55f446401b85b7fb456ac57268eb24"> 9686</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI84_WIDTH                  8u</span></div>
<div class="line"><a name="l09687"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9a9a80c4b0099fbba1d3459a135c6bd4"> 9687</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI84(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI84_SHIFT))&amp;S32_NVIC_IP_PRI84_MASK)</span></div>
<div class="line"><a name="l09688"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac2aa8ee96508ece5d53ed5bd5a805a73"> 9688</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI85_MASK                   0xFFu</span></div>
<div class="line"><a name="l09689"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1eee133d72d16ab46432f03a15c288d0"> 9689</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI85_SHIFT                  0u</span></div>
<div class="line"><a name="l09690"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga818169fedd216905dbd0cf5e5ce35928"> 9690</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI85_WIDTH                  8u</span></div>
<div class="line"><a name="l09691"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga061b84cc616ddf564374e4bd79ce4848"> 9691</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI85(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI85_SHIFT))&amp;S32_NVIC_IP_PRI85_MASK)</span></div>
<div class="line"><a name="l09692"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga75d632441f763b5a05c67512703c77a6"> 9692</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI86_MASK                   0xFFu</span></div>
<div class="line"><a name="l09693"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab2d27359efbad34e71a5fb9ca78ff75d"> 9693</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI86_SHIFT                  0u</span></div>
<div class="line"><a name="l09694"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf0caad6530f699669d64623c069d8567"> 9694</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI86_WIDTH                  8u</span></div>
<div class="line"><a name="l09695"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7e8af79636c7e6db95b40d0ebb8593a9"> 9695</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI86(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI86_SHIFT))&amp;S32_NVIC_IP_PRI86_MASK)</span></div>
<div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga14a66c546697915e4abded405fcc11b5"> 9696</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI87_MASK                   0xFFu</span></div>
<div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5c00ad268fb1658534115c9404a440fd"> 9697</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI87_SHIFT                  0u</span></div>
<div class="line"><a name="l09698"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab64ebf4f4950aabcecede6ce07160ba7"> 9698</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI87_WIDTH                  8u</span></div>
<div class="line"><a name="l09699"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga408583c9125320b11f4b051cf66f34f3"> 9699</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI87(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI87_SHIFT))&amp;S32_NVIC_IP_PRI87_MASK)</span></div>
<div class="line"><a name="l09700"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0c11c37eb242fa7c2bc6b6ba989b9e0d"> 9700</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI88_MASK                   0xFFu</span></div>
<div class="line"><a name="l09701"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4b9d812d6f59027d22ba9cf44ae5e4db"> 9701</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI88_SHIFT                  0u</span></div>
<div class="line"><a name="l09702"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae89c2df40d7b86bced4ddb484569e8b7"> 9702</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI88_WIDTH                  8u</span></div>
<div class="line"><a name="l09703"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab2bde5209cd7bc839b71dbd834595f63"> 9703</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI88(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI88_SHIFT))&amp;S32_NVIC_IP_PRI88_MASK)</span></div>
<div class="line"><a name="l09704"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad9ba1d58b7e5ee0b92f0ba7fcfe9497b"> 9704</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI89_MASK                   0xFFu</span></div>
<div class="line"><a name="l09705"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4a3bd3fcc24f2949f6b2f4f72b09d423"> 9705</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI89_SHIFT                  0u</span></div>
<div class="line"><a name="l09706"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5b7a353b69b81ae3bc6c381b842133b8"> 9706</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI89_WIDTH                  8u</span></div>
<div class="line"><a name="l09707"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga215356f59497bc390d9a851b2d2fbd6d"> 9707</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI89(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI89_SHIFT))&amp;S32_NVIC_IP_PRI89_MASK)</span></div>
<div class="line"><a name="l09708"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac9b6edff3b368787983d1041741a4dd4"> 9708</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI90_MASK                   0xFFu</span></div>
<div class="line"><a name="l09709"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga65d45dabcfd038b8d8ff83f15982843f"> 9709</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI90_SHIFT                  0u</span></div>
<div class="line"><a name="l09710"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5303ac59c2e1612a8676e7f5d3757d0c"> 9710</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI90_WIDTH                  8u</span></div>
<div class="line"><a name="l09711"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3c99ec383042744149054df160749afd"> 9711</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI90(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI90_SHIFT))&amp;S32_NVIC_IP_PRI90_MASK)</span></div>
<div class="line"><a name="l09712"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab01f67a5324b1f489d370ec321931617"> 9712</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI91_MASK                   0xFFu</span></div>
<div class="line"><a name="l09713"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga28853ccc964ff6e785f6ad661f83435e"> 9713</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI91_SHIFT                  0u</span></div>
<div class="line"><a name="l09714"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaef494db0057ed3f1972358d85c8464a5"> 9714</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI91_WIDTH                  8u</span></div>
<div class="line"><a name="l09715"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga85133efe788812a773e16a5a055eb2dd"> 9715</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI91(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI91_SHIFT))&amp;S32_NVIC_IP_PRI91_MASK)</span></div>
<div class="line"><a name="l09716"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad94f9ed05195426d16aeb4e17b7f3b20"> 9716</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI92_MASK                   0xFFu</span></div>
<div class="line"><a name="l09717"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga47655bd0cb57e82090d9710baa9e35f5"> 9717</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI92_SHIFT                  0u</span></div>
<div class="line"><a name="l09718"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadbaae34a68d4285f56fd17629f27a5f1"> 9718</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI92_WIDTH                  8u</span></div>
<div class="line"><a name="l09719"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaed32afcfbd7faa3597f069a8309f8660"> 9719</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI92(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI92_SHIFT))&amp;S32_NVIC_IP_PRI92_MASK)</span></div>
<div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3f85140abc14ecd8f52f9145b90d9ed3"> 9720</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI93_MASK                   0xFFu</span></div>
<div class="line"><a name="l09721"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga811db748f6dd3e7685805046fbe45c5f"> 9721</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI93_SHIFT                  0u</span></div>
<div class="line"><a name="l09722"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga54dfe59c7d33c831e4cad889471c5ec1"> 9722</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI93_WIDTH                  8u</span></div>
<div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga364ffc960516928cd22655ef15b469f0"> 9723</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI93(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI93_SHIFT))&amp;S32_NVIC_IP_PRI93_MASK)</span></div>
<div class="line"><a name="l09724"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gade5f535f98d95eb5401eb234040bccd5"> 9724</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI94_MASK                   0xFFu</span></div>
<div class="line"><a name="l09725"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab989c95c3462c89c8231d39e902d2104"> 9725</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI94_SHIFT                  0u</span></div>
<div class="line"><a name="l09726"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1d942a7a01e0322ed56556736bbb1eeb"> 9726</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI94_WIDTH                  8u</span></div>
<div class="line"><a name="l09727"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3fd84cb2deb27df1007abac290e675d7"> 9727</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI94(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI94_SHIFT))&amp;S32_NVIC_IP_PRI94_MASK)</span></div>
<div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga211fd4232873ee6d19557b191d8589a1"> 9728</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI95_MASK                   0xFFu</span></div>
<div class="line"><a name="l09729"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4d509355dd1f89a2caf32e5e27b94f51"> 9729</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI95_SHIFT                  0u</span></div>
<div class="line"><a name="l09730"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac5d47d0b5e911e94017bd9304221229d"> 9730</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI95_WIDTH                  8u</span></div>
<div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac7d29b7cecfd6638d5e3e4e9daa46f67"> 9731</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI95(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI95_SHIFT))&amp;S32_NVIC_IP_PRI95_MASK)</span></div>
<div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga667590d54727ae92a44201251567e91f"> 9732</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI96_MASK                   0xFFu</span></div>
<div class="line"><a name="l09733"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabd589116b1a75ba5f87147ac79e2de7f"> 9733</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI96_SHIFT                  0u</span></div>
<div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6436be023b0e54f8a290b445c85a2d81"> 9734</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI96_WIDTH                  8u</span></div>
<div class="line"><a name="l09735"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7a55f3f370b77c95aa9f62cb6d626d73"> 9735</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI96(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI96_SHIFT))&amp;S32_NVIC_IP_PRI96_MASK)</span></div>
<div class="line"><a name="l09736"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadd85ea74217bb80a6021f3b126e60b82"> 9736</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI97_MASK                   0xFFu</span></div>
<div class="line"><a name="l09737"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga11a909cd850cdc310fbe2387e317f6c9"> 9737</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI97_SHIFT                  0u</span></div>
<div class="line"><a name="l09738"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf2b6555c2708675d8749c4c4c3acdfab"> 9738</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI97_WIDTH                  8u</span></div>
<div class="line"><a name="l09739"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga67b74cda82b4e5ba71f7664daf4a847d"> 9739</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI97(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI97_SHIFT))&amp;S32_NVIC_IP_PRI97_MASK)</span></div>
<div class="line"><a name="l09740"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga80ca53580a948373920ac00f8d05959a"> 9740</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI98_MASK                   0xFFu</span></div>
<div class="line"><a name="l09741"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaab9e40d27dec9c3131c75f9631ca9f94"> 9741</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI98_SHIFT                  0u</span></div>
<div class="line"><a name="l09742"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac97fefe29d7623308946ad13d83b04a6"> 9742</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI98_WIDTH                  8u</span></div>
<div class="line"><a name="l09743"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga161c6a25dad825a6db5aa0c0fb240aa6"> 9743</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI98(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI98_SHIFT))&amp;S32_NVIC_IP_PRI98_MASK)</span></div>
<div class="line"><a name="l09744"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga56fadc95f265e41e568d50a35831bff0"> 9744</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI99_MASK                   0xFFu</span></div>
<div class="line"><a name="l09745"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab798aacf85239e86342da114a9cff002"> 9745</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI99_SHIFT                  0u</span></div>
<div class="line"><a name="l09746"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4399bd08e8662fd99f4daacb37190de6"> 9746</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI99_WIDTH                  8u</span></div>
<div class="line"><a name="l09747"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga946a5e5accdcb50b4f468869617189f6"> 9747</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI99(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI99_SHIFT))&amp;S32_NVIC_IP_PRI99_MASK)</span></div>
<div class="line"><a name="l09748"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf597cecfd8e536b9f0b4a085cd7dac86"> 9748</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI100_MASK                  0xFFu</span></div>
<div class="line"><a name="l09749"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7b616cc86e5d560352e39893dffcfa7e"> 9749</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI100_SHIFT                 0u</span></div>
<div class="line"><a name="l09750"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7831f019cfedcb98ca9e7aaffb128073"> 9750</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI100_WIDTH                 8u</span></div>
<div class="line"><a name="l09751"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2cfe8800614a318d6458c34906c1cdcd"> 9751</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI100(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI100_SHIFT))&amp;S32_NVIC_IP_PRI100_MASK)</span></div>
<div class="line"><a name="l09752"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d0f5f3504e079e99b9a216087e7f661"> 9752</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI101_MASK                  0xFFu</span></div>
<div class="line"><a name="l09753"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4d3d82347e67a78e1b4cc291422aa58d"> 9753</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI101_SHIFT                 0u</span></div>
<div class="line"><a name="l09754"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac42ab55139a86e0a638d56a03b50a7c0"> 9754</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI101_WIDTH                 8u</span></div>
<div class="line"><a name="l09755"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga01e16127bc4cacdd26e8d38d3587abf4"> 9755</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI101(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI101_SHIFT))&amp;S32_NVIC_IP_PRI101_MASK)</span></div>
<div class="line"><a name="l09756"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2e4e3e3f1d451a370faf5e7f82a8c63e"> 9756</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI102_MASK                  0xFFu</span></div>
<div class="line"><a name="l09757"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa222e6b7737d6e3ec61497e223626d11"> 9757</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI102_SHIFT                 0u</span></div>
<div class="line"><a name="l09758"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga93f2d81c260eb6e573d72d87101a9874"> 9758</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI102_WIDTH                 8u</span></div>
<div class="line"><a name="l09759"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafc3b507a9c29ffbac66aacf669b6f261"> 9759</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI102(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI102_SHIFT))&amp;S32_NVIC_IP_PRI102_MASK)</span></div>
<div class="line"><a name="l09760"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8feef5ddf05e4366bdd6200e285fe374"> 9760</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI103_MASK                  0xFFu</span></div>
<div class="line"><a name="l09761"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1e19c531145064fa9bc4f23c4809b242"> 9761</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI103_SHIFT                 0u</span></div>
<div class="line"><a name="l09762"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf47003e4c4a56d865ebb010526d8997e"> 9762</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI103_WIDTH                 8u</span></div>
<div class="line"><a name="l09763"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga07c50c81a9acf3602d3bb6288312f470"> 9763</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI103(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI103_SHIFT))&amp;S32_NVIC_IP_PRI103_MASK)</span></div>
<div class="line"><a name="l09764"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6506aaadce8d99e6a02182141f11f6c1"> 9764</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI104_MASK                  0xFFu</span></div>
<div class="line"><a name="l09765"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabf50847265adb00f6c53db291a02228f"> 9765</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI104_SHIFT                 0u</span></div>
<div class="line"><a name="l09766"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabd4e336f21dff6f67bfcb406776a9509"> 9766</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI104_WIDTH                 8u</span></div>
<div class="line"><a name="l09767"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab3cdbafcf6c062edb60cedc2d9324cd4"> 9767</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI104(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI104_SHIFT))&amp;S32_NVIC_IP_PRI104_MASK)</span></div>
<div class="line"><a name="l09768"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacf63c6812bc644794b39799634a1867e"> 9768</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI105_MASK                  0xFFu</span></div>
<div class="line"><a name="l09769"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae88f5e98e7799c573530a1b8e28d66a7"> 9769</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI105_SHIFT                 0u</span></div>
<div class="line"><a name="l09770"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga200b8a6b1d90326638420d95da9c8ad1"> 9770</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI105_WIDTH                 8u</span></div>
<div class="line"><a name="l09771"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7c88a2071ac6c138a3863d81518abdaf"> 9771</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI105(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI105_SHIFT))&amp;S32_NVIC_IP_PRI105_MASK)</span></div>
<div class="line"><a name="l09772"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadaa113aeaca79fbf65ebc4b0da866ec1"> 9772</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI106_MASK                  0xFFu</span></div>
<div class="line"><a name="l09773"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac1ece82b3e6b58e09cbcb1cf85b478e1"> 9773</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI106_SHIFT                 0u</span></div>
<div class="line"><a name="l09774"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga93c4439559741c8abdbdc43179e87bd3"> 9774</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI106_WIDTH                 8u</span></div>
<div class="line"><a name="l09775"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7e89c605e638c112f404761d67515ab8"> 9775</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI106(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI106_SHIFT))&amp;S32_NVIC_IP_PRI106_MASK)</span></div>
<div class="line"><a name="l09776"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7293bb791c497f213df4959a6429e386"> 9776</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI107_MASK                  0xFFu</span></div>
<div class="line"><a name="l09777"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2d4f5be0f4286229515d1815964bc8be"> 9777</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI107_SHIFT                 0u</span></div>
<div class="line"><a name="l09778"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaec6bb6438cecce6beba11f755c1f92d"> 9778</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI107_WIDTH                 8u</span></div>
<div class="line"><a name="l09779"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad4bbbb81e216eb8b5f1b38b9e3efb2ad"> 9779</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI107(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI107_SHIFT))&amp;S32_NVIC_IP_PRI107_MASK)</span></div>
<div class="line"><a name="l09780"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaac58912d9a4c65c8c42bb2a20b886d59"> 9780</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI108_MASK                  0xFFu</span></div>
<div class="line"><a name="l09781"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab4b5036fc19350e047bb0de01735bd1d"> 9781</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI108_SHIFT                 0u</span></div>
<div class="line"><a name="l09782"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9b7fb1b42e98b105eb018453c5d5a94a"> 9782</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI108_WIDTH                 8u</span></div>
<div class="line"><a name="l09783"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga030b6c99581c96aab36d305b77569f86"> 9783</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI108(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI108_SHIFT))&amp;S32_NVIC_IP_PRI108_MASK)</span></div>
<div class="line"><a name="l09784"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacd220701cff504c78fa6744166a35123"> 9784</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI109_MASK                  0xFFu</span></div>
<div class="line"><a name="l09785"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9505418b2229c674bfa193695f29d7c5"> 9785</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI109_SHIFT                 0u</span></div>
<div class="line"><a name="l09786"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac166310484694ea87a71b6722d486b6b"> 9786</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI109_WIDTH                 8u</span></div>
<div class="line"><a name="l09787"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga04bd2a10e8512da8115995468be3baea"> 9787</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI109(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI109_SHIFT))&amp;S32_NVIC_IP_PRI109_MASK)</span></div>
<div class="line"><a name="l09788"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga29143b2a713d1ceaffd669e2694169c4"> 9788</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI110_MASK                  0xFFu</span></div>
<div class="line"><a name="l09789"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5a04f8605f9af44c22936204fc66fa8e"> 9789</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI110_SHIFT                 0u</span></div>
<div class="line"><a name="l09790"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79b41398017598aaeaf9106bdaeb8234"> 9790</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI110_WIDTH                 8u</span></div>
<div class="line"><a name="l09791"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga577b34a52ced4fe3a473eb4bbecd0f7c"> 9791</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI110(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI110_SHIFT))&amp;S32_NVIC_IP_PRI110_MASK)</span></div>
<div class="line"><a name="l09792"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga63931bd52fee0dd72019d515d2e70b38"> 9792</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI111_MASK                  0xFFu</span></div>
<div class="line"><a name="l09793"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2a64b6719f13b1de5682a9a28044cf41"> 9793</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI111_SHIFT                 0u</span></div>
<div class="line"><a name="l09794"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga138b57a8288bc07aea79725a9ee4a177"> 9794</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI111_WIDTH                 8u</span></div>
<div class="line"><a name="l09795"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa76e0a0caf08a9d0f2b8e50c84ca699c"> 9795</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI111(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI111_SHIFT))&amp;S32_NVIC_IP_PRI111_MASK)</span></div>
<div class="line"><a name="l09796"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac2c7329bb83b0040b429e73866a5b61b"> 9796</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI112_MASK                  0xFFu</span></div>
<div class="line"><a name="l09797"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6c4be145342361eda61d741f60107925"> 9797</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI112_SHIFT                 0u</span></div>
<div class="line"><a name="l09798"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae2d30b51d99628577d65f4cdf57fd6b7"> 9798</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI112_WIDTH                 8u</span></div>
<div class="line"><a name="l09799"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad4871315edeedddffaf5e0f84df1b7fb"> 9799</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI112(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI112_SHIFT))&amp;S32_NVIC_IP_PRI112_MASK)</span></div>
<div class="line"><a name="l09800"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf68f474e20dbd59f8082f5d80d7e2784"> 9800</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI113_MASK                  0xFFu</span></div>
<div class="line"><a name="l09801"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga89caa0d03e561d7a307d132a827860f4"> 9801</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI113_SHIFT                 0u</span></div>
<div class="line"><a name="l09802"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaea09eeb2d16cb41fa69fbc84071c613"> 9802</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI113_WIDTH                 8u</span></div>
<div class="line"><a name="l09803"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3c3ded1539085449d322b48620b2a37e"> 9803</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI113(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI113_SHIFT))&amp;S32_NVIC_IP_PRI113_MASK)</span></div>
<div class="line"><a name="l09804"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga08886e115e1ec393c8af8add8d537cba"> 9804</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI114_MASK                  0xFFu</span></div>
<div class="line"><a name="l09805"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9dc35e8ea77d65d332d9b15443b6a410"> 9805</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI114_SHIFT                 0u</span></div>
<div class="line"><a name="l09806"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2d29e96e6d76eda52fb43449c20ab872"> 9806</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI114_WIDTH                 8u</span></div>
<div class="line"><a name="l09807"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae4e91ba42f71d9470037b564ec0e7d92"> 9807</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI114(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI114_SHIFT))&amp;S32_NVIC_IP_PRI114_MASK)</span></div>
<div class="line"><a name="l09808"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0b8dcbf06ef7b9d0037cbf80bdebe338"> 9808</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI115_MASK                  0xFFu</span></div>
<div class="line"><a name="l09809"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac340b40a6e78c3f12605c778877930d1"> 9809</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI115_SHIFT                 0u</span></div>
<div class="line"><a name="l09810"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3f7a18cc12575016295880ec0c2eea39"> 9810</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI115_WIDTH                 8u</span></div>
<div class="line"><a name="l09811"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5ab03595107b8321bf7939a133712df3"> 9811</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI115(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI115_SHIFT))&amp;S32_NVIC_IP_PRI115_MASK)</span></div>
<div class="line"><a name="l09812"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gace2b0ece0cdcc22a693d3a814d175250"> 9812</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI116_MASK                  0xFFu</span></div>
<div class="line"><a name="l09813"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga33cd6ac1769e3a93960af8747ebc7e53"> 9813</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI116_SHIFT                 0u</span></div>
<div class="line"><a name="l09814"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga89a1a624f1a76f17c72468fcfbc81475"> 9814</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI116_WIDTH                 8u</span></div>
<div class="line"><a name="l09815"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga32eaa0e19edd33e13e352d715ef278ea"> 9815</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI116(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI116_SHIFT))&amp;S32_NVIC_IP_PRI116_MASK)</span></div>
<div class="line"><a name="l09816"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab0ad4401400f2bae51d0738a94c8f114"> 9816</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI117_MASK                  0xFFu</span></div>
<div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac4d9aa8345ef1e8dd3747f636a37b3b0"> 9817</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI117_SHIFT                 0u</span></div>
<div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8277d3a485e3b1f2ca0b844498bb5233"> 9818</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI117_WIDTH                 8u</span></div>
<div class="line"><a name="l09819"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac501a949875c5e17005e6d15c86b6f2a"> 9819</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI117(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI117_SHIFT))&amp;S32_NVIC_IP_PRI117_MASK)</span></div>
<div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9c704370b2f3eac7371d3447ebda9eb1"> 9820</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI118_MASK                  0xFFu</span></div>
<div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5a272c05121f1bb1d0af84ea5b5bbe42"> 9821</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI118_SHIFT                 0u</span></div>
<div class="line"><a name="l09822"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafad336c954984741cc9559a408ca5bbf"> 9822</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI118_WIDTH                 8u</span></div>
<div class="line"><a name="l09823"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga448c019142bfc7f72fc776f6f0dd5a83"> 9823</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI118(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI118_SHIFT))&amp;S32_NVIC_IP_PRI118_MASK)</span></div>
<div class="line"><a name="l09824"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga62a0d57bcea157cff5916c750800918e"> 9824</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI119_MASK                  0xFFu</span></div>
<div class="line"><a name="l09825"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9f251a36af99ed9f115b39c252d19bd0"> 9825</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI119_SHIFT                 0u</span></div>
<div class="line"><a name="l09826"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3fd560a38998153db81e463dba8ec525"> 9826</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI119_WIDTH                 8u</span></div>
<div class="line"><a name="l09827"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1d323aa8d9a1c513d2f622a063b802e7"> 9827</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI119(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI119_SHIFT))&amp;S32_NVIC_IP_PRI119_MASK)</span></div>
<div class="line"><a name="l09828"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa2eb0d495434e40671e0b66e24f1f517"> 9828</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI120_MASK                  0xFFu</span></div>
<div class="line"><a name="l09829"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga928a2012d8550cb006f564fad30f7333"> 9829</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI120_SHIFT                 0u</span></div>
<div class="line"><a name="l09830"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga07a27b359420a83dbebc414afc9467ea"> 9830</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI120_WIDTH                 8u</span></div>
<div class="line"><a name="l09831"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga18518d1c08a49a10f864c3baf3d61d55"> 9831</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI120(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI120_SHIFT))&amp;S32_NVIC_IP_PRI120_MASK)</span></div>
<div class="line"><a name="l09832"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacd71f77071b437948d28f60b042da9f6"> 9832</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI121_MASK                  0xFFu</span></div>
<div class="line"><a name="l09833"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafd6e62f558881e5fbf7e6c242d5a6e39"> 9833</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI121_SHIFT                 0u</span></div>
<div class="line"><a name="l09834"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabb5780182e2c6cd3426f29917441d88e"> 9834</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI121_WIDTH                 8u</span></div>
<div class="line"><a name="l09835"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga326bdf1f11bf4da17d09a2d2410650a2"> 9835</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI121(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI121_SHIFT))&amp;S32_NVIC_IP_PRI121_MASK)</span></div>
<div class="line"><a name="l09836"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga04cbb2ac84245930a65c40641efa5a4d"> 9836</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI122_MASK                  0xFFu</span></div>
<div class="line"><a name="l09837"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaec17977bc2804d5a02a070163092b9e0"> 9837</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI122_SHIFT                 0u</span></div>
<div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadccfaaac22653a5c286b75db37792546"> 9838</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI122_WIDTH                 8u</span></div>
<div class="line"><a name="l09839"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf42c6a39534df3f65b2e10764532f323"> 9839</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI122(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI122_SHIFT))&amp;S32_NVIC_IP_PRI122_MASK)</span></div>
<div class="line"><a name="l09840"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae29f703fe6f8c7fd176bc8845f307e2c"> 9840</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI123_MASK                  0xFFu</span></div>
<div class="line"><a name="l09841"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5d0f5302232fc5b573d328899ab4560a"> 9841</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI123_SHIFT                 0u</span></div>
<div class="line"><a name="l09842"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2dba86407d4377d392d1af583f885eba"> 9842</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI123_WIDTH                 8u</span></div>
<div class="line"><a name="l09843"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa7f36e42d5db8e32d195552df966674f"> 9843</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI123(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI123_SHIFT))&amp;S32_NVIC_IP_PRI123_MASK)</span></div>
<div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa2ee0810895ff9a666281f0911b939a4"> 9844</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI124_MASK                  0xFFu</span></div>
<div class="line"><a name="l09845"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4eaabdb0c32935b95934dee23fc55aad"> 9845</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI124_SHIFT                 0u</span></div>
<div class="line"><a name="l09846"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9e24ab53acf3b2dbf741e5dec92a63b6"> 9846</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI124_WIDTH                 8u</span></div>
<div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8b95f9e26214e2e8326b084d355c90c5"> 9847</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI124(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI124_SHIFT))&amp;S32_NVIC_IP_PRI124_MASK)</span></div>
<div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf6e39314316861bd77321133ff253d5d"> 9848</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI125_MASK                  0xFFu</span></div>
<div class="line"><a name="l09849"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad2e1c16ab84999da12af076d053ff5bc"> 9849</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI125_SHIFT                 0u</span></div>
<div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga943a8506ba34dd5e84e7d52ae1915cd8"> 9850</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI125_WIDTH                 8u</span></div>
<div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga36bf309ed89ddb39f229f7ef1b7d0c4e"> 9851</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI125(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI125_SHIFT))&amp;S32_NVIC_IP_PRI125_MASK)</span></div>
<div class="line"><a name="l09852"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9d852763303a53f66bb679b256aa8cef"> 9852</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI126_MASK                  0xFFu</span></div>
<div class="line"><a name="l09853"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacb3aff7858f85191f4f02c01d663756c"> 9853</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI126_SHIFT                 0u</span></div>
<div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf041ae86e24dac3384a5eb84d884ec1f"> 9854</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI126_WIDTH                 8u</span></div>
<div class="line"><a name="l09855"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa4d43d8da211b67aba2c13278b83a645"> 9855</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI126(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI126_SHIFT))&amp;S32_NVIC_IP_PRI126_MASK)</span></div>
<div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga180c28e421d9fa77b1b0e90de0469a1b"> 9856</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI127_MASK                  0xFFu</span></div>
<div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga53f805bd8c258fda2caae0d3c0574a1d"> 9857</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI127_SHIFT                 0u</span></div>
<div class="line"><a name="l09858"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga890971c98f7fa94871510d6a0aaff14e"> 9858</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI127_WIDTH                 8u</span></div>
<div class="line"><a name="l09859"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae8134f12f2712e5e0c211565510147fa"> 9859</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI127(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI127_SHIFT))&amp;S32_NVIC_IP_PRI127_MASK)</span></div>
<div class="line"><a name="l09860"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2f59a0f79066bccb81fc7eb3c883668f"> 9860</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI128_MASK                  0xFFu</span></div>
<div class="line"><a name="l09861"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga930773fd2a20ffb12eec26380ea15c1b"> 9861</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI128_SHIFT                 0u</span></div>
<div class="line"><a name="l09862"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacb24e1ab503ce7150493c9dd39d246e2"> 9862</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI128_WIDTH                 8u</span></div>
<div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6a71c8675841deeb6b738ba2bc5d68e4"> 9863</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI128(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI128_SHIFT))&amp;S32_NVIC_IP_PRI128_MASK)</span></div>
<div class="line"><a name="l09864"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3e8ee49d6f14b389d4abb23f4733c2a6"> 9864</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI129_MASK                  0xFFu</span></div>
<div class="line"><a name="l09865"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad16803fcbce0648b076d583bf5b00554"> 9865</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI129_SHIFT                 0u</span></div>
<div class="line"><a name="l09866"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac73bfe7b5b6b6093c027e69fe4377da1"> 9866</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI129_WIDTH                 8u</span></div>
<div class="line"><a name="l09867"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga19a56e3ae7dc34d21c66bfdc17968f13"> 9867</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI129(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI129_SHIFT))&amp;S32_NVIC_IP_PRI129_MASK)</span></div>
<div class="line"><a name="l09868"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4ef78deca92fd82272f1f7a33e1cb8d4"> 9868</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI130_MASK                  0xFFu</span></div>
<div class="line"><a name="l09869"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2e16a721017fed5911423c2b90dc2830"> 9869</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI130_SHIFT                 0u</span></div>
<div class="line"><a name="l09870"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae56fc6e35eec75f1be25714cab35fdb1"> 9870</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI130_WIDTH                 8u</span></div>
<div class="line"><a name="l09871"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4d57940a3e54475ff330583664408e80"> 9871</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI130(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI130_SHIFT))&amp;S32_NVIC_IP_PRI130_MASK)</span></div>
<div class="line"><a name="l09872"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga14ac6540af6118cc2b2fb2bdef3253a6"> 9872</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI131_MASK                  0xFFu</span></div>
<div class="line"><a name="l09873"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4457bbd92879e52ce17df2d6207f15ed"> 9873</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI131_SHIFT                 0u</span></div>
<div class="line"><a name="l09874"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafd6c46c34f2976286d82341b0f4c1e38"> 9874</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI131_WIDTH                 8u</span></div>
<div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga88f7b36715e8b67a76f139f406df1d51"> 9875</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI131(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI131_SHIFT))&amp;S32_NVIC_IP_PRI131_MASK)</span></div>
<div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga21f91daf5a3114ad6da9de26ca76b654"> 9876</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI132_MASK                  0xFFu</span></div>
<div class="line"><a name="l09877"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga87b02cfca74214bad13f848c5c9bee7a"> 9877</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI132_SHIFT                 0u</span></div>
<div class="line"><a name="l09878"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2749e3b618b55a2af05961acded16ffb"> 9878</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI132_WIDTH                 8u</span></div>
<div class="line"><a name="l09879"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga977395d7116d876c210f6f61939bad55"> 9879</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI132(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI132_SHIFT))&amp;S32_NVIC_IP_PRI132_MASK)</span></div>
<div class="line"><a name="l09880"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaa3682966c927c99f9a0a963955cece0"> 9880</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI133_MASK                  0xFFu</span></div>
<div class="line"><a name="l09881"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7c442559cdb94c2be757f7a433bbc488"> 9881</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI133_SHIFT                 0u</span></div>
<div class="line"><a name="l09882"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga03ef2e72050318de832f82087b4283f3"> 9882</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI133_WIDTH                 8u</span></div>
<div class="line"><a name="l09883"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadfb90f320648281acb62e5a39f35e073"> 9883</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI133(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI133_SHIFT))&amp;S32_NVIC_IP_PRI133_MASK)</span></div>
<div class="line"><a name="l09884"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae71ed5eae195b84880c992ce5cc32b89"> 9884</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI134_MASK                  0xFFu</span></div>
<div class="line"><a name="l09885"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga72b87a4091e1a618c5cf242b837bcbc1"> 9885</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI134_SHIFT                 0u</span></div>
<div class="line"><a name="l09886"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga30427f89a1ec24fad7b2945404cadda3"> 9886</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI134_WIDTH                 8u</span></div>
<div class="line"><a name="l09887"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga054d9d5f505e0a77e4e285bef2219d27"> 9887</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI134(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI134_SHIFT))&amp;S32_NVIC_IP_PRI134_MASK)</span></div>
<div class="line"><a name="l09888"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga095938dd43f52c7858537e725bbb691f"> 9888</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI135_MASK                  0xFFu</span></div>
<div class="line"><a name="l09889"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae70696b5d1985503b054d5e79638e9cb"> 9889</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI135_SHIFT                 0u</span></div>
<div class="line"><a name="l09890"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4bf6fc6238854d40b897047b3a886cd5"> 9890</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI135_WIDTH                 8u</span></div>
<div class="line"><a name="l09891"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac23d70d5b7a85b47ec0bb3963e3888d2"> 9891</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI135(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI135_SHIFT))&amp;S32_NVIC_IP_PRI135_MASK)</span></div>
<div class="line"><a name="l09892"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga414acba5941446b7e09c464ca00c2390"> 9892</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI136_MASK                  0xFFu</span></div>
<div class="line"><a name="l09893"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga96cbd5590d92f8a3d05a65a3a6264446"> 9893</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI136_SHIFT                 0u</span></div>
<div class="line"><a name="l09894"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacaf60f21cd629ab11fad8b2429046cb6"> 9894</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI136_WIDTH                 8u</span></div>
<div class="line"><a name="l09895"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga999a9f138cf03f64b74c87058edb23a3"> 9895</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI136(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI136_SHIFT))&amp;S32_NVIC_IP_PRI136_MASK)</span></div>
<div class="line"><a name="l09896"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga852d2dc8cd836f2fa7b51795052a69b7"> 9896</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI137_MASK                  0xFFu</span></div>
<div class="line"><a name="l09897"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf26aad0e87f54d49c168d0459c41aea5"> 9897</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI137_SHIFT                 0u</span></div>
<div class="line"><a name="l09898"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6144c11372fa19f759e9bc9aa90794de"> 9898</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI137_WIDTH                 8u</span></div>
<div class="line"><a name="l09899"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad2277f5328cdef49b4d0a4c1a0a603a4"> 9899</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI137(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI137_SHIFT))&amp;S32_NVIC_IP_PRI137_MASK)</span></div>
<div class="line"><a name="l09900"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3c718d027b2fc7af3643677fcdd76620"> 9900</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI138_MASK                  0xFFu</span></div>
<div class="line"><a name="l09901"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d0163a5208b05d9656cfcc20ece9bcb"> 9901</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI138_SHIFT                 0u</span></div>
<div class="line"><a name="l09902"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0a0400f55202a86d5b11793c89a9604e"> 9902</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI138_WIDTH                 8u</span></div>
<div class="line"><a name="l09903"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaefa3b83cd4ef3d4a5aeae73e82db079e"> 9903</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI138(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI138_SHIFT))&amp;S32_NVIC_IP_PRI138_MASK)</span></div>
<div class="line"><a name="l09904"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadfd4a4d6149a34676dd0921a2fc84176"> 9904</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI139_MASK                  0xFFu</span></div>
<div class="line"><a name="l09905"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadb4d6542524ca59d56d086bcd44be338"> 9905</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI139_SHIFT                 0u</span></div>
<div class="line"><a name="l09906"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga80d6a22ab54736f12e8b058bad9422fc"> 9906</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI139_WIDTH                 8u</span></div>
<div class="line"><a name="l09907"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4c1aacabeb03b4422ee46249cd66cb07"> 9907</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI139(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI139_SHIFT))&amp;S32_NVIC_IP_PRI139_MASK)</span></div>
<div class="line"><a name="l09908"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9e86ef9f794801684d64e02bce59a4cb"> 9908</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI140_MASK                  0xFFu</span></div>
<div class="line"><a name="l09909"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad5f8dfb732514e59b302ec3965abd50c"> 9909</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI140_SHIFT                 0u</span></div>
<div class="line"><a name="l09910"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga41bd2faa946fce35db832abb06168a3f"> 9910</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI140_WIDTH                 8u</span></div>
<div class="line"><a name="l09911"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3400b3c5e30f3e1b63a51317d3396062"> 9911</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI140(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI140_SHIFT))&amp;S32_NVIC_IP_PRI140_MASK)</span></div>
<div class="line"><a name="l09912"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadb8eb6d5ebdbecd57a61b156f400bb80"> 9912</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI141_MASK                  0xFFu</span></div>
<div class="line"><a name="l09913"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae64eedab73c96d7498bacdb83606dd60"> 9913</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI141_SHIFT                 0u</span></div>
<div class="line"><a name="l09914"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga427e69d4f6d6fe7a8e27a40a325dfbc8"> 9914</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI141_WIDTH                 8u</span></div>
<div class="line"><a name="l09915"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga94a8e36730c9891228ce7393afbee372"> 9915</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI141(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI141_SHIFT))&amp;S32_NVIC_IP_PRI141_MASK)</span></div>
<div class="line"><a name="l09916"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4e69feb5653c371639b76ca67cbbea64"> 9916</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI142_MASK                  0xFFu</span></div>
<div class="line"><a name="l09917"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaca138b0869eb32c8cc8451aeb209fe82"> 9917</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI142_SHIFT                 0u</span></div>
<div class="line"><a name="l09918"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga72a71556d9a6ddeb962f8f6508fa05dd"> 9918</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI142_WIDTH                 8u</span></div>
<div class="line"><a name="l09919"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa91aa67cf8622501c73bd8d4e490bb64"> 9919</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI142(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI142_SHIFT))&amp;S32_NVIC_IP_PRI142_MASK)</span></div>
<div class="line"><a name="l09920"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabb6d49d04e9c43f2da20db1e809be4fb"> 9920</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI143_MASK                  0xFFu</span></div>
<div class="line"><a name="l09921"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9f863e32f79ef2fd3e9b9c904b0783a4"> 9921</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI143_SHIFT                 0u</span></div>
<div class="line"><a name="l09922"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9ca510c607de9d82759146fcc6dd9c60"> 9922</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI143_WIDTH                 8u</span></div>
<div class="line"><a name="l09923"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae7021057a43d6096d06d86e153dd7129"> 9923</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI143(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI143_SHIFT))&amp;S32_NVIC_IP_PRI143_MASK)</span></div>
<div class="line"><a name="l09924"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d534a4bd038ef8ab3a63025f097586c"> 9924</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI144_MASK                  0xFFu</span></div>
<div class="line"><a name="l09925"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga640051f2468c82830eb706ca05fc05d1"> 9925</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI144_SHIFT                 0u</span></div>
<div class="line"><a name="l09926"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga696d38b98468e463f83a1a0bc6f0ba28"> 9926</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI144_WIDTH                 8u</span></div>
<div class="line"><a name="l09927"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79c16e969a046304ea1d7c0108708820"> 9927</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI144(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI144_SHIFT))&amp;S32_NVIC_IP_PRI144_MASK)</span></div>
<div class="line"><a name="l09928"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga726c2b096f2c640558ea8457a04e4f2c"> 9928</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI145_MASK                  0xFFu</span></div>
<div class="line"><a name="l09929"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga58bc0a1720a2c5e2bc690e3ce08efc02"> 9929</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI145_SHIFT                 0u</span></div>
<div class="line"><a name="l09930"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6a1723cd14d31370c6740f18206e910f"> 9930</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI145_WIDTH                 8u</span></div>
<div class="line"><a name="l09931"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga282d197c2c83fcd75d001d8218b238f4"> 9931</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI145(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI145_SHIFT))&amp;S32_NVIC_IP_PRI145_MASK)</span></div>
<div class="line"><a name="l09932"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad801ffb221174ac555a2dd8f7e34d594"> 9932</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI146_MASK                  0xFFu</span></div>
<div class="line"><a name="l09933"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga47d3055e4a8a07c8a553a8e634d2ace0"> 9933</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI146_SHIFT                 0u</span></div>
<div class="line"><a name="l09934"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6100012838ff8bbab49778be2f195e23"> 9934</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI146_WIDTH                 8u</span></div>
<div class="line"><a name="l09935"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga620469460a0051a425a2963275c9f554"> 9935</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI146(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI146_SHIFT))&amp;S32_NVIC_IP_PRI146_MASK)</span></div>
<div class="line"><a name="l09936"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae4296c1de79007f4faa48b79fadf8251"> 9936</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI147_MASK                  0xFFu</span></div>
<div class="line"><a name="l09937"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7e6bea8d19fc3c12d3f4c98ee24ed2f8"> 9937</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI147_SHIFT                 0u</span></div>
<div class="line"><a name="l09938"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6e2fb2976ddd3218f18fec69fc374d8e"> 9938</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI147_WIDTH                 8u</span></div>
<div class="line"><a name="l09939"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2d991389fb057be080c2e82d4d996d7d"> 9939</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI147(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI147_SHIFT))&amp;S32_NVIC_IP_PRI147_MASK)</span></div>
<div class="line"><a name="l09940"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad5d20d8954c03b3ac4e138544a654963"> 9940</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI148_MASK                  0xFFu</span></div>
<div class="line"><a name="l09941"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3c459c54f574edfd69f3414c480b4d98"> 9941</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI148_SHIFT                 0u</span></div>
<div class="line"><a name="l09942"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaecc293b778dfbbefa4f4e7315ee9e5df"> 9942</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI148_WIDTH                 8u</span></div>
<div class="line"><a name="l09943"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4a9aece08963f30a47fef3881b2e1684"> 9943</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI148(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI148_SHIFT))&amp;S32_NVIC_IP_PRI148_MASK)</span></div>
<div class="line"><a name="l09944"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8572609c4bd28adfe453a280fad33819"> 9944</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI149_MASK                  0xFFu</span></div>
<div class="line"><a name="l09945"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga924fa825a9b61c3ecbf6641e3e85cb06"> 9945</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI149_SHIFT                 0u</span></div>
<div class="line"><a name="l09946"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d4e7aac8e97df40d7e9a0d08245a279"> 9946</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI149_WIDTH                 8u</span></div>
<div class="line"><a name="l09947"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabd62d38c5bc0b72d43c6a895bdcedd1f"> 9947</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI149(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI149_SHIFT))&amp;S32_NVIC_IP_PRI149_MASK)</span></div>
<div class="line"><a name="l09948"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga930d82d20b276559e2c1d2dccbd00292"> 9948</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI150_MASK                  0xFFu</span></div>
<div class="line"><a name="l09949"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa245caee105a4d35b33646a2302cd3be"> 9949</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI150_SHIFT                 0u</span></div>
<div class="line"><a name="l09950"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa0dd2b0c1d6192c1120370db715af0d5"> 9950</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI150_WIDTH                 8u</span></div>
<div class="line"><a name="l09951"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8bb34ad2c19ed79608d66966ac19400c"> 9951</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI150(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI150_SHIFT))&amp;S32_NVIC_IP_PRI150_MASK)</span></div>
<div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8056720d40fc7c8c07cddb020838f2e2"> 9952</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI151_MASK                  0xFFu</span></div>
<div class="line"><a name="l09953"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3303032b56b0252a20d76ed33f9ccb5f"> 9953</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI151_SHIFT                 0u</span></div>
<div class="line"><a name="l09954"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafaad78ffefe24cadf209b3caefc10dab"> 9954</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI151_WIDTH                 8u</span></div>
<div class="line"><a name="l09955"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac2dcc8b95775639ffc1d8ac3730f6155"> 9955</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI151(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI151_SHIFT))&amp;S32_NVIC_IP_PRI151_MASK)</span></div>
<div class="line"><a name="l09956"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d8b8266835cca0841cba778c268d05c"> 9956</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI152_MASK                  0xFFu</span></div>
<div class="line"><a name="l09957"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae5af62c3a685757d77a1f697e9cf7a29"> 9957</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI152_SHIFT                 0u</span></div>
<div class="line"><a name="l09958"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga674accbff1325a453d1cb885f81f1338"> 9958</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI152_WIDTH                 8u</span></div>
<div class="line"><a name="l09959"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2196da87da703aed84fc69d89485f3d0"> 9959</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI152(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI152_SHIFT))&amp;S32_NVIC_IP_PRI152_MASK)</span></div>
<div class="line"><a name="l09960"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac25df6142ac564a22be9915471cb2c7a"> 9960</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI153_MASK                  0xFFu</span></div>
<div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga02f4e9ac77f32ff77057cd785e80b03d"> 9961</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI153_SHIFT                 0u</span></div>
<div class="line"><a name="l09962"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga60238a88769a10500307651dcbe5f6e7"> 9962</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI153_WIDTH                 8u</span></div>
<div class="line"><a name="l09963"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa3d825fe85635018671552989cbbb449"> 9963</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI153(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI153_SHIFT))&amp;S32_NVIC_IP_PRI153_MASK)</span></div>
<div class="line"><a name="l09964"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga38f470d09adffe61a916ba91788909fe"> 9964</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI154_MASK                  0xFFu</span></div>
<div class="line"><a name="l09965"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5955e2a75a54d2358ef8e98ce3b678e2"> 9965</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI154_SHIFT                 0u</span></div>
<div class="line"><a name="l09966"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2c7d12046b2d1752a1034fcb574f5b4c"> 9966</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI154_WIDTH                 8u</span></div>
<div class="line"><a name="l09967"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8ec0244e4db06bcb4e60e8c5744d2f26"> 9967</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI154(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI154_SHIFT))&amp;S32_NVIC_IP_PRI154_MASK)</span></div>
<div class="line"><a name="l09968"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaae18f511ed89f7ef58acfe0a71df01c0"> 9968</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI155_MASK                  0xFFu</span></div>
<div class="line"><a name="l09969"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae71066919ee59e2a1fe911eaef6942e0"> 9969</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI155_SHIFT                 0u</span></div>
<div class="line"><a name="l09970"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga12390d5f55a72aeff2b238ff227c0de9"> 9970</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI155_WIDTH                 8u</span></div>
<div class="line"><a name="l09971"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga83045b4df01a04aa6cb59e02ca247e7c"> 9971</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI155(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI155_SHIFT))&amp;S32_NVIC_IP_PRI155_MASK)</span></div>
<div class="line"><a name="l09972"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5e22112ab6d32e19a636a4e755c82c5b"> 9972</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI156_MASK                  0xFFu</span></div>
<div class="line"><a name="l09973"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaebcf27750e00eaec79d7cf4cdc215a5c"> 9973</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI156_SHIFT                 0u</span></div>
<div class="line"><a name="l09974"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0c51a5b76c6a3ddd280c421694cec77f"> 9974</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI156_WIDTH                 8u</span></div>
<div class="line"><a name="l09975"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2a3a65d0613b33b5ebc1ea7ee357ca70"> 9975</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI156(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI156_SHIFT))&amp;S32_NVIC_IP_PRI156_MASK)</span></div>
<div class="line"><a name="l09976"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1f0d831cc9fd2a66c42ffe798894c46a"> 9976</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI157_MASK                  0xFFu</span></div>
<div class="line"><a name="l09977"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3584a2bef083f65ab10692e84f271c2d"> 9977</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI157_SHIFT                 0u</span></div>
<div class="line"><a name="l09978"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga194ad998d8fbfdd0f68d402ded9b56ec"> 9978</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI157_WIDTH                 8u</span></div>
<div class="line"><a name="l09979"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8c1f1c7cd470360c7344073ff3da9c54"> 9979</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI157(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI157_SHIFT))&amp;S32_NVIC_IP_PRI157_MASK)</span></div>
<div class="line"><a name="l09980"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa4e50f3ad651dd8a12873eddc0399494"> 9980</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI158_MASK                  0xFFu</span></div>
<div class="line"><a name="l09981"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1400a8e96e7feb76426c11a534bfa801"> 9981</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI158_SHIFT                 0u</span></div>
<div class="line"><a name="l09982"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaf42b0a32cec7a2888c156bb1ed8866d"> 9982</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI158_WIDTH                 8u</span></div>
<div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa84629721470329f0a4cd81d866bfeda"> 9983</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI158(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI158_SHIFT))&amp;S32_NVIC_IP_PRI158_MASK)</span></div>
<div class="line"><a name="l09984"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaca3bae6334276470eec02da0efdb5760"> 9984</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI159_MASK                  0xFFu</span></div>
<div class="line"><a name="l09985"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3d65330c98e3353ef1f37028173cb67b"> 9985</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI159_SHIFT                 0u</span></div>
<div class="line"><a name="l09986"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga61c4f1e1db3ecd43ba2a69792dfdbb4e"> 9986</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI159_WIDTH                 8u</span></div>
<div class="line"><a name="l09987"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae67160970256b04153c009a7d8d6f866"> 9987</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI159(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI159_SHIFT))&amp;S32_NVIC_IP_PRI159_MASK)</span></div>
<div class="line"><a name="l09988"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa679aed89a6fd6d4d23f4bc4a1523ffe"> 9988</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI160_MASK                  0xFFu</span></div>
<div class="line"><a name="l09989"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3b50da2d49d883eace16088182b07e10"> 9989</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI160_SHIFT                 0u</span></div>
<div class="line"><a name="l09990"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaeda56677891a3dada555ca02b832b9bd"> 9990</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI160_WIDTH                 8u</span></div>
<div class="line"><a name="l09991"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaede77afe67debbbf58a816e2767fe237"> 9991</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI160(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI160_SHIFT))&amp;S32_NVIC_IP_PRI160_MASK)</span></div>
<div class="line"><a name="l09992"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2b79c36dd404d7a8a49e87b1d3a394e8"> 9992</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI161_MASK                  0xFFu</span></div>
<div class="line"><a name="l09993"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaae523a8faa637406c6b6146941f20c61"> 9993</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI161_SHIFT                 0u</span></div>
<div class="line"><a name="l09994"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6621d1539872afa97acd3805c7c09e94"> 9994</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI161_WIDTH                 8u</span></div>
<div class="line"><a name="l09995"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga404c5d5d46ef4b5f1de227d2a1d30176"> 9995</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI161(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI161_SHIFT))&amp;S32_NVIC_IP_PRI161_MASK)</span></div>
<div class="line"><a name="l09996"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga875e4cd5d0d491449dd3f9aa079ede43"> 9996</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI162_MASK                  0xFFu</span></div>
<div class="line"><a name="l09997"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaae5938baba8ebf4e0f54878f38d6efd7"> 9997</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI162_SHIFT                 0u</span></div>
<div class="line"><a name="l09998"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga51c568d342df5d89fd2eef63c3c76fb5"> 9998</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI162_WIDTH                 8u</span></div>
<div class="line"><a name="l09999"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga851f8ea61aab2813f971d006a7f395c6"> 9999</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI162(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI162_SHIFT))&amp;S32_NVIC_IP_PRI162_MASK)</span></div>
<div class="line"><a name="l10000"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga618681cec69c257343189240277d6e8d">10000</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI163_MASK                  0xFFu</span></div>
<div class="line"><a name="l10001"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga498dd2a2f83d1239ad011e430ec74775">10001</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI163_SHIFT                 0u</span></div>
<div class="line"><a name="l10002"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaeebceea5c47a28d72406b5e9405c13ba">10002</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI163_WIDTH                 8u</span></div>
<div class="line"><a name="l10003"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga02b5cddfcedd5b9d43ee21696ec8b77c">10003</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI163(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI163_SHIFT))&amp;S32_NVIC_IP_PRI163_MASK)</span></div>
<div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga364c0d5ee2420cff5fcfe57ff31f7e8c">10004</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI164_MASK                  0xFFu</span></div>
<div class="line"><a name="l10005"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae270e724b2647c53dcb51301427d21cf">10005</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI164_SHIFT                 0u</span></div>
<div class="line"><a name="l10006"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7df45c3c04c7851b2cfa3ad8c8347db2">10006</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI164_WIDTH                 8u</span></div>
<div class="line"><a name="l10007"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0ed3f761a72704fd4c76e35af9b7d9a6">10007</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI164(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI164_SHIFT))&amp;S32_NVIC_IP_PRI164_MASK)</span></div>
<div class="line"><a name="l10008"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad5cbeb6b0a970e389b1c892ac19aaea0">10008</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI165_MASK                  0xFFu</span></div>
<div class="line"><a name="l10009"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3276e83bbb48e69a53005a29efbf217b">10009</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI165_SHIFT                 0u</span></div>
<div class="line"><a name="l10010"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaea3f766fec7512ee9587249de610c4c4">10010</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI165_WIDTH                 8u</span></div>
<div class="line"><a name="l10011"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga20be34bb1b5c2b5591138b1500221f24">10011</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI165(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI165_SHIFT))&amp;S32_NVIC_IP_PRI165_MASK)</span></div>
<div class="line"><a name="l10012"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1c032e54054c9549f63e2be56782b810">10012</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI166_MASK                  0xFFu</span></div>
<div class="line"><a name="l10013"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga066665d222a90b58234c21aaf257e28e">10013</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI166_SHIFT                 0u</span></div>
<div class="line"><a name="l10014"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2b2e7c7bc68df54c96aeeb69db982f51">10014</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI166_WIDTH                 8u</span></div>
<div class="line"><a name="l10015"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6c8ab5d6b6725a98663b6138a40e5140">10015</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI166(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI166_SHIFT))&amp;S32_NVIC_IP_PRI166_MASK)</span></div>
<div class="line"><a name="l10016"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadf3120e6333d800855b848d411538865">10016</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI167_MASK                  0xFFu</span></div>
<div class="line"><a name="l10017"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3aca4b46b8ecb37ad9cc502039c20c05">10017</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI167_SHIFT                 0u</span></div>
<div class="line"><a name="l10018"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa723d00bb1f47e86bb780ff678e4bebb">10018</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI167_WIDTH                 8u</span></div>
<div class="line"><a name="l10019"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4899d65a04baa7317910f8f0ae8e013d">10019</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI167(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI167_SHIFT))&amp;S32_NVIC_IP_PRI167_MASK)</span></div>
<div class="line"><a name="l10020"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga97fa70bf8df096e27646dd3d6ec072f5">10020</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI168_MASK                  0xFFu</span></div>
<div class="line"><a name="l10021"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5c965a4a7543128cf188b796eede76ac">10021</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI168_SHIFT                 0u</span></div>
<div class="line"><a name="l10022"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabbfaef5f5818c0097454cbeda8e4f967">10022</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI168_WIDTH                 8u</span></div>
<div class="line"><a name="l10023"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf9d0e56290ede582a8f457efb4287a57">10023</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI168(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI168_SHIFT))&amp;S32_NVIC_IP_PRI168_MASK)</span></div>
<div class="line"><a name="l10024"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaacfe435170f7dd2aaf691c6b42f4ff6e">10024</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI169_MASK                  0xFFu</span></div>
<div class="line"><a name="l10025"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabea42897e2a2e3a0bb90bbc2e5a1ddd2">10025</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI169_SHIFT                 0u</span></div>
<div class="line"><a name="l10026"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga13141d211e7d79e5e434ff236effb77b">10026</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI169_WIDTH                 8u</span></div>
<div class="line"><a name="l10027"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga02bb84d4694f2cacc7e1f4488669b65c">10027</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI169(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI169_SHIFT))&amp;S32_NVIC_IP_PRI169_MASK)</span></div>
<div class="line"><a name="l10028"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa12aae1a3b1336f7f5a7c7a45f85a112">10028</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI170_MASK                  0xFFu</span></div>
<div class="line"><a name="l10029"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga89d967110bca978ed3bec5457c9e729a">10029</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI170_SHIFT                 0u</span></div>
<div class="line"><a name="l10030"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad4aa4b5aebd60b27b16a7db479109959">10030</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI170_WIDTH                 8u</span></div>
<div class="line"><a name="l10031"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga982495ca5da0f13cb034ec44b2b138ab">10031</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI170(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI170_SHIFT))&amp;S32_NVIC_IP_PRI170_MASK)</span></div>
<div class="line"><a name="l10032"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae4f369dcb45e71f576acf5b1aaf1dc1a">10032</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI171_MASK                  0xFFu</span></div>
<div class="line"><a name="l10033"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaced1c792fe352f97a913be4a480c9c1a">10033</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI171_SHIFT                 0u</span></div>
<div class="line"><a name="l10034"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa2f6a4ace266013447acbf14d3d9b92a">10034</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI171_WIDTH                 8u</span></div>
<div class="line"><a name="l10035"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad9892c35f813509ff9d716d9d8388e03">10035</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI171(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI171_SHIFT))&amp;S32_NVIC_IP_PRI171_MASK)</span></div>
<div class="line"><a name="l10036"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7ce071ac5d2feb2ee6c0262ff3749ebf">10036</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI172_MASK                  0xFFu</span></div>
<div class="line"><a name="l10037"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga12bb655031bcf01a70bea5516de44406">10037</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI172_SHIFT                 0u</span></div>
<div class="line"><a name="l10038"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga38085f78af9288529e750d2bd22e18dd">10038</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI172_WIDTH                 8u</span></div>
<div class="line"><a name="l10039"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga697e48dc3af73a6060fd1611ba787085">10039</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI172(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI172_SHIFT))&amp;S32_NVIC_IP_PRI172_MASK)</span></div>
<div class="line"><a name="l10040"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2433c936751b6cc8dffa660055238b73">10040</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI173_MASK                  0xFFu</span></div>
<div class="line"><a name="l10041"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga72cb026a933cdeb3d96d2ae9421d446f">10041</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI173_SHIFT                 0u</span></div>
<div class="line"><a name="l10042"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf4b2b2ddd8a2100c47b03513a6105d45">10042</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI173_WIDTH                 8u</span></div>
<div class="line"><a name="l10043"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab83be8ec645aab6225b084d266b5d544">10043</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI173(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI173_SHIFT))&amp;S32_NVIC_IP_PRI173_MASK)</span></div>
<div class="line"><a name="l10044"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafc99736e4a37113b85fc581b51f44e7e">10044</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI174_MASK                  0xFFu</span></div>
<div class="line"><a name="l10045"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga30def4751a91324537e7a3a0f4e0bb8c">10045</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI174_SHIFT                 0u</span></div>
<div class="line"><a name="l10046"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4b88ed14e42fdc5acfd56ea8ca3d7f2e">10046</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI174_WIDTH                 8u</span></div>
<div class="line"><a name="l10047"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaed65ef4df51489d7263069c591a9d833">10047</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI174(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI174_SHIFT))&amp;S32_NVIC_IP_PRI174_MASK)</span></div>
<div class="line"><a name="l10048"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8909707becca8111221f3ba93307a9da">10048</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI175_MASK                  0xFFu</span></div>
<div class="line"><a name="l10049"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafb5993af5bc80d99a8c6df051b5ad0a5">10049</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI175_SHIFT                 0u</span></div>
<div class="line"><a name="l10050"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga87f063a286eb86ffda320647e34cdf36">10050</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI175_WIDTH                 8u</span></div>
<div class="line"><a name="l10051"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga00bde888efc3cd7a0f02db7a71a153fd">10051</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI175(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI175_SHIFT))&amp;S32_NVIC_IP_PRI175_MASK)</span></div>
<div class="line"><a name="l10052"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4fa39413653b41f3f7e0b7859d10f46c">10052</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI176_MASK                  0xFFu</span></div>
<div class="line"><a name="l10053"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa4f3c4c0d479fd0e89b279d20c78e87c">10053</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI176_SHIFT                 0u</span></div>
<div class="line"><a name="l10054"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d1487694079e94a9d575c1969847a07">10054</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI176_WIDTH                 8u</span></div>
<div class="line"><a name="l10055"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae0997336d578e424aec5c2bda8597d09">10055</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI176(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI176_SHIFT))&amp;S32_NVIC_IP_PRI176_MASK)</span></div>
<div class="line"><a name="l10056"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae89aa3cf165188ef36408d4484da5f92">10056</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI177_MASK                  0xFFu</span></div>
<div class="line"><a name="l10057"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga54ee390c2683623c0736e891739285ca">10057</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI177_SHIFT                 0u</span></div>
<div class="line"><a name="l10058"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaad3cbedc34fb5a57918450192466b729">10058</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI177_WIDTH                 8u</span></div>
<div class="line"><a name="l10059"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaee208c0ce63dad268d8f04008cbc6561">10059</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI177(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI177_SHIFT))&amp;S32_NVIC_IP_PRI177_MASK)</span></div>
<div class="line"><a name="l10060"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga300c6717e5e12e8f0f02b7eefa7a5465">10060</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI178_MASK                  0xFFu</span></div>
<div class="line"><a name="l10061"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3ae53f7313e2317562492e799ff3b662">10061</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI178_SHIFT                 0u</span></div>
<div class="line"><a name="l10062"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7a0cf8106439d40421800fb71785fc36">10062</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI178_WIDTH                 8u</span></div>
<div class="line"><a name="l10063"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa793ea40447cf1cd44e9c0868792e8cc">10063</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI178(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI178_SHIFT))&amp;S32_NVIC_IP_PRI178_MASK)</span></div>
<div class="line"><a name="l10064"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6f439cfa473d31a54c9796d0aa3ea6f0">10064</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI179_MASK                  0xFFu</span></div>
<div class="line"><a name="l10065"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabf7ffa353312e3d9ae00824aca52341a">10065</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI179_SHIFT                 0u</span></div>
<div class="line"><a name="l10066"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab3d1a9885e35b190e5d950794a87f506">10066</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI179_WIDTH                 8u</span></div>
<div class="line"><a name="l10067"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5bd4c16d2bca58003cc3bd595b2fc684">10067</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI179(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI179_SHIFT))&amp;S32_NVIC_IP_PRI179_MASK)</span></div>
<div class="line"><a name="l10068"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaba69a06b1306d2a49a322662186cde99">10068</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI180_MASK                  0xFFu</span></div>
<div class="line"><a name="l10069"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga52500a18f5779553315f565d5804f0fd">10069</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI180_SHIFT                 0u</span></div>
<div class="line"><a name="l10070"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga112a86361caa63ad082ae9dab133614c">10070</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI180_WIDTH                 8u</span></div>
<div class="line"><a name="l10071"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1d1686167103677dd5d0b6abe6f5b40d">10071</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI180(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI180_SHIFT))&amp;S32_NVIC_IP_PRI180_MASK)</span></div>
<div class="line"><a name="l10072"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae31a36f1ec295647a1aadbc2413659de">10072</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI181_MASK                  0xFFu</span></div>
<div class="line"><a name="l10073"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafe5c5fd78803f94be0d27f9ff50e3937">10073</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI181_SHIFT                 0u</span></div>
<div class="line"><a name="l10074"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacf050f5cb841bd5350f1ea073eda9c95">10074</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI181_WIDTH                 8u</span></div>
<div class="line"><a name="l10075"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae7d535f1794f96a5e8a775f2fc5f9871">10075</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI181(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI181_SHIFT))&amp;S32_NVIC_IP_PRI181_MASK)</span></div>
<div class="line"><a name="l10076"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacb9e5e41f77286a38257bb2a56e621db">10076</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI182_MASK                  0xFFu</span></div>
<div class="line"><a name="l10077"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga03858b3c22e1eade57716fce7213a486">10077</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI182_SHIFT                 0u</span></div>
<div class="line"><a name="l10078"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7e88a9c150bc0082bf6a42787e51927c">10078</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI182_WIDTH                 8u</span></div>
<div class="line"><a name="l10079"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4235b0901ebf0662632fe83ded457e68">10079</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI182(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI182_SHIFT))&amp;S32_NVIC_IP_PRI182_MASK)</span></div>
<div class="line"><a name="l10080"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab3069a1504a326e74c722cb6927a6c15">10080</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI183_MASK                  0xFFu</span></div>
<div class="line"><a name="l10081"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga527450fbe3c56c283e764db2b8beb221">10081</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI183_SHIFT                 0u</span></div>
<div class="line"><a name="l10082"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7066b6136646c053977b90e654439fed">10082</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI183_WIDTH                 8u</span></div>
<div class="line"><a name="l10083"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad6fd445f94af2cb21b94fbfba0dc3a04">10083</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI183(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI183_SHIFT))&amp;S32_NVIC_IP_PRI183_MASK)</span></div>
<div class="line"><a name="l10084"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5994bb849289ddef8f8c9c5789e3b1a9">10084</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI184_MASK                  0xFFu</span></div>
<div class="line"><a name="l10085"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga28ae96dbd55c937d15dd179acb351872">10085</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI184_SHIFT                 0u</span></div>
<div class="line"><a name="l10086"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga91ef588bbf05741d65523c7de71aad80">10086</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI184_WIDTH                 8u</span></div>
<div class="line"><a name="l10087"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad455f6002e151cd56738c4b00c852bb3">10087</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI184(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI184_SHIFT))&amp;S32_NVIC_IP_PRI184_MASK)</span></div>
<div class="line"><a name="l10088"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab9701c36882f43ecade677f662874d91">10088</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI185_MASK                  0xFFu</span></div>
<div class="line"><a name="l10089"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1465a2f20c7c3d22c56fcf726e2c8a57">10089</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI185_SHIFT                 0u</span></div>
<div class="line"><a name="l10090"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac5c55b725eca74ed5d7d533b663e41ee">10090</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI185_WIDTH                 8u</span></div>
<div class="line"><a name="l10091"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8b064cf0abaad8d69cc0b2df9f54e5a0">10091</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI185(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI185_SHIFT))&amp;S32_NVIC_IP_PRI185_MASK)</span></div>
<div class="line"><a name="l10092"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4c83d9bb1f800d6cf4aefde41ecddc7a">10092</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI186_MASK                  0xFFu</span></div>
<div class="line"><a name="l10093"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae1ebb5af130f551c42a2758a25431251">10093</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI186_SHIFT                 0u</span></div>
<div class="line"><a name="l10094"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga872be418a4f1b618f5712d239c6d18bc">10094</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI186_WIDTH                 8u</span></div>
<div class="line"><a name="l10095"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga901c726e968fa2490bed616fd5495b87">10095</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI186(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI186_SHIFT))&amp;S32_NVIC_IP_PRI186_MASK)</span></div>
<div class="line"><a name="l10096"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5bd9c8e190edf0e025bce73cc698cf62">10096</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI187_MASK                  0xFFu</span></div>
<div class="line"><a name="l10097"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d89d7327836893b2dbc317405835f05">10097</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI187_SHIFT                 0u</span></div>
<div class="line"><a name="l10098"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3f3fae1ddcb391b0862b41a696cc1c6d">10098</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI187_WIDTH                 8u</span></div>
<div class="line"><a name="l10099"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2484be6fe7581458f0e5c0d6a5a76ef2">10099</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI187(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI187_SHIFT))&amp;S32_NVIC_IP_PRI187_MASK)</span></div>
<div class="line"><a name="l10100"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabc70e8096acbe430d435da59dd9ed808">10100</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI188_MASK                  0xFFu</span></div>
<div class="line"><a name="l10101"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga496c480ad4ee12aa0578806264be6545">10101</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI188_SHIFT                 0u</span></div>
<div class="line"><a name="l10102"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga888affcc5aa39af001e6fb723a33aa0e">10102</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI188_WIDTH                 8u</span></div>
<div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6dcc94e653f10b8bb02b2c97370c0355">10103</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI188(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI188_SHIFT))&amp;S32_NVIC_IP_PRI188_MASK)</span></div>
<div class="line"><a name="l10104"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafe4db85ef48ad4cbd51ef2c9da99a34e">10104</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI189_MASK                  0xFFu</span></div>
<div class="line"><a name="l10105"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac75f3f661a6eca5c4aec822f8cf4b146">10105</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI189_SHIFT                 0u</span></div>
<div class="line"><a name="l10106"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga24330dc6baf6369a149bf9d6d884e5c9">10106</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI189_WIDTH                 8u</span></div>
<div class="line"><a name="l10107"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7f3fb3ff85be4da207dee4e4b1aea081">10107</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI189(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI189_SHIFT))&amp;S32_NVIC_IP_PRI189_MASK)</span></div>
<div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga31f3b93ee8817674119af3995c89c497">10108</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI190_MASK                  0xFFu</span></div>
<div class="line"><a name="l10109"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga64ade9d54dd98a23075472a106df7dfd">10109</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI190_SHIFT                 0u</span></div>
<div class="line"><a name="l10110"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf7895ec26c9c4db071ab5ff03c9ca3ad">10110</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI190_WIDTH                 8u</span></div>
<div class="line"><a name="l10111"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2806bbe597a34bfee689524e6d283cd5">10111</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI190(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI190_SHIFT))&amp;S32_NVIC_IP_PRI190_MASK)</span></div>
<div class="line"><a name="l10112"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2c12c318078913383f0ea4aed62c31da">10112</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI191_MASK                  0xFFu</span></div>
<div class="line"><a name="l10113"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaca4881aa3aadf53d0271d7e532ca7ba4">10113</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI191_SHIFT                 0u</span></div>
<div class="line"><a name="l10114"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafac3cdd56349c7c67e6962d79c0dbaea">10114</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI191_WIDTH                 8u</span></div>
<div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8f837703ca74c2b9be6c96a50fd9041e">10115</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI191(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI191_SHIFT))&amp;S32_NVIC_IP_PRI191_MASK)</span></div>
<div class="line"><a name="l10116"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga552537030b9d729bd37e6504f5ed5ba8">10116</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI192_MASK                  0xFFu</span></div>
<div class="line"><a name="l10117"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaff92ada36b61c177209c070520316754">10117</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI192_SHIFT                 0u</span></div>
<div class="line"><a name="l10118"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadec01cce5e05df094b1fd5ea7fb4d645">10118</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI192_WIDTH                 8u</span></div>
<div class="line"><a name="l10119"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga719ea6673c05256f6639b69ae9313cec">10119</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI192(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI192_SHIFT))&amp;S32_NVIC_IP_PRI192_MASK)</span></div>
<div class="line"><a name="l10120"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab664c245b25f18a8fe8380d373e2a6f1">10120</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI193_MASK                  0xFFu</span></div>
<div class="line"><a name="l10121"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7e1da836f09c9d590e00210cfb73a364">10121</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI193_SHIFT                 0u</span></div>
<div class="line"><a name="l10122"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab2efad0b61a44ff49488a6737f419756">10122</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI193_WIDTH                 8u</span></div>
<div class="line"><a name="l10123"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5b3f83ceb649da52a1f022297747e1c7">10123</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI193(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI193_SHIFT))&amp;S32_NVIC_IP_PRI193_MASK)</span></div>
<div class="line"><a name="l10124"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1e27369d705c2b3898feb31925623835">10124</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI194_MASK                  0xFFu</span></div>
<div class="line"><a name="l10125"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab48d5439e31e1851f32b9fff45cee0fc">10125</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI194_SHIFT                 0u</span></div>
<div class="line"><a name="l10126"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0e26e3ea13b3b7650de25809f87a8168">10126</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI194_WIDTH                 8u</span></div>
<div class="line"><a name="l10127"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9a95e362c873812cd144b9df0505bf7e">10127</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI194(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI194_SHIFT))&amp;S32_NVIC_IP_PRI194_MASK)</span></div>
<div class="line"><a name="l10128"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6e4b4e11c249216efc75b4a9315bd000">10128</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI195_MASK                  0xFFu</span></div>
<div class="line"><a name="l10129"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7ce5b30692dcc0aa37cb4d8acdeffba7">10129</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI195_SHIFT                 0u</span></div>
<div class="line"><a name="l10130"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga95f913c038d0b9b1c67f959ecb9e8dfe">10130</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI195_WIDTH                 8u</span></div>
<div class="line"><a name="l10131"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gacf5cfc579d9b65c825872c04ee5ab83b">10131</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI195(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI195_SHIFT))&amp;S32_NVIC_IP_PRI195_MASK)</span></div>
<div class="line"><a name="l10132"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga47c9fa2d19d2b89308d70ca43b06c63f">10132</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI196_MASK                  0xFFu</span></div>
<div class="line"><a name="l10133"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8b1691ce9050f2442e6b0876cdb35c8d">10133</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI196_SHIFT                 0u</span></div>
<div class="line"><a name="l10134"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79fecd8b070e7cc861d2c2f7f6c670e1">10134</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI196_WIDTH                 8u</span></div>
<div class="line"><a name="l10135"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa5fc6bddfeb9aec173b0440f2ab9c925">10135</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI196(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI196_SHIFT))&amp;S32_NVIC_IP_PRI196_MASK)</span></div>
<div class="line"><a name="l10136"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa315574e6f8eb51cf6a71080b47ae19f">10136</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI197_MASK                  0xFFu</span></div>
<div class="line"><a name="l10137"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac200a97578b60e3f6c515ac06eabf2e6">10137</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI197_SHIFT                 0u</span></div>
<div class="line"><a name="l10138"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab6ee7fb1b182df2c7fada46ade587a9d">10138</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI197_WIDTH                 8u</span></div>
<div class="line"><a name="l10139"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae1cb0853f02acbcc449bcd1c7e47cbb7">10139</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI197(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI197_SHIFT))&amp;S32_NVIC_IP_PRI197_MASK)</span></div>
<div class="line"><a name="l10140"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf0ef68009c87f7eb4816665373fd3ecf">10140</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI198_MASK                  0xFFu</span></div>
<div class="line"><a name="l10141"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga43a5df6ef1b7f258c4777102b02f20cf">10141</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI198_SHIFT                 0u</span></div>
<div class="line"><a name="l10142"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6347a9579d8064c6c3677caf70e0e520">10142</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI198_WIDTH                 8u</span></div>
<div class="line"><a name="l10143"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga81fd34ad3bdc37797be594d866fae163">10143</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI198(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI198_SHIFT))&amp;S32_NVIC_IP_PRI198_MASK)</span></div>
<div class="line"><a name="l10144"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaa5941d9f04e0902cfd553380e667ebb">10144</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI199_MASK                  0xFFu</span></div>
<div class="line"><a name="l10145"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa4fb83e6c0b8e477a0c1066783f35c8e">10145</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI199_SHIFT                 0u</span></div>
<div class="line"><a name="l10146"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaedd506bda60dd48da48d979ad3cc753f">10146</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI199_WIDTH                 8u</span></div>
<div class="line"><a name="l10147"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga336fe9e9d89f40b9e2696daaae988f17">10147</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI199(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI199_SHIFT))&amp;S32_NVIC_IP_PRI199_MASK)</span></div>
<div class="line"><a name="l10148"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga22550e55d343d73223e3e80e83032d29">10148</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI200_MASK                  0xFFu</span></div>
<div class="line"><a name="l10149"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac8699b697403158f58efe2a3003120be">10149</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI200_SHIFT                 0u</span></div>
<div class="line"><a name="l10150"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7f20176c710ff11c67edd791e84e8994">10150</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI200_WIDTH                 8u</span></div>
<div class="line"><a name="l10151"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad8a895de3deabc1cd1a0178902b92b50">10151</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI200(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI200_SHIFT))&amp;S32_NVIC_IP_PRI200_MASK)</span></div>
<div class="line"><a name="l10152"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa07b40a35e06cdd3aa5757ef2fd5a991">10152</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI201_MASK                  0xFFu</span></div>
<div class="line"><a name="l10153"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7bafc43c2773fe424f3070a6bcd3984e">10153</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI201_SHIFT                 0u</span></div>
<div class="line"><a name="l10154"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga27f271e6de50aa5484566060d6be9f65">10154</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI201_WIDTH                 8u</span></div>
<div class="line"><a name="l10155"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2db110de53699f0eeeeb1e291cf5ca0e">10155</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI201(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI201_SHIFT))&amp;S32_NVIC_IP_PRI201_MASK)</span></div>
<div class="line"><a name="l10156"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7b03998626ab20439d8e30f086bf9645">10156</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI202_MASK                  0xFFu</span></div>
<div class="line"><a name="l10157"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa7e67b7b1022583e90809d2f957beeb4">10157</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI202_SHIFT                 0u</span></div>
<div class="line"><a name="l10158"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga00c057e6d28792766578474e79cb6f4f">10158</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI202_WIDTH                 8u</span></div>
<div class="line"><a name="l10159"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0c57f24416524d1e4544fa02d83feb31">10159</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI202(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI202_SHIFT))&amp;S32_NVIC_IP_PRI202_MASK)</span></div>
<div class="line"><a name="l10160"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga183470d9146ed982989e95b931478910">10160</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI203_MASK                  0xFFu</span></div>
<div class="line"><a name="l10161"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae525d778f551ed8cb1e4d4267443a0c0">10161</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI203_SHIFT                 0u</span></div>
<div class="line"><a name="l10162"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79d57276da6aad06f46befa80db39345">10162</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI203_WIDTH                 8u</span></div>
<div class="line"><a name="l10163"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2cb11564597e7d75ced62ed2b7529b3b">10163</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI203(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI203_SHIFT))&amp;S32_NVIC_IP_PRI203_MASK)</span></div>
<div class="line"><a name="l10164"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa67f2c3e9de2696ab9cadc6158451b2f">10164</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI204_MASK                  0xFFu</span></div>
<div class="line"><a name="l10165"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab5e1a686aa8e11ca2ee3c9e2e2487090">10165</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI204_SHIFT                 0u</span></div>
<div class="line"><a name="l10166"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8e91ff344a3795101bc3c2cb28894be7">10166</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI204_WIDTH                 8u</span></div>
<div class="line"><a name="l10167"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaee5bbbf793d4b1383f8156e970eb1a62">10167</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI204(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI204_SHIFT))&amp;S32_NVIC_IP_PRI204_MASK)</span></div>
<div class="line"><a name="l10168"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab6e17ed38c82c2ffa9a6882f516dc520">10168</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI205_MASK                  0xFFu</span></div>
<div class="line"><a name="l10169"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6e36963b8249f62aa6c06f34cc2d5258">10169</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI205_SHIFT                 0u</span></div>
<div class="line"><a name="l10170"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf54793646c5017f984e653a620919d68">10170</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI205_WIDTH                 8u</span></div>
<div class="line"><a name="l10171"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac2e7ef920c5ec0aa8584e77555d6d594">10171</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI205(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI205_SHIFT))&amp;S32_NVIC_IP_PRI205_MASK)</span></div>
<div class="line"><a name="l10172"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0f7e40d507e6604e8214152c7a6476cc">10172</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI206_MASK                  0xFFu</span></div>
<div class="line"><a name="l10173"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaca3218d8854570267e5031bd9742e79b">10173</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI206_SHIFT                 0u</span></div>
<div class="line"><a name="l10174"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d23cb8a4b93b546f55c075d0ca0cce0">10174</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI206_WIDTH                 8u</span></div>
<div class="line"><a name="l10175"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac72999a6809dee9b3617025947a67c03">10175</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI206(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI206_SHIFT))&amp;S32_NVIC_IP_PRI206_MASK)</span></div>
<div class="line"><a name="l10176"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga255e6fee8b6d41e53cf40cc68ff1075e">10176</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI207_MASK                  0xFFu</span></div>
<div class="line"><a name="l10177"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabf29ab708404e01e655c54abcf3e3aa5">10177</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI207_SHIFT                 0u</span></div>
<div class="line"><a name="l10178"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8773e01d7b5a77aefe91a4d70bf2cfb9">10178</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI207_WIDTH                 8u</span></div>
<div class="line"><a name="l10179"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaba3ecab03dda403516bc72be201bcd31">10179</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI207(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI207_SHIFT))&amp;S32_NVIC_IP_PRI207_MASK)</span></div>
<div class="line"><a name="l10180"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0b6f90d547d95d0411bb15eda2db94e1">10180</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI208_MASK                  0xFFu</span></div>
<div class="line"><a name="l10181"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab52e6190700f341a06deb504699e48b7">10181</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI208_SHIFT                 0u</span></div>
<div class="line"><a name="l10182"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa7021277cd3a979b617a544271b585a1">10182</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI208_WIDTH                 8u</span></div>
<div class="line"><a name="l10183"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga23d35130614c1c83c7ce6d170b19986a">10183</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI208(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI208_SHIFT))&amp;S32_NVIC_IP_PRI208_MASK)</span></div>
<div class="line"><a name="l10184"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga353add92e440aa46a487c730f32834f2">10184</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI209_MASK                  0xFFu</span></div>
<div class="line"><a name="l10185"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9427c5a465a05001ac3d579ef9073a33">10185</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI209_SHIFT                 0u</span></div>
<div class="line"><a name="l10186"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0b01908527215a338d289013167f7c25">10186</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI209_WIDTH                 8u</span></div>
<div class="line"><a name="l10187"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0ba5909de64a3422f70d49b1e87656b1">10187</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI209(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI209_SHIFT))&amp;S32_NVIC_IP_PRI209_MASK)</span></div>
<div class="line"><a name="l10188"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga27d67c716231747f30129121eb63489a">10188</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI210_MASK                  0xFFu</span></div>
<div class="line"><a name="l10189"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga44e5c246422f4654b20b83d19472d13d">10189</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI210_SHIFT                 0u</span></div>
<div class="line"><a name="l10190"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafdd3189a7ea4b240eef5902b3827b8ae">10190</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI210_WIDTH                 8u</span></div>
<div class="line"><a name="l10191"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0eedddc26ffc8fd25fd186356130f3da">10191</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI210(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI210_SHIFT))&amp;S32_NVIC_IP_PRI210_MASK)</span></div>
<div class="line"><a name="l10192"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab7cb8d3e0fdf6018d30bcbe96be08a49">10192</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI211_MASK                  0xFFu</span></div>
<div class="line"><a name="l10193"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7641180ba7647c4c6286d216575ee9a9">10193</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI211_SHIFT                 0u</span></div>
<div class="line"><a name="l10194"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga94070d38576164a14604b63af0f15614">10194</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI211_WIDTH                 8u</span></div>
<div class="line"><a name="l10195"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6d41bdca245f7785b73b86163c4cea71">10195</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI211(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI211_SHIFT))&amp;S32_NVIC_IP_PRI211_MASK)</span></div>
<div class="line"><a name="l10196"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa1fcc38477e3ab01e7a7a840e807ce0c">10196</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI212_MASK                  0xFFu</span></div>
<div class="line"><a name="l10197"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1f46ca6441f5a87bcdd24f5831a8ba79">10197</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI212_SHIFT                 0u</span></div>
<div class="line"><a name="l10198"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad6f826ba394d7a37681a356daaec0084">10198</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI212_WIDTH                 8u</span></div>
<div class="line"><a name="l10199"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1bcad1f1e76326dbbf18eb48f592a5c9">10199</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI212(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI212_SHIFT))&amp;S32_NVIC_IP_PRI212_MASK)</span></div>
<div class="line"><a name="l10200"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7ca969df075eedf0ea1ef95eb51f35a6">10200</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI213_MASK                  0xFFu</span></div>
<div class="line"><a name="l10201"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga426ccc221fa3f971a983fd69236022d4">10201</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI213_SHIFT                 0u</span></div>
<div class="line"><a name="l10202"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga54f4daf852f913086524991377a4a1de">10202</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI213_WIDTH                 8u</span></div>
<div class="line"><a name="l10203"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadf294581425ff32710fb6cae419b343e">10203</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI213(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI213_SHIFT))&amp;S32_NVIC_IP_PRI213_MASK)</span></div>
<div class="line"><a name="l10204"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf24ba70ceea58d57cd2393cab7badcae">10204</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI214_MASK                  0xFFu</span></div>
<div class="line"><a name="l10205"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1dc4f74a3b86a9e1e97129e254d0601d">10205</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI214_SHIFT                 0u</span></div>
<div class="line"><a name="l10206"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga32c680501f7bf0be28589bd9bdda573e">10206</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI214_WIDTH                 8u</span></div>
<div class="line"><a name="l10207"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae10998c38359bb65aa03db596c3f399f">10207</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI214(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI214_SHIFT))&amp;S32_NVIC_IP_PRI214_MASK)</span></div>
<div class="line"><a name="l10208"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga43ecd2fdd3568a686e0be3f948989d5e">10208</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI215_MASK                  0xFFu</span></div>
<div class="line"><a name="l10209"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf7d9ff02b598ccd5b2d5dc8fd12a8da1">10209</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI215_SHIFT                 0u</span></div>
<div class="line"><a name="l10210"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8ed7cbca2661ed9583ffc76d50eed4cf">10210</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI215_WIDTH                 8u</span></div>
<div class="line"><a name="l10211"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga05e6299e7096a941382a1029c8758abb">10211</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI215(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI215_SHIFT))&amp;S32_NVIC_IP_PRI215_MASK)</span></div>
<div class="line"><a name="l10212"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga81fd92ce6d46272ca3b03e2606f1ee3e">10212</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI216_MASK                  0xFFu</span></div>
<div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaec0ea71b449cbef8deed8aa9acaca484">10213</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI216_SHIFT                 0u</span></div>
<div class="line"><a name="l10214"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga813d17c1ae14932fcc38f37fe6c7d15d">10214</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI216_WIDTH                 8u</span></div>
<div class="line"><a name="l10215"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9bb5014449a2ea9f5cabe7fac6ccdceb">10215</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI216(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI216_SHIFT))&amp;S32_NVIC_IP_PRI216_MASK)</span></div>
<div class="line"><a name="l10216"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4346a67bef5f95beb4fa166ebb0a3ba8">10216</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI217_MASK                  0xFFu</span></div>
<div class="line"><a name="l10217"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaef9691ecd423d7f611a517ab2a0bede3">10217</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI217_SHIFT                 0u</span></div>
<div class="line"><a name="l10218"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga428716c7ec3226719b033e2f31ae33b6">10218</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI217_WIDTH                 8u</span></div>
<div class="line"><a name="l10219"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf2cfbf07eed3519ab49afdade9a64a31">10219</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI217(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI217_SHIFT))&amp;S32_NVIC_IP_PRI217_MASK)</span></div>
<div class="line"><a name="l10220"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga785105e88f9ecd45bfaa0d1652f2975d">10220</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI218_MASK                  0xFFu</span></div>
<div class="line"><a name="l10221"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2e992f70e3725709507b303f64e3a06e">10221</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI218_SHIFT                 0u</span></div>
<div class="line"><a name="l10222"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga74b8c81692ef220d1b93bc84974f535f">10222</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI218_WIDTH                 8u</span></div>
<div class="line"><a name="l10223"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga09a56360ce4bf87a30895b0e1a72f4fa">10223</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI218(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI218_SHIFT))&amp;S32_NVIC_IP_PRI218_MASK)</span></div>
<div class="line"><a name="l10224"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae98af4a36f77cabb5d933aa8853d7109">10224</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI219_MASK                  0xFFu</span></div>
<div class="line"><a name="l10225"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga791ad783d6538087caca7811592511d7">10225</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI219_SHIFT                 0u</span></div>
<div class="line"><a name="l10226"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadbf130ce52ff31c3cd44a328d9cafbe3">10226</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI219_WIDTH                 8u</span></div>
<div class="line"><a name="l10227"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga4768cc933a39e1ae28e448cad9c8a609">10227</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI219(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI219_SHIFT))&amp;S32_NVIC_IP_PRI219_MASK)</span></div>
<div class="line"><a name="l10228"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga05f60ffb12cb24377e34db27e25a7004">10228</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI220_MASK                  0xFFu</span></div>
<div class="line"><a name="l10229"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga31a42481014d64c7c9d7cc3597f86885">10229</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI220_SHIFT                 0u</span></div>
<div class="line"><a name="l10230"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga065ee9e9b80e10f33d7bab1162b99196">10230</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI220_WIDTH                 8u</span></div>
<div class="line"><a name="l10231"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf0015222341bf49af77e532dea8941cc">10231</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI220(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI220_SHIFT))&amp;S32_NVIC_IP_PRI220_MASK)</span></div>
<div class="line"><a name="l10232"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad5a806a27c3c3300fbf0014451ad61d3">10232</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI221_MASK                  0xFFu</span></div>
<div class="line"><a name="l10233"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8fc654c4e8baa700576622cf216f4686">10233</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI221_SHIFT                 0u</span></div>
<div class="line"><a name="l10234"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9a3bae6f2e22bae87506606e3d0687bd">10234</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI221_WIDTH                 8u</span></div>
<div class="line"><a name="l10235"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga73bda1e80e207da03535d3aa28cbec56">10235</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI221(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI221_SHIFT))&amp;S32_NVIC_IP_PRI221_MASK)</span></div>
<div class="line"><a name="l10236"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaae738de8821df8e27a462c1ae6ae57ff">10236</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI222_MASK                  0xFFu</span></div>
<div class="line"><a name="l10237"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafb66c9d4036fd2f3c7e20f31289c1f66">10237</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI222_SHIFT                 0u</span></div>
<div class="line"><a name="l10238"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga810a64be2ac740f47b1eefd542143f7f">10238</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI222_WIDTH                 8u</span></div>
<div class="line"><a name="l10239"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga11504e725e2dd24963f0e345e61c0d1f">10239</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI222(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI222_SHIFT))&amp;S32_NVIC_IP_PRI222_MASK)</span></div>
<div class="line"><a name="l10240"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga425157fcd6a3395767f4462fb6509109">10240</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI223_MASK                  0xFFu</span></div>
<div class="line"><a name="l10241"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga12f192b81504788c88b9dcfb8638d1dc">10241</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI223_SHIFT                 0u</span></div>
<div class="line"><a name="l10242"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2379bc5b12e3f341a57ec7cd891244f9">10242</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI223_WIDTH                 8u</span></div>
<div class="line"><a name="l10243"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad192e9f48386f598e68d682d6d456fc0">10243</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI223(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI223_SHIFT))&amp;S32_NVIC_IP_PRI223_MASK)</span></div>
<div class="line"><a name="l10244"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga602f362114a7f01ab5bed77c6d45532f">10244</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI224_MASK                  0xFFu</span></div>
<div class="line"><a name="l10245"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafb698a4f7085d78af71e2e60972f80a1">10245</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI224_SHIFT                 0u</span></div>
<div class="line"><a name="l10246"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaec6984b08dcca80b27a00cc17083972d">10246</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI224_WIDTH                 8u</span></div>
<div class="line"><a name="l10247"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga23cecfdb2c1ecf6609bbc4932d48f6a0">10247</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI224(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI224_SHIFT))&amp;S32_NVIC_IP_PRI224_MASK)</span></div>
<div class="line"><a name="l10248"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabb96a7ffbbec5f78e48eaed962e5af78">10248</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI225_MASK                  0xFFu</span></div>
<div class="line"><a name="l10249"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad1f8552e187e6277de21788aef88d5c7">10249</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI225_SHIFT                 0u</span></div>
<div class="line"><a name="l10250"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaaee75330800a28a28098e00ce7fbfdd5">10250</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI225_WIDTH                 8u</span></div>
<div class="line"><a name="l10251"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac4b991500fd7fddfe5ce531e3178a808">10251</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI225(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI225_SHIFT))&amp;S32_NVIC_IP_PRI225_MASK)</span></div>
<div class="line"><a name="l10252"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa8a0131060c9cf6614604667bed6f946">10252</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI226_MASK                  0xFFu</span></div>
<div class="line"><a name="l10253"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabf24ad25a1584c1e2bd868a543cfd544">10253</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI226_SHIFT                 0u</span></div>
<div class="line"><a name="l10254"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf498d30257f06ef6a218da23e7b37409">10254</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI226_WIDTH                 8u</span></div>
<div class="line"><a name="l10255"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2115dae6e033be976c54a1a84662aa4e">10255</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI226(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI226_SHIFT))&amp;S32_NVIC_IP_PRI226_MASK)</span></div>
<div class="line"><a name="l10256"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf6d6724e6a2ec850471a6a654d7c3e90">10256</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI227_MASK                  0xFFu</span></div>
<div class="line"><a name="l10257"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga405679aeb20fe887e666c2aa6e1bd474">10257</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI227_SHIFT                 0u</span></div>
<div class="line"><a name="l10258"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2e09ba043a908bf054a80f76343d3cfd">10258</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI227_WIDTH                 8u</span></div>
<div class="line"><a name="l10259"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga66780e5ad539f829920c0311f4a610e3">10259</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI227(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI227_SHIFT))&amp;S32_NVIC_IP_PRI227_MASK)</span></div>
<div class="line"><a name="l10260"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga143b362c98ed3ab9cbfe3ce06e4c148d">10260</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI228_MASK                  0xFFu</span></div>
<div class="line"><a name="l10261"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaed7487e26d067e9de8a26d3992af0861">10261</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI228_SHIFT                 0u</span></div>
<div class="line"><a name="l10262"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaecc3514a5fc60c37edc599c6353dd330">10262</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI228_WIDTH                 8u</span></div>
<div class="line"><a name="l10263"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab516db1fb083ee1670a053b7207d4849">10263</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI228(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI228_SHIFT))&amp;S32_NVIC_IP_PRI228_MASK)</span></div>
<div class="line"><a name="l10264"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5a2f1409ad4f80d368f35eece47b60ad">10264</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI229_MASK                  0xFFu</span></div>
<div class="line"><a name="l10265"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf1515441731234f7f9e13d2fd2b32b94">10265</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI229_SHIFT                 0u</span></div>
<div class="line"><a name="l10266"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad3980941241c1d382a52ee53f824990e">10266</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI229_WIDTH                 8u</span></div>
<div class="line"><a name="l10267"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga344f8dcce2fb26bf7e9968db9c1d2cbd">10267</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI229(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI229_SHIFT))&amp;S32_NVIC_IP_PRI229_MASK)</span></div>
<div class="line"><a name="l10268"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga33d22032a983c11ce8961a59f771d1d4">10268</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI230_MASK                  0xFFu</span></div>
<div class="line"><a name="l10269"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga18e33dd0926aca2552021cf4d3c9dd92">10269</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI230_SHIFT                 0u</span></div>
<div class="line"><a name="l10270"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9f6d5946c131251d8dfd5005a41fc09b">10270</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI230_WIDTH                 8u</span></div>
<div class="line"><a name="l10271"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad67996ee7e25f456f72c5ba6a44c35d1">10271</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI230(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI230_SHIFT))&amp;S32_NVIC_IP_PRI230_MASK)</span></div>
<div class="line"><a name="l10272"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga79a30bd2399c7f22f2fd8ad1218d4a2b">10272</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI231_MASK                  0xFFu</span></div>
<div class="line"><a name="l10273"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga628641e126e5114a9d2fff8f09315189">10273</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI231_SHIFT                 0u</span></div>
<div class="line"><a name="l10274"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga23b28da4a9de59c3b42f9596988b2d79">10274</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI231_WIDTH                 8u</span></div>
<div class="line"><a name="l10275"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8097d0dc67a0b229e6ab36b02c97c240">10275</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI231(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI231_SHIFT))&amp;S32_NVIC_IP_PRI231_MASK)</span></div>
<div class="line"><a name="l10276"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab19690605a81a7ad3ab6c506494b8d90">10276</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI232_MASK                  0xFFu</span></div>
<div class="line"><a name="l10277"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2522b895e91350ed6c3747fbb4e59a3e">10277</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI232_SHIFT                 0u</span></div>
<div class="line"><a name="l10278"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5e54994939d4fa2492ccb39d14ecfed2">10278</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI232_WIDTH                 8u</span></div>
<div class="line"><a name="l10279"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaeb0fa5443b95e03f07ecfdd8a15a07e7">10279</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI232(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI232_SHIFT))&amp;S32_NVIC_IP_PRI232_MASK)</span></div>
<div class="line"><a name="l10280"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gae6aa2dce63c41cfa6432d2b3531d8621">10280</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI233_MASK                  0xFFu</span></div>
<div class="line"><a name="l10281"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga18649ac27e04e54ef3e2141eb8d20dd8">10281</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI233_SHIFT                 0u</span></div>
<div class="line"><a name="l10282"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaea938d6ef32fe22d444487409c7ce8df">10282</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI233_WIDTH                 8u</span></div>
<div class="line"><a name="l10283"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9953757fda7cb6232b374fb82b70258c">10283</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI233(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI233_SHIFT))&amp;S32_NVIC_IP_PRI233_MASK)</span></div>
<div class="line"><a name="l10284"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga35cd99c92c3622937a9611a7f77164d1">10284</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI234_MASK                  0xFFu</span></div>
<div class="line"><a name="l10285"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga50bdccccf849e4dca7bf42f5597c4bf9">10285</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI234_SHIFT                 0u</span></div>
<div class="line"><a name="l10286"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga6eb3333dc29ee490b109d695a603e3fc">10286</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI234_WIDTH                 8u</span></div>
<div class="line"><a name="l10287"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2036bcd34fd70361557e595f5f4161d6">10287</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI234(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI234_SHIFT))&amp;S32_NVIC_IP_PRI234_MASK)</span></div>
<div class="line"><a name="l10288"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga33b765c1dc0ffd08124e1d6a80b7108c">10288</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI235_MASK                  0xFFu</span></div>
<div class="line"><a name="l10289"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5c18f4c00c91371e790b20d7f5ebff53">10289</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI235_SHIFT                 0u</span></div>
<div class="line"><a name="l10290"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5a36e00aac7b38e01af638fb873f1f6f">10290</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI235_WIDTH                 8u</span></div>
<div class="line"><a name="l10291"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga49ca0e0e7bc4964bef9c7d3dd68d1770">10291</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI235(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI235_SHIFT))&amp;S32_NVIC_IP_PRI235_MASK)</span></div>
<div class="line"><a name="l10292"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga69ab3c37fb57b74c08616d4c6e988552">10292</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI236_MASK                  0xFFu</span></div>
<div class="line"><a name="l10293"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga90d6029cbd8b3c5f5427675bb63b9a77">10293</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI236_SHIFT                 0u</span></div>
<div class="line"><a name="l10294"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab6d0a8193e41a5ff22b7befcbccbb170">10294</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI236_WIDTH                 8u</span></div>
<div class="line"><a name="l10295"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9be18fe84a7b2a121d1903d30910847d">10295</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI236(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI236_SHIFT))&amp;S32_NVIC_IP_PRI236_MASK)</span></div>
<div class="line"><a name="l10296"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga03eb215a6824f4dd29c7b838436eff99">10296</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI237_MASK                  0xFFu</span></div>
<div class="line"><a name="l10297"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2a3e85cdf4b81ca5d239fbd19e95e197">10297</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI237_SHIFT                 0u</span></div>
<div class="line"><a name="l10298"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaf14c961dd8ee81e4cb43561795f7b519">10298</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI237_WIDTH                 8u</span></div>
<div class="line"><a name="l10299"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad40858bb7063f8899446bd4e46cbdc7a">10299</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI237(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI237_SHIFT))&amp;S32_NVIC_IP_PRI237_MASK)</span></div>
<div class="line"><a name="l10300"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga13a7fda52c29bf520202a6e9b22c047c">10300</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI238_MASK                  0xFFu</span></div>
<div class="line"><a name="l10301"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8d4bfb7064c0f487baf8044b73328faf">10301</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI238_SHIFT                 0u</span></div>
<div class="line"><a name="l10302"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad76192d57ca55c369bedfa3d953e5062">10302</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI238_WIDTH                 8u</span></div>
<div class="line"><a name="l10303"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8377d94400585d0c6e6260dd5df94012">10303</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI238(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI238_SHIFT))&amp;S32_NVIC_IP_PRI238_MASK)</span></div>
<div class="line"><a name="l10304"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab248334581d59f6e70f908b34ee4774c">10304</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI239_MASK                  0xFFu</span></div>
<div class="line"><a name="l10305"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5cdb5a6e3b31676b45da6e7b947075a8">10305</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI239_SHIFT                 0u</span></div>
<div class="line"><a name="l10306"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5debfa6c09a9528c2573a77d61e322c6">10306</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI239_WIDTH                 8u</span></div>
<div class="line"><a name="l10307"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa1ad48448c567bb01bdf8b01e06f52ed">10307</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI239(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI239_SHIFT))&amp;S32_NVIC_IP_PRI239_MASK)</span></div>
<div class="line"><a name="l10308"></a><span class="lineno">10308</span>&#160;<span class="comment">/* STIR Bit Fields */</span></div>
<div class="line"><a name="l10309"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gab9560050ca684b4e0fada8e02ac90c52">10309</a></span>&#160;<span class="preprocessor">#define S32_NVIC_STIR_INTID_MASK                 0x1FFu</span></div>
<div class="line"><a name="l10310"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga54941f9eec088baf178b0844c03d0773">10310</a></span>&#160;<span class="preprocessor">#define S32_NVIC_STIR_INTID_SHIFT                0u</span></div>
<div class="line"><a name="l10311"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gabe4f982b3422472fde810cd5d2a65fde">10311</a></span>&#160;<span class="preprocessor">#define S32_NVIC_STIR_INTID_WIDTH                9u</span></div>
<div class="line"><a name="l10312"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gafc20e906a38d80e4ee66e1077b299f75">10312</a></span>&#160;<span class="preprocessor">#define S32_NVIC_STIR_INTID(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_STIR_INTID_SHIFT))&amp;S32_NVIC_STIR_INTID_MASK)</span></div>
<div class="line"><a name="l10313"></a><span class="lineno">10313</span>&#160; <span class="comment">/* end of group S32_NVIC_Register_Masks */</span></div>
<div class="line"><a name="l10317"></a><span class="lineno">10317</span>&#160;</div>
<div class="line"><a name="l10318"></a><span class="lineno">10318</span>&#160; <span class="comment">/* end of group S32_NVIC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l10322"></a><span class="lineno">10322</span>&#160;</div>
<div class="line"><a name="l10323"></a><span class="lineno">10323</span>&#160;</div>
<div class="line"><a name="l10324"></a><span class="lineno">10324</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10325"></a><span class="lineno">10325</span>&#160;<span class="comment">   -- S32_SCB Peripheral Access Layer</span></div>
<div class="line"><a name="l10326"></a><span class="lineno">10326</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10327"></a><span class="lineno">10327</span>&#160;</div>
<div class="line"><a name="l10337"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html">10337</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l10338"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b">10338</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l10339"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aaeddf37501b77a9840058e3aea6d8619">10339</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#aaeddf37501b77a9840058e3aea6d8619">ACTLR</a>;                             </div>
<div class="line"><a name="l10340"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ab9f88fe5f82d75e61ca9e017c80bcca7">10340</a></span>&#160;       uint8_t RESERVED_1[3316];</div>
<div class="line"><a name="l10341"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a737aa0f12ddcde2b848708ee6673ac77">10341</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a737aa0f12ddcde2b848708ee6673ac77">CPUID</a>;                             </div>
<div class="line"><a name="l10342"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ac6951d0cf6fd1cb046eb05cebd1d0ecd">10342</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ac6951d0cf6fd1cb046eb05cebd1d0ecd">ICSR</a>;                              </div>
<div class="line"><a name="l10343"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a073fd51f685033fe60d20f1a299d6560">10343</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a073fd51f685033fe60d20f1a299d6560">VTOR</a>;                              </div>
<div class="line"><a name="l10344"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a7d93b23abf0d31434a64075472c3c17a">10344</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a7d93b23abf0d31434a64075472c3c17a">AIRCR</a>;                             </div>
<div class="line"><a name="l10345"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aa95c758c7bb3f33e36288bdda2a19e38">10345</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#aa95c758c7bb3f33e36288bdda2a19e38">SCR</a>;                               </div>
<div class="line"><a name="l10346"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ad0a7561ce407ad052568fc58f2e9f546">10346</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ad0a7561ce407ad052568fc58f2e9f546">CCR</a>;                               </div>
<div class="line"><a name="l10347"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a2d40beb0a85783e8e1a441b426dc33b1">10347</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a2d40beb0a85783e8e1a441b426dc33b1">SHPR1</a>;                             </div>
<div class="line"><a name="l10348"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a87a4e54d043a761ed8d26a669971169a">10348</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a87a4e54d043a761ed8d26a669971169a">SHPR2</a>;                             </div>
<div class="line"><a name="l10349"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ae424c80843c26ca6750524d3cb4bdc62">10349</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ae424c80843c26ca6750524d3cb4bdc62">SHPR3</a>;                             </div>
<div class="line"><a name="l10350"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a59e287a993a9a536affdfff96bf1052f">10350</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a59e287a993a9a536affdfff96bf1052f">SHCSR</a>;                             </div>
<div class="line"><a name="l10351"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a286fb3fad9077f9c1e637ded2902d8d2">10351</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a286fb3fad9077f9c1e637ded2902d8d2">CFSR</a>;                              </div>
<div class="line"><a name="l10352"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a7b32cd234ba4a96c61d74b0bf618c2d6">10352</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a7b32cd234ba4a96c61d74b0bf618c2d6">HFSR</a>;                              </div>
<div class="line"><a name="l10353"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a20d6aa8a8d2cd4a160c9d4a5a2c41863">10353</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a20d6aa8a8d2cd4a160c9d4a5a2c41863">DFSR</a>;                              </div>
<div class="line"><a name="l10354"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#af45e56f3921355afc079ccc8655a0915">10354</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#af45e56f3921355afc079ccc8655a0915">MMFAR</a>;                             </div>
<div class="line"><a name="l10355"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ac27f26d05653fd0b4804f41cfce68aca">10355</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ac27f26d05653fd0b4804f41cfce68aca">BFAR</a>;                              </div>
<div class="line"><a name="l10356"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aab42122603060e9d11b3bd54b7a371fa">10356</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#aab42122603060e9d11b3bd54b7a371fa">AFSR</a>;                              </div>
<div class="line"><a name="l10357"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aa7cd5770466bb027d93892d03e7a1672">10357</a></span>&#160;       uint8_t RESERVED_2[72];</div>
<div class="line"><a name="l10358"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a80c19da1cd4893b5f10a8f84d29f66e5">10358</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a80c19da1cd4893b5f10a8f84d29f66e5">CPACR</a>;                             </div>
<div class="line"><a name="l10359"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a5a576827a629dc0a1cadd1f148f7a896">10359</a></span>&#160;       uint8_t RESERVED_3[424];</div>
<div class="line"><a name="l10360"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#afad7be4e8a40c4f0b3b709814ee88a3e">10360</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#afad7be4e8a40c4f0b3b709814ee88a3e">FPCCR</a>;                             </div>
<div class="line"><a name="l10361"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a1f0b1755e53d42e230ff5bc0c2f8d640">10361</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a1f0b1755e53d42e230ff5bc0c2f8d640">FPCAR</a>;                             </div>
<div class="line"><a name="l10362"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ae14d0e4515a5a07073d35d75c07866f2">10362</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ae14d0e4515a5a07073d35d75c07866f2">FPDSCR</a>;                            </div>
<div class="line"><a name="l10363"></a><span class="lineno">10363</span>&#160;} <a class="code" href="struct_s32___s_c_b___type.html">S32_SCB_Type</a>, *<a class="code" href="group___s32___s_c_b___peripheral___access___layer.html#gadfb6bc1776fa1d3fbb4d99b7cef8f5ee">S32_SCB_MemMapPtr</a>;</div>
<div class="line"><a name="l10364"></a><span class="lineno">10364</span>&#160;</div>
<div class="line"><a name="l10366"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga688e160eac1ac0ff693d096a044b4826">10366</a></span>&#160;<span class="preprocessor">#define S32_SCB_INSTANCE_COUNT                   (1u)</span></div>
<div class="line"><a name="l10367"></a><span class="lineno">10367</span>&#160;</div>
<div class="line"><a name="l10368"></a><span class="lineno">10368</span>&#160;</div>
<div class="line"><a name="l10369"></a><span class="lineno">10369</span>&#160;<span class="comment">/* S32_SCB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l10371"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga8d23f23b39f6d6fcef0ede8a91064f53">10371</a></span>&#160;<span class="preprocessor">#define S32_SCB_BASE                             (0xE000E000u)</span></div>
<div class="line"><a name="l10372"></a><span class="lineno">10372</span>&#160;</div>
<div class="line"><a name="l10373"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga77b56122bdf7e6875cd972313ea6d0c1">10373</a></span>&#160;<span class="preprocessor">#define S32_SCB                                  ((S32_SCB_Type *)S32_SCB_BASE)</span></div>
<div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;</div>
<div class="line"><a name="l10375"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga94ea11c52d062a4a9b46de3b3bd299f6">10375</a></span>&#160;<span class="preprocessor">#define S32_SCB_BASE_ADDRS                       { S32_SCB_BASE }</span></div>
<div class="line"><a name="l10376"></a><span class="lineno">10376</span>&#160;</div>
<div class="line"><a name="l10377"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#gacbd2f9d5088f13c08b713d620d33dfb8">10377</a></span>&#160;<span class="preprocessor">#define S32_SCB_BASE_PTRS                        { S32_SCB }</span></div>
<div class="line"><a name="l10378"></a><span class="lineno">10378</span>&#160;</div>
<div class="line"><a name="l10379"></a><span class="lineno">10379</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10380"></a><span class="lineno">10380</span>&#160;<span class="comment">   -- S32_SCB Register Masks</span></div>
<div class="line"><a name="l10381"></a><span class="lineno">10381</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10382"></a><span class="lineno">10382</span>&#160;</div>
<div class="line"><a name="l10388"></a><span class="lineno">10388</span>&#160;<span class="comment">/* ACTLR Bit Fields */</span></div>
<div class="line"><a name="l10389"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf07dac98fde819d8417d351d5c0f7330">10389</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISMCYCINT_MASK            0x1u</span></div>
<div class="line"><a name="l10390"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab62446ffee1ac2ca19670ec8c78e00fe">10390</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISMCYCINT_SHIFT           0u</span></div>
<div class="line"><a name="l10391"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga77aa2e6e8bd2ab68e73779b0199d9803">10391</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISMCYCINT_WIDTH           1u</span></div>
<div class="line"><a name="l10392"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga42fb445f4565c82ffb381e837cf83f8d">10392</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISMCYCINT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISMCYCINT_SHIFT))&amp;S32_SCB_ACTLR_DISMCYCINT_MASK)</span></div>
<div class="line"><a name="l10393"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1c3db6459a14afdb029f9d51ae7eb83f">10393</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISDEFWBUF_MASK            0x2u</span></div>
<div class="line"><a name="l10394"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga99d11bb5059baacb08d8f1306089ebef">10394</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISDEFWBUF_SHIFT           1u</span></div>
<div class="line"><a name="l10395"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga68043c2c26d857ab8daf61feb5952d08">10395</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISDEFWBUF_WIDTH           1u</span></div>
<div class="line"><a name="l10396"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0efceb9632503eb152feb4ec35dbc5f6">10396</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISDEFWBUF(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISDEFWBUF_SHIFT))&amp;S32_SCB_ACTLR_DISDEFWBUF_MASK)</span></div>
<div class="line"><a name="l10397"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5a65b554517d76507728ed9a8626fabc">10397</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFOLD_MASK               0x4u</span></div>
<div class="line"><a name="l10398"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafe34d68ea336296b8ba5d8cc3653c28e">10398</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFOLD_SHIFT              2u</span></div>
<div class="line"><a name="l10399"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga66900e63e5e13cbea24eaa04a6b67bc7">10399</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFOLD_WIDTH              1u</span></div>
<div class="line"><a name="l10400"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf124c15418503b1832c231498c7acce3">10400</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFOLD(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISFOLD_SHIFT))&amp;S32_SCB_ACTLR_DISFOLD_MASK)</span></div>
<div class="line"><a name="l10401"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga36ddfba4caab935490b6bf6a69a45ca4">10401</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFPCA_MASK               0x100u</span></div>
<div class="line"><a name="l10402"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac87ab15a0aa319bef7b82cd7b972346e">10402</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFPCA_SHIFT              8u</span></div>
<div class="line"><a name="l10403"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa4a9bcdfd2985c55ef1bc6d1ce3e9377">10403</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFPCA_WIDTH              1u</span></div>
<div class="line"><a name="l10404"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga05024ffcb8389317390c5de0a30076dc">10404</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFPCA(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISFPCA_SHIFT))&amp;S32_SCB_ACTLR_DISFPCA_MASK)</span></div>
<div class="line"><a name="l10405"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacab2f812efa81494ddc314bca497611a">10405</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISOOFP_MASK               0x200u</span></div>
<div class="line"><a name="l10406"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga56515b9bfeaa0074933c03d36a31bbce">10406</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISOOFP_SHIFT              9u</span></div>
<div class="line"><a name="l10407"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga474a115d4721a9ef20a25f2f7495923d">10407</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISOOFP_WIDTH              1u</span></div>
<div class="line"><a name="l10408"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7fad618d0ca7ce0dd24d88151aedd96c">10408</a></span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISOOFP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISOOFP_SHIFT))&amp;S32_SCB_ACTLR_DISOOFP_MASK)</span></div>
<div class="line"><a name="l10409"></a><span class="lineno">10409</span>&#160;<span class="comment">/* CPUID Bit Fields */</span></div>
<div class="line"><a name="l10410"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae653fe9caa19b85a6068f0c1553ed091">10410</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION_MASK              0xFu</span></div>
<div class="line"><a name="l10411"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab6640b0ca4401869b16806c5874a1531">10411</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION_SHIFT             0u</span></div>
<div class="line"><a name="l10412"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga17e3c9926a535f6d37f7f63289a1bac8">10412</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION_WIDTH             4u</span></div>
<div class="line"><a name="l10413"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa94cf359f08dcbf289d4bc5d476fc3ba">10413</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_REVISION_SHIFT))&amp;S32_SCB_CPUID_REVISION_MASK)</span></div>
<div class="line"><a name="l10414"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga89cd44c5066264f5be726c22018d40a6">10414</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO_MASK                0xFFF0u</span></div>
<div class="line"><a name="l10415"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4d0bcadd9e050fd3e4eed5d54e90afdb">10415</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO_SHIFT               4u</span></div>
<div class="line"><a name="l10416"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac4c69d9b25a56e8ffdaa8e6e923ae12e">10416</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO_WIDTH               12u</span></div>
<div class="line"><a name="l10417"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3a3eb106082987f9ed15d3563e18db28">10417</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_PARTNO_SHIFT))&amp;S32_SCB_CPUID_PARTNO_MASK)</span></div>
<div class="line"><a name="l10418"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga595aebdba58235f0955d5e379161927d">10418</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT_MASK               0xF00000u</span></div>
<div class="line"><a name="l10419"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga06c4a74590d717d252da7250bd6fca0d">10419</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT_SHIFT              20u</span></div>
<div class="line"><a name="l10420"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa80cbb725323bda95f31fa01d051026a">10420</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT_WIDTH              4u</span></div>
<div class="line"><a name="l10421"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gace4d50b066a4a71e4ea4d1e75cb4e169">10421</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_VARIANT_SHIFT))&amp;S32_SCB_CPUID_VARIANT_MASK)</span></div>
<div class="line"><a name="l10422"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf95ea651692d2340819c83f3a418f62d">10422</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER_MASK           0xFF000000u</span></div>
<div class="line"><a name="l10423"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafd9fe5b337e80f1f78d8184e5a17ada9">10423</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER_SHIFT          24u</span></div>
<div class="line"><a name="l10424"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga71e82bf98608857269d79c8fb70325b9">10424</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER_WIDTH          8u</span></div>
<div class="line"><a name="l10425"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaeb138f16f2b2f4396e8c50d453a493d3">10425</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_IMPLEMENTER_SHIFT))&amp;S32_SCB_CPUID_IMPLEMENTER_MASK)</span></div>
<div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;<span class="comment">/* ICSR Bit Fields */</span></div>
<div class="line"><a name="l10427"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga909c34a74e2c78ef0430cd74bb47da7a">10427</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE_MASK             0x1FFu</span></div>
<div class="line"><a name="l10428"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga623cefc6e570d4e886c442ae7bf62daf">10428</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE_SHIFT            0u</span></div>
<div class="line"><a name="l10429"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga01456c340e20f1fef8f5e87908fc672d">10429</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE_WIDTH            9u</span></div>
<div class="line"><a name="l10430"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga963a8ccd1061b477500a5f9ea74f3b5f">10430</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_VECTACTIVE_SHIFT))&amp;S32_SCB_ICSR_VECTACTIVE_MASK)</span></div>
<div class="line"><a name="l10431"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga899f087f8a1450cf9c6112de84c182c0">10431</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_RETTOBASE_MASK              0x800u</span></div>
<div class="line"><a name="l10432"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga08cc152077caf3888b8589cc28621742">10432</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_RETTOBASE_SHIFT             11u</span></div>
<div class="line"><a name="l10433"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga64463579af161c21d6af7e3c4e3ac997">10433</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_RETTOBASE_WIDTH             1u</span></div>
<div class="line"><a name="l10434"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac2c3579bd32ebb0b9e4288b6ab79c5e8">10434</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_RETTOBASE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_RETTOBASE_SHIFT))&amp;S32_SCB_ICSR_RETTOBASE_MASK)</span></div>
<div class="line"><a name="l10435"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga61c0bec23e5800a7bbeeea1759a26447">10435</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING_MASK            0x3F000u</span></div>
<div class="line"><a name="l10436"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae07641f3a0acad7476268348dfe2a905">10436</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING_SHIFT           12u</span></div>
<div class="line"><a name="l10437"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae5e6320a280968d5cdebc1f99b8e3598">10437</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING_WIDTH           6u</span></div>
<div class="line"><a name="l10438"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga32b2aef06aa34e3419a34ee2d719c88b">10438</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_VECTPENDING_SHIFT))&amp;S32_SCB_ICSR_VECTPENDING_MASK)</span></div>
<div class="line"><a name="l10439"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga03b5a439964a1b2b8753549a4d932552">10439</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING_MASK             0x400000u</span></div>
<div class="line"><a name="l10440"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadcf1253eabbb5a5a62a0ea3ce16f430f">10440</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING_SHIFT            22u</span></div>
<div class="line"><a name="l10441"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7d1a907b53ac70bd441413158a656616">10441</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING_WIDTH            1u</span></div>
<div class="line"><a name="l10442"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga42b8bd507f073b70a3eceafc9e898259">10442</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_ISRPENDING_SHIFT))&amp;S32_SCB_ICSR_ISRPENDING_MASK)</span></div>
<div class="line"><a name="l10443"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gabb7ebd08f3559230834300c3a818a9c5">10443</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPREEMPT_MASK             0x800000u</span></div>
<div class="line"><a name="l10444"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga596f9ee3354366793512bf4a1bef7a9b">10444</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPREEMPT_SHIFT            23u</span></div>
<div class="line"><a name="l10445"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaed5f15ac1aa52a39412364132d9798df">10445</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPREEMPT_WIDTH            1u</span></div>
<div class="line"><a name="l10446"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf1b7d64e6121317eee26559c1e43a380">10446</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPREEMPT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_ISRPREEMPT_SHIFT))&amp;S32_SCB_ICSR_ISRPREEMPT_MASK)</span></div>
<div class="line"><a name="l10447"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9ec0a436f17fb21b3452fc06050ee8f3">10447</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR_MASK              0x2000000u</span></div>
<div class="line"><a name="l10448"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7023f1733f6c1f3986bc382fd73793a2">10448</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR_SHIFT             25u</span></div>
<div class="line"><a name="l10449"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5aeaea56606fbdc64964ca259bedf2de">10449</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR_WIDTH             1u</span></div>
<div class="line"><a name="l10450"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gabd3e7ad90b68a18bf446708e0cb5ca58">10450</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSTCLR_SHIFT))&amp;S32_SCB_ICSR_PENDSTCLR_MASK)</span></div>
<div class="line"><a name="l10451"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga604b688cd67720924b326bd790f206f9">10451</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET_MASK              0x4000000u</span></div>
<div class="line"><a name="l10452"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa48392ec22cf05431ec19c246cdfb76a">10452</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET_SHIFT             26u</span></div>
<div class="line"><a name="l10453"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga73ce72f3301215f64636415363c4cb35">10453</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET_WIDTH             1u</span></div>
<div class="line"><a name="l10454"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7c9e43e330ab42bc957cd3727825b3de">10454</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSTSET_SHIFT))&amp;S32_SCB_ICSR_PENDSTSET_MASK)</span></div>
<div class="line"><a name="l10455"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga091802984232d71e250dbfbf16dbd2f2">10455</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR_MASK              0x8000000u</span></div>
<div class="line"><a name="l10456"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2f45f625ccd44350835d596c500f7eaa">10456</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR_SHIFT             27u</span></div>
<div class="line"><a name="l10457"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadabdf2e6222c145dc79020bd3a780dc7">10457</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR_WIDTH             1u</span></div>
<div class="line"><a name="l10458"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae7c3d5b7673e66ec517d779bc14d6b98">10458</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSVCLR_SHIFT))&amp;S32_SCB_ICSR_PENDSVCLR_MASK)</span></div>
<div class="line"><a name="l10459"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab304c5ada4d52efc96858d969f9699d4">10459</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET_MASK              0x10000000u</span></div>
<div class="line"><a name="l10460"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga016a2b6982e87b549cd7db3517a5cc5b">10460</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET_SHIFT             28u</span></div>
<div class="line"><a name="l10461"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga59ca3b62911ae85681ec112eebb7f040">10461</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET_WIDTH             1u</span></div>
<div class="line"><a name="l10462"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab2f73c9c2ebf6a5ee1b6ab91866f5834">10462</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSVSET_SHIFT))&amp;S32_SCB_ICSR_PENDSVSET_MASK)</span></div>
<div class="line"><a name="l10463"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gada0c012bd2d1ca197dc4f23ba97530f3">10463</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET_MASK             0x80000000u</span></div>
<div class="line"><a name="l10464"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaba833ff74319b49c4adbf2043e9f63b8">10464</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET_SHIFT            31u</span></div>
<div class="line"><a name="l10465"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga175d5c081342b563ac175b134b69e2cc">10465</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET_WIDTH            1u</span></div>
<div class="line"><a name="l10466"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga71383e5ff162a699ea85c357c82d5f53">10466</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_NMIPENDSET_SHIFT))&amp;S32_SCB_ICSR_NMIPENDSET_MASK)</span></div>
<div class="line"><a name="l10467"></a><span class="lineno">10467</span>&#160;<span class="comment">/* VTOR Bit Fields */</span></div>
<div class="line"><a name="l10468"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6523d91ab564511e04556f71190ed449">10468</a></span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF_MASK                 0xFFFFFF80u</span></div>
<div class="line"><a name="l10469"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga660418e43fb6b9507b1ab611a87526fd">10469</a></span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF_SHIFT                7u</span></div>
<div class="line"><a name="l10470"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa4417eb3593cbaf20aa547bc4acaca75">10470</a></span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF_WIDTH                25u</span></div>
<div class="line"><a name="l10471"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gabb64b427b01661ae4b50cbe0af978668">10471</a></span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_VTOR_TBLOFF_SHIFT))&amp;S32_SCB_VTOR_TBLOFF_MASK)</span></div>
<div class="line"><a name="l10472"></a><span class="lineno">10472</span>&#160;<span class="comment">/* AIRCR Bit Fields */</span></div>
<div class="line"><a name="l10473"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga898cf0c7137decf80a074bcc75ea8ab4">10473</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTRESET_MASK             0x1u</span></div>
<div class="line"><a name="l10474"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga55cef802ca64b673411096356cb317de">10474</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTRESET_SHIFT            0u</span></div>
<div class="line"><a name="l10475"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf60c78dd090ee360c5938238aae5343d">10475</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTRESET_WIDTH            1u</span></div>
<div class="line"><a name="l10476"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4106da9d1a9fef07aa1e26c8bca0ba5a">10476</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTRESET(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_VECTRESET_SHIFT))&amp;S32_SCB_AIRCR_VECTRESET_MASK)</span></div>
<div class="line"><a name="l10477"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6c73fe8cdab3dca0df6fc421d767d6ce">10477</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE_MASK         0x2u</span></div>
<div class="line"><a name="l10478"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga372f5679121e3bceabee0d7c346b6272">10478</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE_SHIFT        1u</span></div>
<div class="line"><a name="l10479"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2a0f68d02d52a30c64ed1606a991d24a">10479</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE_WIDTH        1u</span></div>
<div class="line"><a name="l10480"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga21ad9b93bd2fbed7835dbaf7c1dc264f">10480</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_VECTCLRACTIVE_SHIFT))&amp;S32_SCB_AIRCR_VECTCLRACTIVE_MASK)</span></div>
<div class="line"><a name="l10481"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga68854868e10985bcbfd8d6c5ada69521">10481</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ_MASK           0x4u</span></div>
<div class="line"><a name="l10482"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae624aa6188fc20cb4115232eee26128f">10482</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ_SHIFT          2u</span></div>
<div class="line"><a name="l10483"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2b4e2e4e311c736374dd966e030cce8b">10483</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ_WIDTH          1u</span></div>
<div class="line"><a name="l10484"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf97a5bbb57d50d2fd0287a9c4f2253d4">10484</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_SYSRESETREQ_SHIFT))&amp;S32_SCB_AIRCR_SYSRESETREQ_MASK)</span></div>
<div class="line"><a name="l10485"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac71dd9916ad436fe94a2149b37bfeaff">10485</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_PRIGROUP_MASK              0x700u</span></div>
<div class="line"><a name="l10486"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1afca15a217f2c34e9524f59c2ae7044">10486</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_PRIGROUP_SHIFT             8u</span></div>
<div class="line"><a name="l10487"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6584a11ab0d3c8bff762c3005e965bbb">10487</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_PRIGROUP_WIDTH             3u</span></div>
<div class="line"><a name="l10488"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga69af86981cba50813704adc545f43a16">10488</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_PRIGROUP(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_PRIGROUP_SHIFT))&amp;S32_SCB_AIRCR_PRIGROUP_MASK)</span></div>
<div class="line"><a name="l10489"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga08ea456227d3b0a5073a8ded36e62e9c">10489</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS_MASK            0x8000u</span></div>
<div class="line"><a name="l10490"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga260afb5bf87bb99f8deea64b361bf544">10490</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS_SHIFT           15u</span></div>
<div class="line"><a name="l10491"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga00e1f50599f891707525a8eb9e5f3968">10491</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS_WIDTH           1u</span></div>
<div class="line"><a name="l10492"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9a89a6ec8114a3726dbe92f2507cb39c">10492</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_ENDIANNESS_SHIFT))&amp;S32_SCB_AIRCR_ENDIANNESS_MASK)</span></div>
<div class="line"><a name="l10493"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf2362e992145c8bf4820b958db686a46">10493</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY_MASK               0xFFFF0000u</span></div>
<div class="line"><a name="l10494"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad78c11a27b656aefa98042e2f7a75e9b">10494</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY_SHIFT              16u</span></div>
<div class="line"><a name="l10495"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8b70cee4e509c290f118a43f20d77eef">10495</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY_WIDTH              16u</span></div>
<div class="line"><a name="l10496"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8eeb4a97530844a2204de410d7e3ee52">10496</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_VECTKEY_SHIFT))&amp;S32_SCB_AIRCR_VECTKEY_MASK)</span></div>
<div class="line"><a name="l10497"></a><span class="lineno">10497</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div>
<div class="line"><a name="l10498"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0137333c659b14a46f3e950b0b3626ec">10498</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT_MASK             0x2u</span></div>
<div class="line"><a name="l10499"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga161013b68a9b4a6e1b779dbb10eeffca">10499</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT_SHIFT            1u</span></div>
<div class="line"><a name="l10500"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga77806bea2d02307479782cc5c336a426">10500</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT_WIDTH            1u</span></div>
<div class="line"><a name="l10501"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2a7aeda591248408f632406948414285">10501</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SCR_SLEEPONEXIT_SHIFT))&amp;S32_SCB_SCR_SLEEPONEXIT_MASK)</span></div>
<div class="line"><a name="l10502"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad4566f84a1fc175ea96fc0e7da4e1dfc">10502</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP_MASK               0x4u</span></div>
<div class="line"><a name="l10503"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga17b887fe0ad72945cc266d2372c12e13">10503</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP_SHIFT              2u</span></div>
<div class="line"><a name="l10504"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga21339d6846a4e0ce1ddd32c808c56e56">10504</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP_WIDTH              1u</span></div>
<div class="line"><a name="l10505"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaba0bb361ed42cbb3929df59c509727e2">10505</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SCR_SLEEPDEEP_SHIFT))&amp;S32_SCB_SCR_SLEEPDEEP_MASK)</span></div>
<div class="line"><a name="l10506"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga99fafe2db790b759eac0a7176d0073e5">10506</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND_MASK               0x10u</span></div>
<div class="line"><a name="l10507"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9e8bd4684984bfca19336823096914f7">10507</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND_SHIFT              4u</span></div>
<div class="line"><a name="l10508"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga539e42935ae95dfa68e4bf96c3e830bc">10508</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND_WIDTH              1u</span></div>
<div class="line"><a name="l10509"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6b6913ca6982d12a0ff4ddad3b1b0293">10509</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SCR_SEVONPEND_SHIFT))&amp;S32_SCB_SCR_SEVONPEND_MASK)</span></div>
<div class="line"><a name="l10510"></a><span class="lineno">10510</span>&#160;<span class="comment">/* CCR Bit Fields */</span></div>
<div class="line"><a name="l10511"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5d6297f425c9025a1def298585a14cdf">10511</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_NONBASETHRDENA_MASK          0x1u</span></div>
<div class="line"><a name="l10512"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gada781616cdf68d24224640247f91984e">10512</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_NONBASETHRDENA_SHIFT         0u</span></div>
<div class="line"><a name="l10513"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad3cc079137af6cafd7cf172ca7d87358">10513</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_NONBASETHRDENA_WIDTH         1u</span></div>
<div class="line"><a name="l10514"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafdd722420f15e8b3762f9be4786a6a47">10514</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_NONBASETHRDENA(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_NONBASETHRDENA_SHIFT))&amp;S32_SCB_CCR_NONBASETHRDENA_MASK)</span></div>
<div class="line"><a name="l10515"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaefe6795f63fda611eaf2f0c61256435d">10515</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_USERSETMPEND_MASK            0x2u</span></div>
<div class="line"><a name="l10516"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa02cfca73c2a4fcffcf35cc70ec48c68">10516</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_USERSETMPEND_SHIFT           1u</span></div>
<div class="line"><a name="l10517"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7dd88f65ffb6f05b49e3b4438998c104">10517</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_USERSETMPEND_WIDTH           1u</span></div>
<div class="line"><a name="l10518"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga825d4f055e6592e0ed7278be9ef73ccf">10518</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_USERSETMPEND(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_USERSETMPEND_SHIFT))&amp;S32_SCB_CCR_USERSETMPEND_MASK)</span></div>
<div class="line"><a name="l10519"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6a98cb3438ff3e663822de5789446cc5">10519</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP_MASK             0x8u</span></div>
<div class="line"><a name="l10520"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae25fe65fe4f074c0e2fa778f8acaa3b7">10520</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP_SHIFT            3u</span></div>
<div class="line"><a name="l10521"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga321e2bfefddcf0e59a391970ea88c4e8">10521</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP_WIDTH            1u</span></div>
<div class="line"><a name="l10522"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga86bb9a77313ddf2979ca7115d9d4b164">10522</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_UNALIGN_TRP_SHIFT))&amp;S32_SCB_CCR_UNALIGN_TRP_MASK)</span></div>
<div class="line"><a name="l10523"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga18b3ef61ada6cc21d45358171db3306f">10523</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_DIV_0_TRP_MASK               0x10u</span></div>
<div class="line"><a name="l10524"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga025f8da63818a00ef809a2884d23086b">10524</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_DIV_0_TRP_SHIFT              4u</span></div>
<div class="line"><a name="l10525"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafb3bcfdd7e0c67d1eb5d1018b342db96">10525</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_DIV_0_TRP_WIDTH              1u</span></div>
<div class="line"><a name="l10526"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab69e40de833db88a6b0d5a2dd8471fa0">10526</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_DIV_0_TRP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_DIV_0_TRP_SHIFT))&amp;S32_SCB_CCR_DIV_0_TRP_MASK)</span></div>
<div class="line"><a name="l10527"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gabe2d6e0e3d269dcac2cc431c280898f4">10527</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_BFHFNMIGN_MASK               0x100u</span></div>
<div class="line"><a name="l10528"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga83d91cdbf2000097009b37e23d19f347">10528</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_BFHFNMIGN_SHIFT              8u</span></div>
<div class="line"><a name="l10529"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga620dbb8d25f11180d170e75d045975f7">10529</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_BFHFNMIGN_WIDTH              1u</span></div>
<div class="line"><a name="l10530"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1cfa2c4a86377316eb1b466002e76ba7">10530</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_BFHFNMIGN(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_BFHFNMIGN_SHIFT))&amp;S32_SCB_CCR_BFHFNMIGN_MASK)</span></div>
<div class="line"><a name="l10531"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4152a612e10855960d0626f37833260c">10531</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN_MASK                0x200u</span></div>
<div class="line"><a name="l10532"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4b1588083018a327c4ebf9e91c0d649e">10532</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN_SHIFT               9u</span></div>
<div class="line"><a name="l10533"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga561d4b642a8413360b3e39e19e92ee6f">10533</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN_WIDTH               1u</span></div>
<div class="line"><a name="l10534"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf2be05a0db8840be5bc823ec13cce3fb">10534</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_STKALIGN_SHIFT))&amp;S32_SCB_CCR_STKALIGN_MASK)</span></div>
<div class="line"><a name="l10535"></a><span class="lineno">10535</span>&#160;<span class="comment">/* SHPR1 Bit Fields */</span></div>
<div class="line"><a name="l10536"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad725bdac15c992356106bdd7a0b7e9db">10536</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_4_MASK                 0xFFu</span></div>
<div class="line"><a name="l10537"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1bbbaeb32bf6f94e46c6b976d5569766">10537</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_4_SHIFT                0u</span></div>
<div class="line"><a name="l10538"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga14ae642f27fda2fb534f5c9f1f1312c7">10538</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_4_WIDTH                8u</span></div>
<div class="line"><a name="l10539"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5fc95a5186826e803f5e74183fef489f">10539</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR1_PRI_4_SHIFT))&amp;S32_SCB_SHPR1_PRI_4_MASK)</span></div>
<div class="line"><a name="l10540"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaff14a663cbb3b67a1621535af761ab11">10540</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_5_MASK                 0xFF00u</span></div>
<div class="line"><a name="l10541"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae0c123d3be63086de3b8348dd39fd9d1">10541</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_5_SHIFT                8u</span></div>
<div class="line"><a name="l10542"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4f4e92674310e423205cc4dad9abbd71">10542</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_5_WIDTH                8u</span></div>
<div class="line"><a name="l10543"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0da38e38ef53fe97aea9a6995230aee7">10543</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_5(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR1_PRI_5_SHIFT))&amp;S32_SCB_SHPR1_PRI_5_MASK)</span></div>
<div class="line"><a name="l10544"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga326f4550ffb1a38ed8efadc3641db35d">10544</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_6_MASK                 0xFF0000u</span></div>
<div class="line"><a name="l10545"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa665efc09572ff55490fe90ffc6dfba5">10545</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_6_SHIFT                16u</span></div>
<div class="line"><a name="l10546"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadf73edd069635d540c3b5cec613f4372">10546</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_6_WIDTH                8u</span></div>
<div class="line"><a name="l10547"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2197eba4aa1564b19e469ccfda3890e3">10547</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_6(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR1_PRI_6_SHIFT))&amp;S32_SCB_SHPR1_PRI_6_MASK)</span></div>
<div class="line"><a name="l10548"></a><span class="lineno">10548</span>&#160;<span class="comment">/* SHPR2 Bit Fields */</span></div>
<div class="line"><a name="l10549"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaec3ee0e66a7d180b21288b005dde738">10549</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11_MASK                0xFF000000u</span></div>
<div class="line"><a name="l10550"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0f66d169cf8573f9df976f7485f3f9d8">10550</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11_SHIFT               24u</span></div>
<div class="line"><a name="l10551"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1cdacb313d6a75a4a2fa62dae5da678f">10551</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11_WIDTH               8u</span></div>
<div class="line"><a name="l10552"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaac760203ab13f77071c2fdfa19a6b45c">10552</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR2_PRI_11_SHIFT))&amp;S32_SCB_SHPR2_PRI_11_MASK)</span></div>
<div class="line"><a name="l10553"></a><span class="lineno">10553</span>&#160;<span class="comment">/* SHPR3 Bit Fields */</span></div>
<div class="line"><a name="l10554"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab4f1310a39db65cd8801bf87f862e952">10554</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_12_MASK                0xFFu</span></div>
<div class="line"><a name="l10555"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa8f8d9f6f0136788b8302de9d99f3bc3">10555</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_12_SHIFT               0u</span></div>
<div class="line"><a name="l10556"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaac586c0c30fada900dbc87b90803effc">10556</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_12_WIDTH               8u</span></div>
<div class="line"><a name="l10557"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1c07563f72d65880a0dd6e87dff308ef">10557</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_12(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR3_PRI_12_SHIFT))&amp;S32_SCB_SHPR3_PRI_12_MASK)</span></div>
<div class="line"><a name="l10558"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5d66cd9193364bc6adf9f622754e88d6">10558</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14_MASK                0xFF0000u</span></div>
<div class="line"><a name="l10559"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0a65cbf1a17223c2ee7f3c66e0702108">10559</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14_SHIFT               16u</span></div>
<div class="line"><a name="l10560"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf149729f56e833fe27a92735abc3eff9">10560</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14_WIDTH               8u</span></div>
<div class="line"><a name="l10561"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6cf78469768d39a4af7bfb8d3421fdf6">10561</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR3_PRI_14_SHIFT))&amp;S32_SCB_SHPR3_PRI_14_MASK)</span></div>
<div class="line"><a name="l10562"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga842129ac45533b7c7ec124a06895f01d">10562</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15_MASK                0xFF000000u</span></div>
<div class="line"><a name="l10563"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaef6ddef51868c6a9e52f0c35831db8dc">10563</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15_SHIFT               24u</span></div>
<div class="line"><a name="l10564"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3746f762c7ec5b0a1d6628d798988088">10564</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15_WIDTH               8u</span></div>
<div class="line"><a name="l10565"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5278345fc1cd49dc719549aa3bf16625">10565</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR3_PRI_15_SHIFT))&amp;S32_SCB_SHPR3_PRI_15_MASK)</span></div>
<div class="line"><a name="l10566"></a><span class="lineno">10566</span>&#160;<span class="comment">/* SHCSR Bit Fields */</span></div>
<div class="line"><a name="l10567"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga22e148d6cafe87e5a6853f1f055336b9">10567</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTACT_MASK           0x1u</span></div>
<div class="line"><a name="l10568"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa340aeea288f073eeac04683fc983699">10568</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTACT_SHIFT          0u</span></div>
<div class="line"><a name="l10569"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8efb0114d4832a7779294bc8e5c0d9b3">10569</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTACT_WIDTH          1u</span></div>
<div class="line"><a name="l10570"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaeb37052508b02158881a1b31294f8625">10570</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTACT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_MEMFAULTACT_SHIFT))&amp;S32_SCB_SHCSR_MEMFAULTACT_MASK)</span></div>
<div class="line"><a name="l10571"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad05fb7a29ef6604e3081f6f18edebc9b">10571</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTACT_MASK           0x2u</span></div>
<div class="line"><a name="l10572"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2826775fc5eadc683a1075002755dac8">10572</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTACT_SHIFT          1u</span></div>
<div class="line"><a name="l10573"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6e1221df12142b2bbcafedf52f0a5273">10573</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTACT_WIDTH          1u</span></div>
<div class="line"><a name="l10574"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadd67260a33baa3ae1bbdc14e57c99308">10574</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTACT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_BUSFAULTACT_SHIFT))&amp;S32_SCB_SHCSR_BUSFAULTACT_MASK)</span></div>
<div class="line"><a name="l10575"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga20cfb7bf8877a9752fc4f187abd03607">10575</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTACT_MASK           0x8u</span></div>
<div class="line"><a name="l10576"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5abca6d8cbc73958e1c5ad76e792132c">10576</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTACT_SHIFT          3u</span></div>
<div class="line"><a name="l10577"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa82042499521d60bfc71bcaacf2c9758">10577</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTACT_WIDTH          1u</span></div>
<div class="line"><a name="l10578"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab6eff75c3a47ab3e6418885414125699">10578</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTACT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_USGFAULTACT_SHIFT))&amp;S32_SCB_SHCSR_USGFAULTACT_MASK)</span></div>
<div class="line"><a name="l10579"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5a0ad73edd89d4ee1eea92a04a88ff4c">10579</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLACT_MASK             0x80u</span></div>
<div class="line"><a name="l10580"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5d74911d70856e8ee50599187b7e80ee">10580</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLACT_SHIFT            7u</span></div>
<div class="line"><a name="l10581"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga30eb51bf23bd90565488bc44b8ea1e8e">10581</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLACT_WIDTH            1u</span></div>
<div class="line"><a name="l10582"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga97f87feee7351df45a7e4291d3fda516">10582</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLACT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_SVCALLACT_SHIFT))&amp;S32_SCB_SHCSR_SVCALLACT_MASK)</span></div>
<div class="line"><a name="l10583"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3fcd93447c91b193f5fe0b1a91612cb2">10583</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MONITORACT_MASK            0x100u</span></div>
<div class="line"><a name="l10584"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga83f5627e7849c5a4933aa5733de4e4df">10584</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MONITORACT_SHIFT           8u</span></div>
<div class="line"><a name="l10585"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga90e3ca9a8aba1cd363e082f76f555692">10585</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MONITORACT_WIDTH           1u</span></div>
<div class="line"><a name="l10586"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaf793484b81775a2f5ceae518141e5e9">10586</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MONITORACT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_MONITORACT_SHIFT))&amp;S32_SCB_SHCSR_MONITORACT_MASK)</span></div>
<div class="line"><a name="l10587"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3ca1d981d0b7f176a541c0f69708fae4">10587</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_PENDSVACT_MASK             0x400u</span></div>
<div class="line"><a name="l10588"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf694743039d0b488cc368f33d41725f0">10588</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_PENDSVACT_SHIFT            10u</span></div>
<div class="line"><a name="l10589"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac3dde9629659eeb796f33284c2b35f58">10589</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_PENDSVACT_WIDTH            1u</span></div>
<div class="line"><a name="l10590"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga67117e30692d6269d8def0a3171638d2">10590</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_PENDSVACT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_PENDSVACT_SHIFT))&amp;S32_SCB_SHCSR_PENDSVACT_MASK)</span></div>
<div class="line"><a name="l10591"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2e1691cb946f662435be6b9c4108ade4">10591</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SYSTICKACT_MASK            0x800u</span></div>
<div class="line"><a name="l10592"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6a52f3531b9457abfba513e7ea0b1d0a">10592</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SYSTICKACT_SHIFT           11u</span></div>
<div class="line"><a name="l10593"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga30ecb0b83dcb1d22b4c107aab383d0d8">10593</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SYSTICKACT_WIDTH           1u</span></div>
<div class="line"><a name="l10594"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3bb6ef9a6b13e536da92088ff4e3d6e4">10594</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SYSTICKACT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_SYSTICKACT_SHIFT))&amp;S32_SCB_SHCSR_SYSTICKACT_MASK)</span></div>
<div class="line"><a name="l10595"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab903fcef87e7f2fbbf39ddd79a3f64b9">10595</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTPENDED_MASK        0x1000u</span></div>
<div class="line"><a name="l10596"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga581193d23b91ca9f9bda554239b68733">10596</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTPENDED_SHIFT       12u</span></div>
<div class="line"><a name="l10597"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0c2d65648173304d802553ae97643d29">10597</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTPENDED_WIDTH       1u</span></div>
<div class="line"><a name="l10598"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaebbcf68805bc54d4341c0dcabb4830ba">10598</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTPENDED(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_USGFAULTPENDED_SHIFT))&amp;S32_SCB_SHCSR_USGFAULTPENDED_MASK)</span></div>
<div class="line"><a name="l10599"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac77fd218e75982dc736dff34bc1fe7c7">10599</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTPENDED_MASK        0x2000u</span></div>
<div class="line"><a name="l10600"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf5342d2bc2feb4aa5b4642f88664421f">10600</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTPENDED_SHIFT       13u</span></div>
<div class="line"><a name="l10601"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1afeb61a35b985288ccf6cf0c3f5389e">10601</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTPENDED_WIDTH       1u</span></div>
<div class="line"><a name="l10602"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1b8d159f31f8a0fe284b6b83db00f2e4">10602</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTPENDED(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_MEMFAULTPENDED_SHIFT))&amp;S32_SCB_SHCSR_MEMFAULTPENDED_MASK)</span></div>
<div class="line"><a name="l10603"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab76218e92b71c830932ec25aaf010963">10603</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTPENDED_MASK        0x4000u</span></div>
<div class="line"><a name="l10604"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa86dea90b3df7073a499182f72dc9c8f">10604</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTPENDED_SHIFT       14u</span></div>
<div class="line"><a name="l10605"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9c875aa79618fdd9588331f22d373abc">10605</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTPENDED_WIDTH       1u</span></div>
<div class="line"><a name="l10606"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4b34a8b34682f1c8c28facf15b82b25c">10606</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTPENDED(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_BUSFAULTPENDED_SHIFT))&amp;S32_SCB_SHCSR_BUSFAULTPENDED_MASK)</span></div>
<div class="line"><a name="l10607"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga28a7f5fbe25aea230a2bed42d0336109">10607</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED_MASK          0x8000u</span></div>
<div class="line"><a name="l10608"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8af9b9600f0adf906531ae7e23a3561b">10608</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED_SHIFT         15u</span></div>
<div class="line"><a name="l10609"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga139d0a6300f7d899df4a7b0513a5c174">10609</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED_WIDTH         1u</span></div>
<div class="line"><a name="l10610"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacb083cb15f526be67283657f5652b649">10610</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_SVCALLPENDED_SHIFT))&amp;S32_SCB_SHCSR_SVCALLPENDED_MASK)</span></div>
<div class="line"><a name="l10611"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2a4b6815d0eaf5cc43f1633c6ee570c7">10611</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTENA_MASK           0x10000u</span></div>
<div class="line"><a name="l10612"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3c0493a5786e15a0a6131e01e83a1f16">10612</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTENA_SHIFT          16u</span></div>
<div class="line"><a name="l10613"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac7699147c77bc3103392c17a44942f30">10613</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTENA_WIDTH          1u</span></div>
<div class="line"><a name="l10614"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaac977060a173783ebdae2d5df8d3b456">10614</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTENA(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_MEMFAULTENA_SHIFT))&amp;S32_SCB_SHCSR_MEMFAULTENA_MASK)</span></div>
<div class="line"><a name="l10615"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacdceec52035024abf30df9df4a06ac72">10615</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTENA_MASK           0x20000u</span></div>
<div class="line"><a name="l10616"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae8771900049b24de9e86c27a3b69e469">10616</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTENA_SHIFT          17u</span></div>
<div class="line"><a name="l10617"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad367261867c09dc4ae41a670072cbba5">10617</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTENA_WIDTH          1u</span></div>
<div class="line"><a name="l10618"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5bbf956d2f9a001ef1bd70df2c9733bc">10618</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTENA(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_BUSFAULTENA_SHIFT))&amp;S32_SCB_SHCSR_BUSFAULTENA_MASK)</span></div>
<div class="line"><a name="l10619"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga80f220621dedb91c75e47f74203f3038">10619</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTENA_MASK           0x40000u</span></div>
<div class="line"><a name="l10620"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8df6b307c130db4f3439973f97e51a12">10620</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTENA_SHIFT          18u</span></div>
<div class="line"><a name="l10621"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafee7f644a4e61119b882c867064ff8dc">10621</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTENA_WIDTH          1u</span></div>
<div class="line"><a name="l10622"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7cca664896c52f44d67c09ae5fb62f1e">10622</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTENA(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_USGFAULTENA_SHIFT))&amp;S32_SCB_SHCSR_USGFAULTENA_MASK)</span></div>
<div class="line"><a name="l10623"></a><span class="lineno">10623</span>&#160;<span class="comment">/* CFSR Bit Fields */</span></div>
<div class="line"><a name="l10624"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga905ff206829061d045ab813d17c8f8c0">10624</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IACCVIOL_MASK               0x1u</span></div>
<div class="line"><a name="l10625"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaccfcc0fb6691e9dd6878dc5fbb22950e">10625</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IACCVIOL_SHIFT              0u</span></div>
<div class="line"><a name="l10626"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac35d85fe772995b512712c7bcb1fe04b">10626</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IACCVIOL_WIDTH              1u</span></div>
<div class="line"><a name="l10627"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga464f7873860b0573b1e2dc961f305922">10627</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IACCVIOL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_IACCVIOL_SHIFT))&amp;S32_SCB_CFSR_IACCVIOL_MASK)</span></div>
<div class="line"><a name="l10628"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacba4acce163766c0c080d1bc2903a2a9">10628</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DACCVIOL_MASK               0x2u</span></div>
<div class="line"><a name="l10629"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaa2f7b3c870049930e162156e22263dc">10629</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DACCVIOL_SHIFT              1u</span></div>
<div class="line"><a name="l10630"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf84c3b6e035fa3e16312e2a9cb3a95dc">10630</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DACCVIOL_WIDTH              1u</span></div>
<div class="line"><a name="l10631"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2028967b3b70c1a096626b8f99104852">10631</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DACCVIOL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_DACCVIOL_SHIFT))&amp;S32_SCB_CFSR_DACCVIOL_MASK)</span></div>
<div class="line"><a name="l10632"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaeae4ea0041c8c02b0912e7c28a78f2d9">10632</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MUNSTKERR_MASK              0x8u</span></div>
<div class="line"><a name="l10633"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga748d85ce99d3b0b60f6b2e53e702d0e3">10633</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MUNSTKERR_SHIFT             3u</span></div>
<div class="line"><a name="l10634"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga79ec9406a227a1f7f6df2182a3ff7b0b">10634</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MUNSTKERR_WIDTH             1u</span></div>
<div class="line"><a name="l10635"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8401ca24f93b2dda43b8f6ac30bfc812">10635</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MUNSTKERR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_MUNSTKERR_SHIFT))&amp;S32_SCB_CFSR_MUNSTKERR_MASK)</span></div>
<div class="line"><a name="l10636"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac246378c258a651150ed8bb6754304c2">10636</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MSTKERR_MASK                0x10u</span></div>
<div class="line"><a name="l10637"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae8a56073e96c7154cd69482010aaf60d">10637</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MSTKERR_SHIFT               4u</span></div>
<div class="line"><a name="l10638"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaeb69935bcde3baf620b0be9bf4c96d80">10638</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MSTKERR_WIDTH               1u</span></div>
<div class="line"><a name="l10639"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad84b02b32418f5509afbe7c5d881b224">10639</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MSTKERR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_MSTKERR_SHIFT))&amp;S32_SCB_CFSR_MSTKERR_MASK)</span></div>
<div class="line"><a name="l10640"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaa0084d42d603f097250dcf4ad58ed59">10640</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MLSPERR_MASK                0x20u</span></div>
<div class="line"><a name="l10641"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4060f95941ff1219fe36fefb8d03f2c6">10641</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MLSPERR_SHIFT               5u</span></div>
<div class="line"><a name="l10642"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3133f1eadde9a345d4c59c6ed0fe7eec">10642</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MLSPERR_WIDTH               1u</span></div>
<div class="line"><a name="l10643"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gabbfea016960ecb649de0e88957c610ca">10643</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MLSPERR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_MLSPERR_SHIFT))&amp;S32_SCB_CFSR_MLSPERR_MASK)</span></div>
<div class="line"><a name="l10644"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa575f774117c1ff456cf210c656e25b1">10644</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MMARVALID_MASK              0x80u</span></div>
<div class="line"><a name="l10645"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gabde1f3eeb4c425060103ee903a072862">10645</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MMARVALID_SHIFT             7u</span></div>
<div class="line"><a name="l10646"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga614298531f64ad20aac94959720684f7">10646</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MMARVALID_WIDTH             1u</span></div>
<div class="line"><a name="l10647"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2927f6455ca3059926b9d6910053dcb5">10647</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MMARVALID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_MMARVALID_SHIFT))&amp;S32_SCB_CFSR_MMARVALID_MASK)</span></div>
<div class="line"><a name="l10648"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga320a44afc071db0c6654d0866c36e6ed">10648</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IBUSERR_MASK                0x100u</span></div>
<div class="line"><a name="l10649"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga89c401bbf345b9d955544426a6af36b5">10649</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IBUSERR_SHIFT               8u</span></div>
<div class="line"><a name="l10650"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3cd70b4b524f1cefadbe220ed1814058">10650</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IBUSERR_WIDTH               1u</span></div>
<div class="line"><a name="l10651"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga38ca1192b33a26ad774cae38645cb086">10651</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IBUSERR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_IBUSERR_SHIFT))&amp;S32_SCB_CFSR_IBUSERR_MASK)</span></div>
<div class="line"><a name="l10652"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9c0da2fe5b6f4c48c0068dce6fc0d944">10652</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_PRECISERR_MASK              0x200u</span></div>
<div class="line"><a name="l10653"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gada668898dfcb3d62827167f1de2e9f93">10653</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_PRECISERR_SHIFT             9u</span></div>
<div class="line"><a name="l10654"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab0f80f464f44b5e66bdc915c36d04b56">10654</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_PRECISERR_WIDTH             1u</span></div>
<div class="line"><a name="l10655"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf24e371020da1ab83cf4924b681bc415">10655</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_PRECISERR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_PRECISERR_SHIFT))&amp;S32_SCB_CFSR_PRECISERR_MASK)</span></div>
<div class="line"><a name="l10656"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac4c250a4ee4bdf6dd3741a1bbbcf4c81">10656</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IMPRECISERR_MASK            0x400u</span></div>
<div class="line"><a name="l10657"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga98631929968b6acf30affcc1f0149f45">10657</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IMPRECISERR_SHIFT           10u</span></div>
<div class="line"><a name="l10658"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga40879c975d4622b3c1e8a282defa81c0">10658</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IMPRECISERR_WIDTH           1u</span></div>
<div class="line"><a name="l10659"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6a04c7b44f6f187abe73b2860673b31d">10659</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IMPRECISERR(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_IMPRECISERR_SHIFT))&amp;S32_SCB_CFSR_IMPRECISERR_MASK)</span></div>
<div class="line"><a name="l10660"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3927b9bceea386365074fb85a362982f">10660</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNSTKERR_MASK               0x800u</span></div>
<div class="line"><a name="l10661"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa7b0207b68597153345b3ea5b5535b42">10661</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNSTKERR_SHIFT              11u</span></div>
<div class="line"><a name="l10662"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaccb46a3f6aa97c41aab5e1e863f7f3b3">10662</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNSTKERR_WIDTH              1u</span></div>
<div class="line"><a name="l10663"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafea3b4d222d9e384ee53e02dccf84562">10663</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNSTKERR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_UNSTKERR_SHIFT))&amp;S32_SCB_CFSR_UNSTKERR_MASK)</span></div>
<div class="line"><a name="l10664"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab12a81e1aa1162cab0d593cec13a8d88">10664</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_STKERR_MASK                 0x1000u</span></div>
<div class="line"><a name="l10665"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf6871f1926ba21137423cf55cd77fc8a">10665</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_STKERR_SHIFT                12u</span></div>
<div class="line"><a name="l10666"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9f4e001826506e5adc4c4e4787ac7671">10666</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_STKERR_WIDTH                1u</span></div>
<div class="line"><a name="l10667"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4513981a2d70e58b56b2d7e77758055a">10667</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_STKERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_STKERR_SHIFT))&amp;S32_SCB_CFSR_STKERR_MASK)</span></div>
<div class="line"><a name="l10668"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2d546ac70a2972aaa9fd8959bce07679">10668</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_LSPERR_MASK                 0x2000u</span></div>
<div class="line"><a name="l10669"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacdab79e66e24bb7f568b6e6b75e1566b">10669</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_LSPERR_SHIFT                13u</span></div>
<div class="line"><a name="l10670"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga221455ed6bfcdc2f30ca8a24302950d3">10670</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_LSPERR_WIDTH                1u</span></div>
<div class="line"><a name="l10671"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad7b4a8245605d7efedbf4d2648e580e3">10671</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_LSPERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_LSPERR_SHIFT))&amp;S32_SCB_CFSR_LSPERR_MASK)</span></div>
<div class="line"><a name="l10672"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5f0270ec15299d8ef84ce20a5d63b3f6">10672</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_BFARVALID_MASK              0x8000u</span></div>
<div class="line"><a name="l10673"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad82aca3e9c69ffb0b30d5e97bb7f8053">10673</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_BFARVALID_SHIFT             15u</span></div>
<div class="line"><a name="l10674"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga53091565c41598fd5236e75236d3dcfd">10674</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_BFARVALID_WIDTH             1u</span></div>
<div class="line"><a name="l10675"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0f1d0e5e65e6b2fd59da1759e1fe3049">10675</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_BFARVALID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_BFARVALID_SHIFT))&amp;S32_SCB_CFSR_BFARVALID_MASK)</span></div>
<div class="line"><a name="l10676"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga885d5c02bb1ed8e2942da201bb53a8a0">10676</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNDEFINSTR_MASK             0x10000u</span></div>
<div class="line"><a name="l10677"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaabad68735e43932e2e99bd9305fb6cf2">10677</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNDEFINSTR_SHIFT            16u</span></div>
<div class="line"><a name="l10678"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga88ad7d20aad8396d6196fe018005a2c6">10678</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNDEFINSTR_WIDTH            1u</span></div>
<div class="line"><a name="l10679"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga01314f5b96a34e7f96f1887fa1c0d41b">10679</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNDEFINSTR(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_UNDEFINSTR_SHIFT))&amp;S32_SCB_CFSR_UNDEFINSTR_MASK)</span></div>
<div class="line"><a name="l10680"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2288577745badeaf993ceb8b6d6271b8">10680</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVSTATE_MASK               0x20000u</span></div>
<div class="line"><a name="l10681"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2132668c6eac3e90174db5bf32cc1c88">10681</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVSTATE_SHIFT              17u</span></div>
<div class="line"><a name="l10682"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa554f98da7309b6d0411ed06739e515a">10682</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVSTATE_WIDTH              1u</span></div>
<div class="line"><a name="l10683"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga10848b5abefbe9e4ed190106de56f82b">10683</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVSTATE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_INVSTATE_SHIFT))&amp;S32_SCB_CFSR_INVSTATE_MASK)</span></div>
<div class="line"><a name="l10684"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gada4025aa275de3a0abfb8d53d4e464d6">10684</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVPC_MASK                  0x40000u</span></div>
<div class="line"><a name="l10685"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gace03f246bdc8ffd74c8e4c83c6b955a4">10685</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVPC_SHIFT                 18u</span></div>
<div class="line"><a name="l10686"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga469d2ce437a071f5ccae3c8d3210f855">10686</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVPC_WIDTH                 1u</span></div>
<div class="line"><a name="l10687"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3ead79c44a30d39c8ce7633d64813a63">10687</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVPC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_INVPC_SHIFT))&amp;S32_SCB_CFSR_INVPC_MASK)</span></div>
<div class="line"><a name="l10688"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadedda4b77b31e0eb1a2d1fd5e0e0de13">10688</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_NOCP_MASK                   0x80000u</span></div>
<div class="line"><a name="l10689"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga531c56f40c231c2897e65b3cc82fcaea">10689</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_NOCP_SHIFT                  19u</span></div>
<div class="line"><a name="l10690"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga661ba07fe33f98ad3b0fb4f0b46dfb5e">10690</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_NOCP_WIDTH                  1u</span></div>
<div class="line"><a name="l10691"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga198f6d1f06e815ad7ea7bf008bccdded">10691</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_NOCP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_NOCP_SHIFT))&amp;S32_SCB_CFSR_NOCP_MASK)</span></div>
<div class="line"><a name="l10692"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad32632941734281337c455af85ef7e08">10692</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNALIGNED_MASK              0x1000000u</span></div>
<div class="line"><a name="l10693"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6e31f3f033e559dcb8c2a253dc2ff8e4">10693</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNALIGNED_SHIFT             24u</span></div>
<div class="line"><a name="l10694"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad6d5ce5826eb6a632ebfc184c4e382d3">10694</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNALIGNED_WIDTH             1u</span></div>
<div class="line"><a name="l10695"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad1cfe197fbb24bff4f1b5f28c8a655f3">10695</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNALIGNED(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_UNALIGNED_SHIFT))&amp;S32_SCB_CFSR_UNALIGNED_MASK)</span></div>
<div class="line"><a name="l10696"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga809f2a41588d4621c92f9bc57a82ba3f">10696</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DIVBYZERO_MASK              0x2000000u</span></div>
<div class="line"><a name="l10697"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad2acbfb0af484668c2c5122f4a99355d">10697</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DIVBYZERO_SHIFT             25u</span></div>
<div class="line"><a name="l10698"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf9e0ae04b1b98e4585fa4f0779f9d824">10698</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DIVBYZERO_WIDTH             1u</span></div>
<div class="line"><a name="l10699"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga74219d945ae48e461340a7cf3f66541d">10699</a></span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DIVBYZERO(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_DIVBYZERO_SHIFT))&amp;S32_SCB_CFSR_DIVBYZERO_MASK)</span></div>
<div class="line"><a name="l10700"></a><span class="lineno">10700</span>&#160;<span class="comment">/* HFSR Bit Fields */</span></div>
<div class="line"><a name="l10701"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga46b2ea2975e6d10da52b505e9528a4d1">10701</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_VECTTBL_MASK                0x2u</span></div>
<div class="line"><a name="l10702"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2ff04b9766ba86e31220ddf74520b0bb">10702</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_VECTTBL_SHIFT               1u</span></div>
<div class="line"><a name="l10703"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9c45cdbc666ab216c397794afbfff6f1">10703</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_VECTTBL_WIDTH               1u</span></div>
<div class="line"><a name="l10704"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae68e22fb5df93782e4b5b19c83486746">10704</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_VECTTBL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_HFSR_VECTTBL_SHIFT))&amp;S32_SCB_HFSR_VECTTBL_MASK)</span></div>
<div class="line"><a name="l10705"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga47b7d177e0f24108fe3d015ed8007985">10705</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_FORCED_MASK                 0x40000000u</span></div>
<div class="line"><a name="l10706"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gade61d99ac4057e536f2f73a2a03473f1">10706</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_FORCED_SHIFT                30u</span></div>
<div class="line"><a name="l10707"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga58311a7145cf91f2cea222048612ed5e">10707</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_FORCED_WIDTH                1u</span></div>
<div class="line"><a name="l10708"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad360557dd268fa37e137271c249436db">10708</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_FORCED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_HFSR_FORCED_SHIFT))&amp;S32_SCB_HFSR_FORCED_MASK)</span></div>
<div class="line"><a name="l10709"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3587e2d6547bc9fcf67378bedc5f2667">10709</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_DEBUGEVT_MASK               0x80000000u</span></div>
<div class="line"><a name="l10710"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6528e1570c21af80552608d16ab05447">10710</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_DEBUGEVT_SHIFT              31u</span></div>
<div class="line"><a name="l10711"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga62eaafca2a9a44ee171b30472b708bda">10711</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_DEBUGEVT_WIDTH              1u</span></div>
<div class="line"><a name="l10712"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae0f07e0ddde00ae08d89fe35406c7232">10712</a></span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_DEBUGEVT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_HFSR_DEBUGEVT_SHIFT))&amp;S32_SCB_HFSR_DEBUGEVT_MASK)</span></div>
<div class="line"><a name="l10713"></a><span class="lineno">10713</span>&#160;<span class="comment">/* DFSR Bit Fields */</span></div>
<div class="line"><a name="l10714"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad1a970ed6ee60f0eb8bc721b6fd250ad">10714</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED_MASK                 0x1u</span></div>
<div class="line"><a name="l10715"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6159b5fe6336f893c873335abf7fd429">10715</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED_SHIFT                0u</span></div>
<div class="line"><a name="l10716"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad1b06d28d0f4e86f86c95d8f5694b83c">10716</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED_WIDTH                1u</span></div>
<div class="line"><a name="l10717"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf559b4c85548072ac38a49aa2bba0c6b">10717</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_HALTED_SHIFT))&amp;S32_SCB_DFSR_HALTED_MASK)</span></div>
<div class="line"><a name="l10718"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8844fe09b5d6c9163cef882c3e451cab">10718</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT_MASK                   0x2u</span></div>
<div class="line"><a name="l10719"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0ac676c343102f2194700b89ef53b647">10719</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT_SHIFT                  1u</span></div>
<div class="line"><a name="l10720"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga03c8ccede4247dce03f430c420ecd05a">10720</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT_WIDTH                  1u</span></div>
<div class="line"><a name="l10721"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8356ade2630f9557466e108ffcabb484">10721</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_BKPT_SHIFT))&amp;S32_SCB_DFSR_BKPT_MASK)</span></div>
<div class="line"><a name="l10722"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga45ec333b4bae0231b869fe8db9508299">10722</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP_MASK                0x4u</span></div>
<div class="line"><a name="l10723"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae91892035c3f83f829e945405849e049">10723</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP_SHIFT               2u</span></div>
<div class="line"><a name="l10724"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7b4efd0ea7cca20c3475fb5930077577">10724</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP_WIDTH               1u</span></div>
<div class="line"><a name="l10725"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6e31ddd4e28e969ad99808afad78ead7">10725</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_DWTTRAP_SHIFT))&amp;S32_SCB_DFSR_DWTTRAP_MASK)</span></div>
<div class="line"><a name="l10726"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1a4dd8bd53948ba66cdf4606765d3db3">10726</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH_MASK                 0x8u</span></div>
<div class="line"><a name="l10727"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad04728b3a45e984131c90a0bcc31b271">10727</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH_SHIFT                3u</span></div>
<div class="line"><a name="l10728"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8d3c0d340e7fc1fae8cb5fed2b78b3d4">10728</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH_WIDTH                1u</span></div>
<div class="line"><a name="l10729"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab17d612527c5c410fa8c75d0406cee2b">10729</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_VCATCH_SHIFT))&amp;S32_SCB_DFSR_VCATCH_MASK)</span></div>
<div class="line"><a name="l10730"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacbe75e20be2601aa1e63e91d1ebbedd4">10730</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL_MASK               0x10u</span></div>
<div class="line"><a name="l10731"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacfc511ea10e7743b7de0ad03dbdcb29c">10731</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL_SHIFT              4u</span></div>
<div class="line"><a name="l10732"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6b1135f7d1d8f121afffc38b53aa7445">10732</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL_WIDTH              1u</span></div>
<div class="line"><a name="l10733"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1965f275b8f100dad60a7bd2dfb6c9ec">10733</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_EXTERNAL_SHIFT))&amp;S32_SCB_DFSR_EXTERNAL_MASK)</span></div>
<div class="line"><a name="l10734"></a><span class="lineno">10734</span>&#160;<span class="comment">/* MMFAR Bit Fields */</span></div>
<div class="line"><a name="l10735"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga42b5c9b257f2a2cad4427368d97fec73">10735</a></span>&#160;<span class="preprocessor">#define S32_SCB_MMFAR_ADDRESS_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l10736"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga101b7cfee5182da486333c647dbfff6f">10736</a></span>&#160;<span class="preprocessor">#define S32_SCB_MMFAR_ADDRESS_SHIFT              0u</span></div>
<div class="line"><a name="l10737"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga201bf7290b1ab57653480cf98580c715">10737</a></span>&#160;<span class="preprocessor">#define S32_SCB_MMFAR_ADDRESS_WIDTH              32u</span></div>
<div class="line"><a name="l10738"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9d04ec6adf2ce6973f1ff30790f81f30">10738</a></span>&#160;<span class="preprocessor">#define S32_SCB_MMFAR_ADDRESS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_MMFAR_ADDRESS_SHIFT))&amp;S32_SCB_MMFAR_ADDRESS_MASK)</span></div>
<div class="line"><a name="l10739"></a><span class="lineno">10739</span>&#160;<span class="comment">/* BFAR Bit Fields */</span></div>
<div class="line"><a name="l10740"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga196ca8098d1379bf28500944da441e0a">10740</a></span>&#160;<span class="preprocessor">#define S32_SCB_BFAR_ADDRESS_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l10741"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga718e0293ece9730b9513e01536f96c87">10741</a></span>&#160;<span class="preprocessor">#define S32_SCB_BFAR_ADDRESS_SHIFT               0u</span></div>
<div class="line"><a name="l10742"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga679c1900d83fce47ef36044ee3939fff">10742</a></span>&#160;<span class="preprocessor">#define S32_SCB_BFAR_ADDRESS_WIDTH               32u</span></div>
<div class="line"><a name="l10743"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad3a233221b6ce422ca80ccba2e0d8aa0">10743</a></span>&#160;<span class="preprocessor">#define S32_SCB_BFAR_ADDRESS(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_BFAR_ADDRESS_SHIFT))&amp;S32_SCB_BFAR_ADDRESS_MASK)</span></div>
<div class="line"><a name="l10744"></a><span class="lineno">10744</span>&#160;<span class="comment">/* AFSR Bit Fields */</span></div>
<div class="line"><a name="l10745"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga14cf06fc73cd83e1a5defdac1a883987">10745</a></span>&#160;<span class="preprocessor">#define S32_SCB_AFSR_AUXFAULT_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l10746"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac805fe78a380c7d918d49e8a18e5d172">10746</a></span>&#160;<span class="preprocessor">#define S32_SCB_AFSR_AUXFAULT_SHIFT              0u</span></div>
<div class="line"><a name="l10747"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga15ab3f3b060d189777b6cfbaa363801b">10747</a></span>&#160;<span class="preprocessor">#define S32_SCB_AFSR_AUXFAULT_WIDTH              32u</span></div>
<div class="line"><a name="l10748"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4f7b12f5297e1c9d9360e6cb76ba6997">10748</a></span>&#160;<span class="preprocessor">#define S32_SCB_AFSR_AUXFAULT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AFSR_AUXFAULT_SHIFT))&amp;S32_SCB_AFSR_AUXFAULT_MASK)</span></div>
<div class="line"><a name="l10749"></a><span class="lineno">10749</span>&#160;<span class="comment">/* CPACR Bit Fields */</span></div>
<div class="line"><a name="l10750"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2880264d18a523b3cb4c1699e95f131c">10750</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP10_MASK                  0x300000u</span></div>
<div class="line"><a name="l10751"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6b1083d20b8e5632f1f9875ddee7c4fd">10751</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP10_SHIFT                 20u</span></div>
<div class="line"><a name="l10752"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad967f3fe8afca3a6500020781bfdc673">10752</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP10_WIDTH                 2u</span></div>
<div class="line"><a name="l10753"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac9680aa0cb961b69919655605a229acc">10753</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP10(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPACR_CP10_SHIFT))&amp;S32_SCB_CPACR_CP10_MASK)</span></div>
<div class="line"><a name="l10754"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaef4e30369f8440d1839633b438cb833">10754</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP11_MASK                  0xC00000u</span></div>
<div class="line"><a name="l10755"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae68016507eccbbe23f82f5ed23bd70a7">10755</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP11_SHIFT                 22u</span></div>
<div class="line"><a name="l10756"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab1ec6463cc91a5b4d202074aa82f566c">10756</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP11_WIDTH                 2u</span></div>
<div class="line"><a name="l10757"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga024707697ac036b6fd41c59602133504">10757</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP11(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPACR_CP11_SHIFT))&amp;S32_SCB_CPACR_CP11_MASK)</span></div>
<div class="line"><a name="l10758"></a><span class="lineno">10758</span>&#160;<span class="comment">/* FPCCR Bit Fields */</span></div>
<div class="line"><a name="l10759"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae5b61ce8105f59fa21d3c78fbff11577">10759</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPACT_MASK                0x1u</span></div>
<div class="line"><a name="l10760"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab1260858591667b45d72534c8f920f2d">10760</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPACT_SHIFT               0u</span></div>
<div class="line"><a name="l10761"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae0a2b140624a33e359363494dc303b4b">10761</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPACT_WIDTH               1u</span></div>
<div class="line"><a name="l10762"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga44dfb2f7f85437acf31d2038d5823b88">10762</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPACT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_LSPACT_SHIFT))&amp;S32_SCB_FPCCR_LSPACT_MASK)</span></div>
<div class="line"><a name="l10763"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga68247b6ff461b91e34ac2db654efd009">10763</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_USER_MASK                  0x2u</span></div>
<div class="line"><a name="l10764"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1a54f5fc8c7a4508bdd453055710d597">10764</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_USER_SHIFT                 1u</span></div>
<div class="line"><a name="l10765"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf76bac7a3690c203ca4b0392aab1c83b">10765</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_USER_WIDTH                 1u</span></div>
<div class="line"><a name="l10766"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7f07f49b0f94c99b0e796db003ab353f">10766</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_USER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_USER_SHIFT))&amp;S32_SCB_FPCCR_USER_MASK)</span></div>
<div class="line"><a name="l10767"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga369c511febba7596d335bdbd2a915455">10767</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_THREAD_MASK                0x8u</span></div>
<div class="line"><a name="l10768"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga66c26d8878b2f634a36cb54838f5b8e3">10768</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_THREAD_SHIFT               3u</span></div>
<div class="line"><a name="l10769"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0d56543afbdf5d720f155798afd4b303">10769</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_THREAD_WIDTH               1u</span></div>
<div class="line"><a name="l10770"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7a2f4d2ec637eba08fd3c1b375347425">10770</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_THREAD(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_THREAD_SHIFT))&amp;S32_SCB_FPCCR_THREAD_MASK)</span></div>
<div class="line"><a name="l10771"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaef4cdf0fcf45aaa8892b86717c999d0f">10771</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_HFRDY_MASK                 0x10u</span></div>
<div class="line"><a name="l10772"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac7a0cd10831cb1f8559ab566b4a8bff6">10772</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_HFRDY_SHIFT                4u</span></div>
<div class="line"><a name="l10773"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7456062e96a965f4aab8f2cd5197567d">10773</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_HFRDY_WIDTH                1u</span></div>
<div class="line"><a name="l10774"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7b85a49e3127cef39d86568eab3a771d">10774</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_HFRDY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_HFRDY_SHIFT))&amp;S32_SCB_FPCCR_HFRDY_MASK)</span></div>
<div class="line"><a name="l10775"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9db33704ca418b04f111fc8014e665b8">10775</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MMRDY_MASK                 0x20u</span></div>
<div class="line"><a name="l10776"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8f76d0c040c9baeea8da458111b89e6c">10776</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MMRDY_SHIFT                5u</span></div>
<div class="line"><a name="l10777"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga393dff262ac5b8830b33e863ac559726">10777</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MMRDY_WIDTH                1u</span></div>
<div class="line"><a name="l10778"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac892016185e8482432ce9d98287d2828">10778</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MMRDY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_MMRDY_SHIFT))&amp;S32_SCB_FPCCR_MMRDY_MASK)</span></div>
<div class="line"><a name="l10779"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8e7fb122b65a1871c159d0ec0e4fcfe3">10779</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_BFRDY_MASK                 0x40u</span></div>
<div class="line"><a name="l10780"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa93eb8bc8eb52665ef7e1ac70b295308">10780</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_BFRDY_SHIFT                6u</span></div>
<div class="line"><a name="l10781"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga720572a5c6008e389041d6f506857030">10781</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_BFRDY_WIDTH                1u</span></div>
<div class="line"><a name="l10782"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7412ab34e22f90086bbdefac68020f02">10782</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_BFRDY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_BFRDY_SHIFT))&amp;S32_SCB_FPCCR_BFRDY_MASK)</span></div>
<div class="line"><a name="l10783"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga19b7c66243cc00a1af726cacf9952ae1">10783</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MONRDY_MASK                0x100u</span></div>
<div class="line"><a name="l10784"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gabdf77f3755bad6c5764fa98e380f2f0a">10784</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MONRDY_SHIFT               8u</span></div>
<div class="line"><a name="l10785"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadbe90bdfb52a7d4b2ec7a721c7cb9434">10785</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MONRDY_WIDTH               1u</span></div>
<div class="line"><a name="l10786"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaf85631f34b0b0e748bcf3740de67755">10786</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MONRDY(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_MONRDY_SHIFT))&amp;S32_SCB_FPCCR_MONRDY_MASK)</span></div>
<div class="line"><a name="l10787"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac735ee6b2d7fbd8e8efeaeb9950eb8cd">10787</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPEN_MASK                 0x40000000u</span></div>
<div class="line"><a name="l10788"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga65d7f884cec8067a5f8b00627d174e6d">10788</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPEN_SHIFT                30u</span></div>
<div class="line"><a name="l10789"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5c692e174208d90d7ec71f0b5a2a5213">10789</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPEN_WIDTH                1u</span></div>
<div class="line"><a name="l10790"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0fd16d397decb4248595947e3bbb2a3c">10790</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPEN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_LSPEN_SHIFT))&amp;S32_SCB_FPCCR_LSPEN_MASK)</span></div>
<div class="line"><a name="l10791"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab21a3b538855b6f40a998582859f5bd9">10791</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_ASPEN_MASK                 0x80000000u</span></div>
<div class="line"><a name="l10792"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga460bafd52c3c5cbd85421fa85b146c18">10792</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_ASPEN_SHIFT                31u</span></div>
<div class="line"><a name="l10793"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad2265de668ed23846790690eae8bf2a6">10793</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_ASPEN_WIDTH                1u</span></div>
<div class="line"><a name="l10794"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacab9267d560162e14336cdce51e61011">10794</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_ASPEN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_ASPEN_SHIFT))&amp;S32_SCB_FPCCR_ASPEN_MASK)</span></div>
<div class="line"><a name="l10795"></a><span class="lineno">10795</span>&#160;<span class="comment">/* FPCAR Bit Fields */</span></div>
<div class="line"><a name="l10796"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaca9296ed9efe19344a816f52cfe5482">10796</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCAR_ADDRESS_MASK               0xFFFFFFF8u</span></div>
<div class="line"><a name="l10797"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga14db0ad849a5a90c674b4450fc212d36">10797</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCAR_ADDRESS_SHIFT              3u</span></div>
<div class="line"><a name="l10798"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga827d1aa09fc92197268981c2143fa372">10798</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCAR_ADDRESS_WIDTH              29u</span></div>
<div class="line"><a name="l10799"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5edc5a377a9ca343dc0d491c2d82108b">10799</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPCAR_ADDRESS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCAR_ADDRESS_SHIFT))&amp;S32_SCB_FPCAR_ADDRESS_MASK)</span></div>
<div class="line"><a name="l10800"></a><span class="lineno">10800</span>&#160;<span class="comment">/* FPDSCR Bit Fields */</span></div>
<div class="line"><a name="l10801"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad87c5cab33e84e843afd9a09f6e28a05">10801</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_RMode_MASK                0xC00000u</span></div>
<div class="line"><a name="l10802"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf83dbc350b2021ee4c660495f0f3ac08">10802</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_RMode_SHIFT               22u</span></div>
<div class="line"><a name="l10803"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafaf39bf8eee2b175b2c3ad3a1196c66e">10803</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_RMode_WIDTH               2u</span></div>
<div class="line"><a name="l10804"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga38fc9bad423353de93786dc234e30984">10804</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_RMode(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPDSCR_RMode_SHIFT))&amp;S32_SCB_FPDSCR_RMode_MASK)</span></div>
<div class="line"><a name="l10805"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3da756ae56d4a195b436efed1da9380b">10805</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_FZ_MASK                   0x1000000u</span></div>
<div class="line"><a name="l10806"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadf19bbf349be44ad8374b878a0cfc2d1">10806</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_FZ_SHIFT                  24u</span></div>
<div class="line"><a name="l10807"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa4604bdda314e2cd41c58a1f3225b3dc">10807</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_FZ_WIDTH                  1u</span></div>
<div class="line"><a name="l10808"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab200ec98181da6809b166a5d6dcf2903">10808</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_FZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPDSCR_FZ_SHIFT))&amp;S32_SCB_FPDSCR_FZ_MASK)</span></div>
<div class="line"><a name="l10809"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaed7c6f2d632a678da99cb77a11af3377">10809</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_DN_MASK                   0x2000000u</span></div>
<div class="line"><a name="l10810"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gace08ab2c9341efb672a9f8f866e0f5c3">10810</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_DN_SHIFT                  25u</span></div>
<div class="line"><a name="l10811"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaab058d89534a7740d18b5e9222596740">10811</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_DN_WIDTH                  1u</span></div>
<div class="line"><a name="l10812"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad1f4dd35cd19f3110b9712bc99737509">10812</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_DN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPDSCR_DN_SHIFT))&amp;S32_SCB_FPDSCR_DN_MASK)</span></div>
<div class="line"><a name="l10813"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab2c81f4405ebd80c78fcc62fb24c8ce4">10813</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_AHP_MASK                  0x4000000u</span></div>
<div class="line"><a name="l10814"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5173aa8757a2c27153da66b9b38295da">10814</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_AHP_SHIFT                 26u</span></div>
<div class="line"><a name="l10815"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaffd5472d19d96766a4a870752bb82d87">10815</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_AHP_WIDTH                 1u</span></div>
<div class="line"><a name="l10816"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf1775c15b9b73669eba498d8c69dd6a1">10816</a></span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_AHP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPDSCR_AHP_SHIFT))&amp;S32_SCB_FPDSCR_AHP_MASK)</span></div>
<div class="line"><a name="l10817"></a><span class="lineno">10817</span>&#160; <span class="comment">/* end of group S32_SCB_Register_Masks */</span></div>
<div class="line"><a name="l10821"></a><span class="lineno">10821</span>&#160;</div>
<div class="line"><a name="l10822"></a><span class="lineno">10822</span>&#160; <span class="comment">/* end of group S32_SCB_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l10826"></a><span class="lineno">10826</span>&#160;</div>
<div class="line"><a name="l10827"></a><span class="lineno">10827</span>&#160;</div>
<div class="line"><a name="l10828"></a><span class="lineno">10828</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10829"></a><span class="lineno">10829</span>&#160;<span class="comment">   -- S32_SysTick Peripheral Access Layer</span></div>
<div class="line"><a name="l10830"></a><span class="lineno">10830</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10831"></a><span class="lineno">10831</span>&#160;</div>
<div class="line"><a name="l10841"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html">10841</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l10842"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#a446eda0fdd620669276017c4f32f0926">10842</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___sys_tick___type.html#a446eda0fdd620669276017c4f32f0926">CSR</a>;                               </div>
<div class="line"><a name="l10843"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#adcde34bb7d16a75563c5bf08260aa839">10843</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___sys_tick___type.html#adcde34bb7d16a75563c5bf08260aa839">RVR</a>;                               </div>
<div class="line"><a name="l10844"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#a397d9aba8b9679658952d07612501bbc">10844</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___sys_tick___type.html#a397d9aba8b9679658952d07612501bbc">CVR</a>;                               </div>
<div class="line"><a name="l10845"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#a45246f79ade8318b437cd7fb9499d107">10845</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s32___sys_tick___type.html#a45246f79ade8318b437cd7fb9499d107">CALIB</a>;                             </div>
<div class="line"><a name="l10846"></a><span class="lineno">10846</span>&#160;} <a class="code" href="struct_s32___sys_tick___type.html">S32_SysTick_Type</a>, *<a class="code" href="group___s32___sys_tick___peripheral___access___layer.html#ga697170368168c348ec1e97741a52736b">S32_SysTick_MemMapPtr</a>;</div>
<div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;</div>
<div class="line"><a name="l10849"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gad6015d485a2492d3d147cfb1cd13fe58">10849</a></span>&#160;<span class="preprocessor">#define S32_SysTick_INSTANCE_COUNT               (1u)</span></div>
<div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;</div>
<div class="line"><a name="l10851"></a><span class="lineno">10851</span>&#160;</div>
<div class="line"><a name="l10852"></a><span class="lineno">10852</span>&#160;<span class="comment">/* S32_SysTick - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l10854"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gadaab1f1ce13d6d7ec8488afbeb5c4a79">10854</a></span>&#160;<span class="preprocessor">#define S32_SysTick_BASE                         (0xE000E010u)</span></div>
<div class="line"><a name="l10855"></a><span class="lineno">10855</span>&#160;</div>
<div class="line"><a name="l10856"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#ga82742a6f71c1181502db6fe45e8247e0">10856</a></span>&#160;<span class="preprocessor">#define S32_SysTick                              ((S32_SysTick_Type *)S32_SysTick_BASE)</span></div>
<div class="line"><a name="l10857"></a><span class="lineno">10857</span>&#160;</div>
<div class="line"><a name="l10858"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#ga80a6ce3d671b1c24808fb148a69a6124">10858</a></span>&#160;<span class="preprocessor">#define S32_SysTick_BASE_ADDRS                   { S32_SysTick_BASE }</span></div>
<div class="line"><a name="l10859"></a><span class="lineno">10859</span>&#160;</div>
<div class="line"><a name="l10860"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#ga1f41a7d7487b27cfa88ccafe7c6b7d0a">10860</a></span>&#160;<span class="preprocessor">#define S32_SysTick_BASE_PTRS                    { S32_SysTick }</span></div>
<div class="line"><a name="l10861"></a><span class="lineno">10861</span>&#160;</div>
<div class="line"><a name="l10862"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gab6bc7dee4e3bc9a1f1852b23bea2bdf0">10862</a></span>&#160;<span class="preprocessor">#define S32_SysTick_IRQS_ARR_COUNT               (1u)</span></div>
<div class="line"><a name="l10863"></a><span class="lineno">10863</span>&#160;</div>
<div class="line"><a name="l10864"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gae793d714cc10855f76b2f7a3ac7ff11d">10864</a></span>&#160;<span class="preprocessor">#define S32_SysTick_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l10865"></a><span class="lineno">10865</span>&#160;</div>
<div class="line"><a name="l10866"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gaac15d5681c4fbb6be615dedd069fb94b">10866</a></span>&#160;<span class="preprocessor">#define S32_SysTick_IRQS                         { SysTick_IRQn }</span></div>
<div class="line"><a name="l10867"></a><span class="lineno">10867</span>&#160;</div>
<div class="line"><a name="l10868"></a><span class="lineno">10868</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160;<span class="comment">   -- S32_SysTick Register Masks</span></div>
<div class="line"><a name="l10870"></a><span class="lineno">10870</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10871"></a><span class="lineno">10871</span>&#160;</div>
<div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l10878"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gac2c16c59e2f5d896937bbda9647edbd3">10878</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE_MASK              0x1u</span></div>
<div class="line"><a name="l10879"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gabbbd3c997dd7eee366588f2a2a8f96b6">10879</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE_SHIFT             0u</span></div>
<div class="line"><a name="l10880"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gabe3676a23992e2ce51ccdccb6f1a5581">10880</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE_WIDTH             1u</span></div>
<div class="line"><a name="l10881"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga1964cf753f9468a368e9f9d1eace1e4f">10881</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_ENABLE_SHIFT))&amp;S32_SysTick_CSR_ENABLE_MASK)</span></div>
<div class="line"><a name="l10882"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga32c50a6e9b2dc900a034dae90cec49aa">10882</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT_MASK             0x2u</span></div>
<div class="line"><a name="l10883"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gace8a441aaa27d1a198529af15bbc7679">10883</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT_SHIFT            1u</span></div>
<div class="line"><a name="l10884"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gae55c5737269341c0e8f74e54e7339757">10884</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT_WIDTH            1u</span></div>
<div class="line"><a name="l10885"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga37feb1c6b6f76ae78d44811a933581cb">10885</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_TICKINT_SHIFT))&amp;S32_SysTick_CSR_TICKINT_MASK)</span></div>
<div class="line"><a name="l10886"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga1ef86801b04321f882ab5e0d1f2a6a84">10886</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE_MASK           0x4u</span></div>
<div class="line"><a name="l10887"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga553353e5f26ed687c073ed9d4067e20d">10887</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE_SHIFT          2u</span></div>
<div class="line"><a name="l10888"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga34adc7f40a30d0c9d567599cc51944fa">10888</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE_WIDTH          1u</span></div>
<div class="line"><a name="l10889"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga2d36c754479c2abd53f3880ed5deea58">10889</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_CLKSOURCE_SHIFT))&amp;S32_SysTick_CSR_CLKSOURCE_MASK)</span></div>
<div class="line"><a name="l10890"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga672c4f13abe3c54ff1441b4b8823a076">10890</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG_MASK           0x10000u</span></div>
<div class="line"><a name="l10891"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gab41b3f03e0bd757bd84acc59f72912b3">10891</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG_SHIFT          16u</span></div>
<div class="line"><a name="l10892"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga731a88427a817b89769d219db46b9cdb">10892</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG_WIDTH          1u</span></div>
<div class="line"><a name="l10893"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gafd1c4946a04deaf6a519a619e8571265">10893</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_COUNTFLAG_SHIFT))&amp;S32_SysTick_CSR_COUNTFLAG_MASK)</span></div>
<div class="line"><a name="l10894"></a><span class="lineno">10894</span>&#160;<span class="comment">/* RVR Bit Fields */</span></div>
<div class="line"><a name="l10895"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga9485bd48e632335bfac46cb44423f88f">10895</a></span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD_MASK              0xFFFFFFu</span></div>
<div class="line"><a name="l10896"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga3c9b53dfcbe52d961b02ae8ffbab1aca">10896</a></span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD_SHIFT             0u</span></div>
<div class="line"><a name="l10897"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gad838654bfffe672e2c7da4a3c1d35d6c">10897</a></span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD_WIDTH             24u</span></div>
<div class="line"><a name="l10898"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gac6bd7bad3b82c0f4202973f8f04988aa">10898</a></span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_RVR_RELOAD_SHIFT))&amp;S32_SysTick_RVR_RELOAD_MASK)</span></div>
<div class="line"><a name="l10899"></a><span class="lineno">10899</span>&#160;<span class="comment">/* CVR Bit Fields */</span></div>
<div class="line"><a name="l10900"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaa7fbd06288052d1180521ad1e6cec0fa">10900</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT_MASK             0xFFFFFFu</span></div>
<div class="line"><a name="l10901"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga99eeaa0800890ded042a8f5969f72c8a">10901</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT_SHIFT            0u</span></div>
<div class="line"><a name="l10902"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga08b7173805caff40b4bcb8a6f323bc0c">10902</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT_WIDTH            24u</span></div>
<div class="line"><a name="l10903"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga692a0539a93741a0a916b43d14d0e599">10903</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CVR_CURRENT_SHIFT))&amp;S32_SysTick_CVR_CURRENT_MASK)</span></div>
<div class="line"><a name="l10904"></a><span class="lineno">10904</span>&#160;<span class="comment">/* CALIB Bit Fields */</span></div>
<div class="line"><a name="l10905"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga22d6c99d3120f23b18459b32701cb7b2">10905</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS_MASK             0xFFFFFFu</span></div>
<div class="line"><a name="l10906"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga26fb8bf8c30a521b8bc6c9cd79635fa4">10906</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS_SHIFT            0u</span></div>
<div class="line"><a name="l10907"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaea5a9bb6a114ce01308e82b533d6cb2f">10907</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS_WIDTH            24u</span></div>
<div class="line"><a name="l10908"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaae9e0732b806cf7fd95ccc223f06c3b8">10908</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CALIB_TENMS_SHIFT))&amp;S32_SysTick_CALIB_TENMS_MASK)</span></div>
<div class="line"><a name="l10909"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga361816c96b0d95dd8e93becfd4bf9ec0">10909</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW_MASK              0x40000000u</span></div>
<div class="line"><a name="l10910"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga4fd6f7bd7f688d8d7e4f497859e8c23d">10910</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW_SHIFT             30u</span></div>
<div class="line"><a name="l10911"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga6b97e4c31ca2511116a0ab541e604578">10911</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW_WIDTH             1u</span></div>
<div class="line"><a name="l10912"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gad4aea8c00e77d42c0622e03c06d54f15">10912</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CALIB_SKEW_SHIFT))&amp;S32_SysTick_CALIB_SKEW_MASK)</span></div>
<div class="line"><a name="l10913"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaad8b750dc080a92db345a5b2e92f73e3">10913</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF_MASK             0x80000000u</span></div>
<div class="line"><a name="l10914"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga0cc566eb268b52f63aeaa6312ad8d6d6">10914</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF_SHIFT            31u</span></div>
<div class="line"><a name="l10915"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga007b747cd2c343406961fe8150d9ad51">10915</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF_WIDTH            1u</span></div>
<div class="line"><a name="l10916"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gabd1e511bc0fcaa79ffa2bc20aa580e11">10916</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CALIB_NOREF_SHIFT))&amp;S32_SysTick_CALIB_NOREF_MASK)</span></div>
<div class="line"><a name="l10917"></a><span class="lineno">10917</span>&#160; <span class="comment">/* end of group S32_SysTick_Register_Masks */</span></div>
<div class="line"><a name="l10921"></a><span class="lineno">10921</span>&#160;</div>
<div class="line"><a name="l10922"></a><span class="lineno">10922</span>&#160; <span class="comment">/* end of group S32_SysTick_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l10926"></a><span class="lineno">10926</span>&#160;</div>
<div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;</div>
<div class="line"><a name="l10928"></a><span class="lineno">10928</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10929"></a><span class="lineno">10929</span>&#160;<span class="comment">   -- SCG Peripheral Access Layer</span></div>
<div class="line"><a name="l10930"></a><span class="lineno">10930</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10931"></a><span class="lineno">10931</span>&#160;</div>
<div class="line"><a name="l10941"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html">10941</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l10942"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ab7c35534225a1aae1c9121a1964fc40a">10942</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_g___type.html#ab7c35534225a1aae1c9121a1964fc40a">VERID</a>;                             </div>
<div class="line"><a name="l10943"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#aecf4c04595fd544b547ded0e511a568c">10943</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_g___type.html#aecf4c04595fd544b547ded0e511a568c">PARAM</a>;                             </div>
<div class="line"><a name="l10944"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b">10944</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l10945"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a8ccac71ad0f71c9c950430023e82fe22">10945</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_g___type.html#a8ccac71ad0f71c9c950430023e82fe22">CSR</a>;                               </div>
<div class="line"><a name="l10946"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a606ca8f9cfd1d2fedbf70b7a116be45f">10946</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a606ca8f9cfd1d2fedbf70b7a116be45f">RCCR</a>;                              </div>
<div class="line"><a name="l10947"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#acf9d937106921c5a17280d7d8425425f">10947</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#acf9d937106921c5a17280d7d8425425f">VCCR</a>;                              </div>
<div class="line"><a name="l10948"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#aeb444249982c2c57baeef43e72fd67a9">10948</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#aeb444249982c2c57baeef43e72fd67a9">HCCR</a>;                              </div>
<div class="line"><a name="l10949"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a65fa05a5f73f33435863e15ae0223369">10949</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a65fa05a5f73f33435863e15ae0223369">CLKOUTCNFG</a>;                        </div>
<div class="line"><a name="l10950"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a61db19a90c3279434af03d476575ceb4">10950</a></span>&#160;       uint8_t RESERVED_1[220];</div>
<div class="line"><a name="l10951"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#aedebd9cc80744ebf5f5597bbc8ec8d3e">10951</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#aedebd9cc80744ebf5f5597bbc8ec8d3e">SOSCCSR</a>;                           </div>
<div class="line"><a name="l10952"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ae72cefa5698c49a76dfc3f7e6008f738">10952</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#ae72cefa5698c49a76dfc3f7e6008f738">SOSCDIV</a>;                           </div>
<div class="line"><a name="l10953"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#af10d10c4edb8381633c0a01a1d77cbf9">10953</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#af10d10c4edb8381633c0a01a1d77cbf9">SOSCCFG</a>;                           </div>
<div class="line"><a name="l10954"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ab768a2a7d51ec3694e6fe76ad6902cb0">10954</a></span>&#160;       uint8_t RESERVED_2[244];</div>
<div class="line"><a name="l10955"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a50d47daf79bc749faa16ad6e16927c61">10955</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a50d47daf79bc749faa16ad6e16927c61">SIRCCSR</a>;                           </div>
<div class="line"><a name="l10956"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a567a424413bac9a1c0b71a52a8dc4c7a">10956</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a567a424413bac9a1c0b71a52a8dc4c7a">SIRCDIV</a>;                           </div>
<div class="line"><a name="l10957"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a5fd528b790775b8f80d653c1699f6106">10957</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a5fd528b790775b8f80d653c1699f6106">SIRCCFG</a>;                           </div>
<div class="line"><a name="l10958"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ab53988b8451f19b5c55903658dd4d5aa">10958</a></span>&#160;       uint8_t RESERVED_3[244];</div>
<div class="line"><a name="l10959"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a4085a81856811f54bd389d4be8785093">10959</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a4085a81856811f54bd389d4be8785093">FIRCCSR</a>;                           </div>
<div class="line"><a name="l10960"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a38b3ac786a7bca456bb00875186a0665">10960</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a38b3ac786a7bca456bb00875186a0665">FIRCDIV</a>;                           </div>
<div class="line"><a name="l10961"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a525cf437dbeeb1c2d1990f35fe57cc81">10961</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a525cf437dbeeb1c2d1990f35fe57cc81">FIRCCFG</a>;                           </div>
<div class="line"><a name="l10962"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#aa993af8fdb2b83294238cbc7c88e662a">10962</a></span>&#160;       uint8_t RESERVED_4[756];</div>
<div class="line"><a name="l10963"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ad17c902a0cbf659b39ad100720c905d6">10963</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#ad17c902a0cbf659b39ad100720c905d6">SPLLCSR</a>;                           </div>
<div class="line"><a name="l10964"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ab48136e50bd4f95d4675b7d98960cc3f">10964</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#ab48136e50bd4f95d4675b7d98960cc3f">SPLLDIV</a>;                           </div>
<div class="line"><a name="l10965"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a2bed29a2c167de62d2b4aa47d697a1ca">10965</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a2bed29a2c167de62d2b4aa47d697a1ca">SPLLCFG</a>;                           </div>
<div class="line"><a name="l10966"></a><span class="lineno">10966</span>&#160;} <a class="code" href="struct_s_c_g___type.html">SCG_Type</a>, *<a class="code" href="group___s_c_g___peripheral___access___layer.html#ga219b6cd28834b21fd469092f7bfcaf17">SCG_MemMapPtr</a>;</div>
<div class="line"><a name="l10967"></a><span class="lineno">10967</span>&#160;</div>
<div class="line"><a name="l10969"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga2952de6414d8d8f404e72dad3472e9f0">10969</a></span>&#160;<span class="preprocessor">#define SCG_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l10970"></a><span class="lineno">10970</span>&#160;</div>
<div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;</div>
<div class="line"><a name="l10972"></a><span class="lineno">10972</span>&#160;<span class="comment">/* SCG - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l10974"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga6af2b552cd9887eb9550d93dc3fb5c7e">10974</a></span>&#160;<span class="preprocessor">#define SCG_BASE                                 (0x40064000u)</span></div>
<div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;</div>
<div class="line"><a name="l10976"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga503d35adf19c660f1284fcb8aba2f0a1">10976</a></span>&#160;<span class="preprocessor">#define SCG                                      ((SCG_Type *)SCG_BASE)</span></div>
<div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;</div>
<div class="line"><a name="l10978"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#gae3125ae26a84d7c8408611b3715913ae">10978</a></span>&#160;<span class="preprocessor">#define SCG_BASE_ADDRS                           { SCG_BASE }</span></div>
<div class="line"><a name="l10979"></a><span class="lineno">10979</span>&#160;</div>
<div class="line"><a name="l10980"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga5bbd0220d607443ff23b08a0e094d253">10980</a></span>&#160;<span class="preprocessor">#define SCG_BASE_PTRS                            { SCG }</span></div>
<div class="line"><a name="l10981"></a><span class="lineno">10981</span>&#160;</div>
<div class="line"><a name="l10982"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#gad8631924085ef8d844217e5e9a8ef167">10982</a></span>&#160;<span class="preprocessor">#define SCG_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;</div>
<div class="line"><a name="l10984"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga37109f15a4ba6d886621a159f7655fe8">10984</a></span>&#160;<span class="preprocessor">#define SCG_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160;</div>
<div class="line"><a name="l10986"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga755d173b21396930bf4f54854685568b">10986</a></span>&#160;<span class="preprocessor">#define SCG_IRQS                                 { SCG_IRQn }</span></div>
<div class="line"><a name="l10987"></a><span class="lineno">10987</span>&#160;</div>
<div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10989"></a><span class="lineno">10989</span>&#160;<span class="comment">   -- SCG Register Masks</span></div>
<div class="line"><a name="l10990"></a><span class="lineno">10990</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;</div>
<div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l10998"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga64ac9590180f0ef1ca664a6afbeabf4b">10998</a></span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l10999"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga749bf0b02e0da07225346f9be173092c">10999</a></span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION_SHIFT                  0u</span></div>
<div class="line"><a name="l11000"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga023488c9745e7d1c1342cc2dd406b16f">11000</a></span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION_WIDTH                  32u</span></div>
<div class="line"><a name="l11001"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4b29de13a40314f80f287447afe66496">11001</a></span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VERID_VERSION_SHIFT))&amp;SCG_VERID_VERSION_MASK)</span></div>
<div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l11003"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4233eb95380e0b97fe9c4f47d7c886f1">11003</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES_MASK                   0xFFu</span></div>
<div class="line"><a name="l11004"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae339b78aca93899a6b41d3369db56567">11004</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES_SHIFT                  0u</span></div>
<div class="line"><a name="l11005"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf61feab60f2bf0bbce987fe846440a6e">11005</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES_WIDTH                  8u</span></div>
<div class="line"><a name="l11006"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga66a2d3563576a18fca3cf633183c90c6">11006</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_PARAM_CLKPRES_SHIFT))&amp;SCG_PARAM_CLKPRES_MASK)</span></div>
<div class="line"><a name="l11007"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6750deaf799e4578afa19325bd4174e5">11007</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES_MASK                   0xF8000000u</span></div>
<div class="line"><a name="l11008"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga511f0179ad65152642ac270b8d2179be">11008</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES_SHIFT                  27u</span></div>
<div class="line"><a name="l11009"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga59985d71326d443e5a65f70024300d60">11009</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES_WIDTH                  5u</span></div>
<div class="line"><a name="l11010"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga457b3564567eedd79db6422ff0e5c3a2">11010</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_PARAM_DIVPRES_SHIFT))&amp;SCG_PARAM_DIVPRES_MASK)</span></div>
<div class="line"><a name="l11011"></a><span class="lineno">11011</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l11012"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf9a48722d8069db8c50773eeded6a6d4">11012</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW_MASK                     0xFu</span></div>
<div class="line"><a name="l11013"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf76d315bd3a83db4e02fa097760c2549">11013</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW_SHIFT                    0u</span></div>
<div class="line"><a name="l11014"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5e8280d2f389d664fbbfd3a7edbe048f">11014</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW_WIDTH                    4u</span></div>
<div class="line"><a name="l11015"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4da1c30a0624f7db7111272bfadb331f">11015</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_DIVSLOW_SHIFT))&amp;SCG_CSR_DIVSLOW_MASK)</span></div>
<div class="line"><a name="l11016"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga23b8c13e57d5735f08fb50b154c3d4a1">11016</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS_MASK                      0xF0u</span></div>
<div class="line"><a name="l11017"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga30c463ce408ecaebf25845a4048f0880">11017</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS_SHIFT                     4u</span></div>
<div class="line"><a name="l11018"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5752a9b94bf90a9319acd6b7dd8f4a15">11018</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS_WIDTH                     4u</span></div>
<div class="line"><a name="l11019"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5d95412f986c5ce76134165973697b3d">11019</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_DIVBUS_SHIFT))&amp;SCG_CSR_DIVBUS_MASK)</span></div>
<div class="line"><a name="l11020"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae23fe17a019894140db1821b1e74e879">11020</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE_MASK                     0xF0000u</span></div>
<div class="line"><a name="l11021"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0a0775d47a5874a13e25c0402caacf81">11021</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE_SHIFT                    16u</span></div>
<div class="line"><a name="l11022"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaae4a1fef4612f7ad65f8ec46ced37321">11022</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE_WIDTH                    4u</span></div>
<div class="line"><a name="l11023"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gade33cc8fe27a01a4ed6ab71af2c6e1cc">11023</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_DIVCORE_SHIFT))&amp;SCG_CSR_DIVCORE_MASK)</span></div>
<div class="line"><a name="l11024"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga40847fcec9342f299b8d83fb7e59c164">11024</a></span>&#160;<span class="preprocessor">#define SCG_CSR_SCS_MASK                         0xF000000u</span></div>
<div class="line"><a name="l11025"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga920b77a6e8f7f0101e9ac76a7a3fe27c">11025</a></span>&#160;<span class="preprocessor">#define SCG_CSR_SCS_SHIFT                        24u</span></div>
<div class="line"><a name="l11026"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga600e8128d01f0daba668fd7d695819ee">11026</a></span>&#160;<span class="preprocessor">#define SCG_CSR_SCS_WIDTH                        4u</span></div>
<div class="line"><a name="l11027"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga67756bed4ef319a0f63bc1390be92d69">11027</a></span>&#160;<span class="preprocessor">#define SCG_CSR_SCS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_SCS_SHIFT))&amp;SCG_CSR_SCS_MASK)</span></div>
<div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;<span class="comment">/* RCCR Bit Fields */</span></div>
<div class="line"><a name="l11029"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5a5cc7185ba6857b822e0130a544fc7a">11029</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW_MASK                    0xFu</span></div>
<div class="line"><a name="l11030"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9c03e8c6e95f989147a88a7a9337efc2">11030</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW_SHIFT                   0u</span></div>
<div class="line"><a name="l11031"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0647300ef934b4611da249e6cada4f8c">11031</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW_WIDTH                   4u</span></div>
<div class="line"><a name="l11032"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga563cf69014027bf861349e1318177035">11032</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_DIVSLOW_SHIFT))&amp;SCG_RCCR_DIVSLOW_MASK)</span></div>
<div class="line"><a name="l11033"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga598fda98844fc2c370b6a297ac40ce28">11033</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS_MASK                     0xF0u</span></div>
<div class="line"><a name="l11034"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4b2635447b673433c5e8b2977cf2184d">11034</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS_SHIFT                    4u</span></div>
<div class="line"><a name="l11035"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga974341c3da034740f92600659ffc6bfe">11035</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS_WIDTH                    4u</span></div>
<div class="line"><a name="l11036"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga427cfe90cb6dbaf76ec9460aab023e4c">11036</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_DIVBUS_SHIFT))&amp;SCG_RCCR_DIVBUS_MASK)</span></div>
<div class="line"><a name="l11037"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0f220e9ba54c232b96215b07a9c47b23">11037</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE_MASK                    0xF0000u</span></div>
<div class="line"><a name="l11038"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab354e7c329075a4e2440457543ca5a55">11038</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE_SHIFT                   16u</span></div>
<div class="line"><a name="l11039"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga962b87d185dac154f77879a0bc299ac4">11039</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE_WIDTH                   4u</span></div>
<div class="line"><a name="l11040"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1e4d945fd2eede4588f4387f8c9c5050">11040</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_DIVCORE_SHIFT))&amp;SCG_RCCR_DIVCORE_MASK)</span></div>
<div class="line"><a name="l11041"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga355f4b03c7196642c14dd2c9567879ac">11041</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS_MASK                        0xF000000u</span></div>
<div class="line"><a name="l11042"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaadd491a7d7e4325724344921b9dffac3">11042</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS_SHIFT                       24u</span></div>
<div class="line"><a name="l11043"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8ddfe215fd32a57492d8c98a09a76272">11043</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS_WIDTH                       4u</span></div>
<div class="line"><a name="l11044"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5521871fd3ceb9b2b53cab3f37b7a579">11044</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_SCS_SHIFT))&amp;SCG_RCCR_SCS_MASK)</span></div>
<div class="line"><a name="l11045"></a><span class="lineno">11045</span>&#160;<span class="comment">/* VCCR Bit Fields */</span></div>
<div class="line"><a name="l11046"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga53a4daad8406d60a9cabe62f61954d21">11046</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW_MASK                    0xFu</span></div>
<div class="line"><a name="l11047"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga83ef86f7e2380c490e4d11074d0cb18e">11047</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW_SHIFT                   0u</span></div>
<div class="line"><a name="l11048"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4cd931c3db01d404ef09e4a202ce1f7e">11048</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW_WIDTH                   4u</span></div>
<div class="line"><a name="l11049"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5fb9a721ab3d82bc4ce2e50ccd32fbb3">11049</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_DIVSLOW_SHIFT))&amp;SCG_VCCR_DIVSLOW_MASK)</span></div>
<div class="line"><a name="l11050"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3abd603a2937d65b838c32d69aa2f2fd">11050</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS_MASK                     0xF0u</span></div>
<div class="line"><a name="l11051"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4c5dce2ef468a01af4dda459a2ba8a69">11051</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS_SHIFT                    4u</span></div>
<div class="line"><a name="l11052"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga02e623aaab7ae59e2b4a1554697a3af7">11052</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS_WIDTH                    4u</span></div>
<div class="line"><a name="l11053"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga75b6b4117240b5a5eb58f860f5f234ac">11053</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_DIVBUS_SHIFT))&amp;SCG_VCCR_DIVBUS_MASK)</span></div>
<div class="line"><a name="l11054"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae11798db0d85490ff690d004077a61f0">11054</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE_MASK                    0xF0000u</span></div>
<div class="line"><a name="l11055"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5336d37c92b7cb4a94449575702a7b33">11055</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE_SHIFT                   16u</span></div>
<div class="line"><a name="l11056"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa5fd90a312b7f59abf6175dbf6e17df2">11056</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE_WIDTH                   4u</span></div>
<div class="line"><a name="l11057"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaac301a0e6fc71280bc088c89ababe512">11057</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_DIVCORE_SHIFT))&amp;SCG_VCCR_DIVCORE_MASK)</span></div>
<div class="line"><a name="l11058"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3d00a764f56c95aeb7a57429600ec6b8">11058</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS_MASK                        0xF000000u</span></div>
<div class="line"><a name="l11059"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gac0019531ca67277856a620eb16a4490d">11059</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS_SHIFT                       24u</span></div>
<div class="line"><a name="l11060"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga704c25644d9345cd34ffbe288f271f26">11060</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS_WIDTH                       4u</span></div>
<div class="line"><a name="l11061"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3b135eda0dc6c1b1e11ea97399ce7def">11061</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_SCS_SHIFT))&amp;SCG_VCCR_SCS_MASK)</span></div>
<div class="line"><a name="l11062"></a><span class="lineno">11062</span>&#160;<span class="comment">/* HCCR Bit Fields */</span></div>
<div class="line"><a name="l11063"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab4397461eaa215dfb43a8c3047a5617e">11063</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVSLOW_MASK                    0xFu</span></div>
<div class="line"><a name="l11064"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5bfcf67adb7a1c0d275dd16bd5b907b6">11064</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVSLOW_SHIFT                   0u</span></div>
<div class="line"><a name="l11065"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5fdc8695253de84fdaf6c28c59488eb8">11065</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVSLOW_WIDTH                   4u</span></div>
<div class="line"><a name="l11066"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0697807bd45585d909aeb7b0d9ff349c">11066</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_HCCR_DIVSLOW_SHIFT))&amp;SCG_HCCR_DIVSLOW_MASK)</span></div>
<div class="line"><a name="l11067"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga07b37bdfc072eacd8729307b59648ef5">11067</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVBUS_MASK                     0xF0u</span></div>
<div class="line"><a name="l11068"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf99bccd41e3adf50b954ae4c361dc0ac">11068</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVBUS_SHIFT                    4u</span></div>
<div class="line"><a name="l11069"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6e25e1bfb9bd4db319e6890190fed23c">11069</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVBUS_WIDTH                    4u</span></div>
<div class="line"><a name="l11070"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5045f3bb61a2298e267234b816fcc4ee">11070</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_HCCR_DIVBUS_SHIFT))&amp;SCG_HCCR_DIVBUS_MASK)</span></div>
<div class="line"><a name="l11071"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6f7dede9eae34b7811b73a78d6c42758">11071</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVCORE_MASK                    0xF0000u</span></div>
<div class="line"><a name="l11072"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga23bc512585ee995b3319321d536db20e">11072</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVCORE_SHIFT                   16u</span></div>
<div class="line"><a name="l11073"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa56c69d9ae51e2fa4e931d32de0b4e95">11073</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVCORE_WIDTH                   4u</span></div>
<div class="line"><a name="l11074"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga708fae9a64a290c6a34ef631e22addc8">11074</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_HCCR_DIVCORE_SHIFT))&amp;SCG_HCCR_DIVCORE_MASK)</span></div>
<div class="line"><a name="l11075"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaef4afdcad0606eec525191041ca840d2">11075</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_SCS_MASK                        0xF000000u</span></div>
<div class="line"><a name="l11076"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga887f88ad90eefc99ec1652e180890dd6">11076</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_SCS_SHIFT                       24u</span></div>
<div class="line"><a name="l11077"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga96b2f357c62029aeaa909a7b81ece576">11077</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_SCS_WIDTH                       4u</span></div>
<div class="line"><a name="l11078"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga32a300d9b8c8d1f8a0e71d8768d38ce3">11078</a></span>&#160;<span class="preprocessor">#define SCG_HCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_HCCR_SCS_SHIFT))&amp;SCG_HCCR_SCS_MASK)</span></div>
<div class="line"><a name="l11079"></a><span class="lineno">11079</span>&#160;<span class="comment">/* CLKOUTCNFG Bit Fields */</span></div>
<div class="line"><a name="l11080"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gace7126642962920563b3894c7c9d924b">11080</a></span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL_MASK            0xF000000u</span></div>
<div class="line"><a name="l11081"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gabd3d0bda6b856fc4ffc00c2a36ff5e99">11081</a></span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT           24u</span></div>
<div class="line"><a name="l11082"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga090cf238b571a360e20f867859f31e89">11082</a></span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL_WIDTH           4u</span></div>
<div class="line"><a name="l11083"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6552a802a7be0996958d5391067a3f52">11083</a></span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT))&amp;SCG_CLKOUTCNFG_CLKOUTSEL_MASK)</span></div>
<div class="line"><a name="l11084"></a><span class="lineno">11084</span>&#160;<span class="comment">/* SOSCCSR Bit Fields */</span></div>
<div class="line"><a name="l11085"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad43c94dfce8039966a3ef736b17a7ea5">11085</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN_MASK                  0x1u</span></div>
<div class="line"><a name="l11086"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad265364aef0d807da75cea9b33fc9f8b">11086</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN_SHIFT                 0u</span></div>
<div class="line"><a name="l11087"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga01a2a10934135a4de565a941fd08ca38">11087</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN_WIDTH                 1u</span></div>
<div class="line"><a name="l11088"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga39ccb146012c802c63ac6f0adfe56545">11088</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCEN_SHIFT))&amp;SCG_SOSCCSR_SOSCEN_MASK)</span></div>
<div class="line"><a name="l11089"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab8baba8ffdec95c3c11c622cfa325c1b">11089</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM_MASK                  0x10000u</span></div>
<div class="line"><a name="l11090"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gafd39ac4fb08b2cb3eda16b16a2640602">11090</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM_SHIFT                 16u</span></div>
<div class="line"><a name="l11091"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga66afd59f0ea54f35554328d9ed50940f">11091</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM_WIDTH                 1u</span></div>
<div class="line"><a name="l11092"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga07b13d27271342b5e7ea05b63350847b">11092</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCCM_SHIFT))&amp;SCG_SOSCCSR_SOSCCM_MASK)</span></div>
<div class="line"><a name="l11093"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga51291899833200fab91e50bacdf83801">11093</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE_MASK                0x20000u</span></div>
<div class="line"><a name="l11094"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga16002a9bb904328fb044f008aa7888a5">11094</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE_SHIFT               17u</span></div>
<div class="line"><a name="l11095"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab539c1347f0d8b0885732a7d26f68aa3">11095</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE_WIDTH               1u</span></div>
<div class="line"><a name="l11096"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa63444f902197e0c78a0894cb511f6bb">11096</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCCMRE_SHIFT))&amp;SCG_SOSCCSR_SOSCCMRE_MASK)</span></div>
<div class="line"><a name="l11097"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab1bd4b4f03a8e47d74f157acf41180ba">11097</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK_MASK                      0x800000u</span></div>
<div class="line"><a name="l11098"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga46d8b9d9c93808e9c0ce974084dafb1c">11098</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK_SHIFT                     23u</span></div>
<div class="line"><a name="l11099"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga71d457eeb14d5980b8f26461f8ff564e">11099</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK_WIDTH                     1u</span></div>
<div class="line"><a name="l11100"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga549dae11b572f2bd76cc14481840993d">11100</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_LK_SHIFT))&amp;SCG_SOSCCSR_LK_MASK)</span></div>
<div class="line"><a name="l11101"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1e4fa63766517862e36bdaff384136f0">11101</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD_MASK                 0x1000000u</span></div>
<div class="line"><a name="l11102"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab610383fc0d3d32b68283fe62f2b0817">11102</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD_SHIFT                24u</span></div>
<div class="line"><a name="l11103"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga28439dc946e2fe2bb85e32993c359039">11103</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD_WIDTH                1u</span></div>
<div class="line"><a name="l11104"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga86a37e9f5003640a8d37418a8021d2ea">11104</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCVLD_SHIFT))&amp;SCG_SOSCCSR_SOSCVLD_MASK)</span></div>
<div class="line"><a name="l11105"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab724366f76a067a7e6611d3aec88ef4b">11105</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL_MASK                 0x2000000u</span></div>
<div class="line"><a name="l11106"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga86d1c50d8bfa71645c3a1123cac6a872">11106</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL_SHIFT                25u</span></div>
<div class="line"><a name="l11107"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad2154d4aa82080bce26643192db24c06">11107</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL_WIDTH                1u</span></div>
<div class="line"><a name="l11108"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6bde1e0004effae7ec0224ca1b71e600">11108</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCSEL_SHIFT))&amp;SCG_SOSCCSR_SOSCSEL_MASK)</span></div>
<div class="line"><a name="l11109"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga51680b5d6abaa490beb262cf01f41450">11109</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR_MASK                 0x4000000u</span></div>
<div class="line"><a name="l11110"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8f65fc10963b0d90c64779f104ab3764">11110</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR_SHIFT                26u</span></div>
<div class="line"><a name="l11111"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga117642bbe09ae84d37daea2a23074afb">11111</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR_WIDTH                1u</span></div>
<div class="line"><a name="l11112"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0103d8fb795fb48481254ad01b5a14ec">11112</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCERR_SHIFT))&amp;SCG_SOSCCSR_SOSCERR_MASK)</span></div>
<div class="line"><a name="l11113"></a><span class="lineno">11113</span>&#160;<span class="comment">/* SOSCDIV Bit Fields */</span></div>
<div class="line"><a name="l11114"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8b49185391bb39d3796aebeb5817685d">11114</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1_MASK                0x7u</span></div>
<div class="line"><a name="l11115"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gac9028e2fa371e7fad19f4d5d57aa5d16">11115</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1_SHIFT               0u</span></div>
<div class="line"><a name="l11116"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga08ea2fbb59e214dab67245ebc1be482a">11116</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1_WIDTH               3u</span></div>
<div class="line"><a name="l11117"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0b80a6d3303d8350de37b484ebd31d2d">11117</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCDIV_SOSCDIV1_SHIFT))&amp;SCG_SOSCDIV_SOSCDIV1_MASK)</span></div>
<div class="line"><a name="l11118"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad598b7f7305744a10508f66e72382ea3">11118</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2_MASK                0x700u</span></div>
<div class="line"><a name="l11119"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga73e76d6a3c56f07f362e29318c204ef3">11119</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2_SHIFT               8u</span></div>
<div class="line"><a name="l11120"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2267d75debabc467cf96ea973efc3373">11120</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2_WIDTH               3u</span></div>
<div class="line"><a name="l11121"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacb22fde349df1178369e04325af515d2">11121</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCDIV_SOSCDIV2_SHIFT))&amp;SCG_SOSCDIV_SOSCDIV2_MASK)</span></div>
<div class="line"><a name="l11122"></a><span class="lineno">11122</span>&#160;<span class="comment">/* SOSCCFG Bit Fields */</span></div>
<div class="line"><a name="l11123"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacafd0c062d56dafa530627b4baa20b8e">11123</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS_MASK                   0x4u</span></div>
<div class="line"><a name="l11124"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad0e136950d9d99f67ee4fbb1581d71a0">11124</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS_SHIFT                  2u</span></div>
<div class="line"><a name="l11125"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaedf377b6155d9956f458f7f619cab5a0">11125</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS_WIDTH                  1u</span></div>
<div class="line"><a name="l11126"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga923fe67eba02d267151b8c9d82f3b3d2">11126</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCFG_EREFS_SHIFT))&amp;SCG_SOSCCFG_EREFS_MASK)</span></div>
<div class="line"><a name="l11127"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacf47fe94f041aa8518887dc436a109cd">11127</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO_MASK                     0x8u</span></div>
<div class="line"><a name="l11128"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1809a2bd16ef8a4861f8460fca9c4f5e">11128</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO_SHIFT                    3u</span></div>
<div class="line"><a name="l11129"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaac91ae8f8c55f9badc8036157316c107">11129</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO_WIDTH                    1u</span></div>
<div class="line"><a name="l11130"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7e433538146daf3f0459046ca814f1e1">11130</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCFG_HGO_SHIFT))&amp;SCG_SOSCCFG_HGO_MASK)</span></div>
<div class="line"><a name="l11131"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga00ce4e8e6dfd327d34ba80a5d0ddd696">11131</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE_MASK                   0x30u</span></div>
<div class="line"><a name="l11132"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7e7aa07ad1a22b625171085a61ce8d47">11132</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE_SHIFT                  4u</span></div>
<div class="line"><a name="l11133"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga854ac20225db6534921f44c358ca1794">11133</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE_WIDTH                  2u</span></div>
<div class="line"><a name="l11134"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gabe00624cdcb4f8195a96301322009653">11134</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCFG_RANGE_SHIFT))&amp;SCG_SOSCCFG_RANGE_MASK)</span></div>
<div class="line"><a name="l11135"></a><span class="lineno">11135</span>&#160;<span class="comment">/* SIRCCSR Bit Fields */</span></div>
<div class="line"><a name="l11136"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga518adcf70ea7aec577492d6f456dd14e">11136</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN_MASK                  0x1u</span></div>
<div class="line"><a name="l11137"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab66c554db4821c48913885f2f7e4b13c">11137</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN_SHIFT                 0u</span></div>
<div class="line"><a name="l11138"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab6040354f91ee6a48a6b64abec9b4a7a">11138</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN_WIDTH                 1u</span></div>
<div class="line"><a name="l11139"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf41d26420c32d80b892b609c6375b34b">11139</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCEN_SHIFT))&amp;SCG_SIRCCSR_SIRCEN_MASK)</span></div>
<div class="line"><a name="l11140"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga80342077b04578ac1afcf9a504954ba4">11140</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN_MASK                0x2u</span></div>
<div class="line"><a name="l11141"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacf41271305c9c4b5aebb745f8c108db3">11141</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN_SHIFT               1u</span></div>
<div class="line"><a name="l11142"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad7e04fedbf2bfce382bcf8f564abdbbb">11142</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN_WIDTH               1u</span></div>
<div class="line"><a name="l11143"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga396ac6f080ffd17026f3d83239c680ba">11143</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCSTEN_SHIFT))&amp;SCG_SIRCCSR_SIRCSTEN_MASK)</span></div>
<div class="line"><a name="l11144"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9d101ec65eb1927ae37a34db1d767854">11144</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN_MASK                0x4u</span></div>
<div class="line"><a name="l11145"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9ecf5402272e8cbd7003d46426ab73be">11145</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN_SHIFT               2u</span></div>
<div class="line"><a name="l11146"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2327f5ffba03cd5844be7131c93f3c98">11146</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN_WIDTH               1u</span></div>
<div class="line"><a name="l11147"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaea7512bd88417f102b9ac93871195cd3">11147</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCLPEN_SHIFT))&amp;SCG_SIRCCSR_SIRCLPEN_MASK)</span></div>
<div class="line"><a name="l11148"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga85e967da035bcf8d1eb00f009a35272c">11148</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK_MASK                      0x800000u</span></div>
<div class="line"><a name="l11149"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaba02c9006119dc4e6945b4422b985b1f">11149</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK_SHIFT                     23u</span></div>
<div class="line"><a name="l11150"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2821ad34785429993654913d341c5e46">11150</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK_WIDTH                     1u</span></div>
<div class="line"><a name="l11151"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaacdd17de09b2d18ec262650ba9311e38">11151</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_LK_SHIFT))&amp;SCG_SIRCCSR_LK_MASK)</span></div>
<div class="line"><a name="l11152"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaaf5993010e1a77fec69945857ad5965a">11152</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD_MASK                 0x1000000u</span></div>
<div class="line"><a name="l11153"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad6600893327ab4fdb9b4a954f6081523">11153</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD_SHIFT                24u</span></div>
<div class="line"><a name="l11154"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6bae65f93884fcb310c7d49ee487625f">11154</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD_WIDTH                1u</span></div>
<div class="line"><a name="l11155"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gada87e392c31dd2d6a2e90641387702b1">11155</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCVLD_SHIFT))&amp;SCG_SIRCCSR_SIRCVLD_MASK)</span></div>
<div class="line"><a name="l11156"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga26f72369774e1433fc303893b115ff32">11156</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL_MASK                 0x2000000u</span></div>
<div class="line"><a name="l11157"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga574090dfd79b8adc8367f4360deb8282">11157</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL_SHIFT                25u</span></div>
<div class="line"><a name="l11158"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa2398c841d60c506bc47c5a2aea790f0">11158</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL_WIDTH                1u</span></div>
<div class="line"><a name="l11159"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga76557b0971e596e9bdd310846adf20f3">11159</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCSEL_SHIFT))&amp;SCG_SIRCCSR_SIRCSEL_MASK)</span></div>
<div class="line"><a name="l11160"></a><span class="lineno">11160</span>&#160;<span class="comment">/* SIRCDIV Bit Fields */</span></div>
<div class="line"><a name="l11161"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1b58dadb98d570c05c8cda524acd9d69">11161</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1_MASK                0x7u</span></div>
<div class="line"><a name="l11162"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gac203db17cb6d2eb7c2c0c54197f6a2fa">11162</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1_SHIFT               0u</span></div>
<div class="line"><a name="l11163"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga126c1fdbf1764f9276403b9ecb2c0820">11163</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1_WIDTH               3u</span></div>
<div class="line"><a name="l11164"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacc6b3041e394578f9e4b674f5f88d2e8">11164</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCDIV_SIRCDIV1_SHIFT))&amp;SCG_SIRCDIV_SIRCDIV1_MASK)</span></div>
<div class="line"><a name="l11165"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf09473f1151d2ae37fe12ed9f82404e4">11165</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2_MASK                0x700u</span></div>
<div class="line"><a name="l11166"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga975fa58b46731d3758592d2106008a36">11166</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2_SHIFT               8u</span></div>
<div class="line"><a name="l11167"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae8776c409f2283b15dfcad7bc2dcefec">11167</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2_WIDTH               3u</span></div>
<div class="line"><a name="l11168"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga686d862e143a0119abcfb4f42fbfadc3">11168</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCDIV_SIRCDIV2_SHIFT))&amp;SCG_SIRCDIV_SIRCDIV2_MASK)</span></div>
<div class="line"><a name="l11169"></a><span class="lineno">11169</span>&#160;<span class="comment">/* SIRCCFG Bit Fields */</span></div>
<div class="line"><a name="l11170"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7ee99cd2b9cb572bae7dc894baef91a2">11170</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE_MASK                   0x1u</span></div>
<div class="line"><a name="l11171"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab2d34d6138368b3edc4a4c2a57ebf29d">11171</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE_SHIFT                  0u</span></div>
<div class="line"><a name="l11172"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3ce24e096048cac7695eb51f8bbb6f00">11172</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE_WIDTH                  1u</span></div>
<div class="line"><a name="l11173"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga540000940cfe5d9552d48cd1c49fce89">11173</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCFG_RANGE_SHIFT))&amp;SCG_SIRCCFG_RANGE_MASK)</span></div>
<div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;<span class="comment">/* FIRCCSR Bit Fields */</span></div>
<div class="line"><a name="l11175"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa9a5b9dbfe3850d8fe2ef6509677835a">11175</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN_MASK                  0x1u</span></div>
<div class="line"><a name="l11176"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4f77c90be77c8a93071e695c00ebe9a3">11176</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN_SHIFT                 0u</span></div>
<div class="line"><a name="l11177"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga84d86f3fe643c6116cee9f3a9570910a">11177</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN_WIDTH                 1u</span></div>
<div class="line"><a name="l11178"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3d6f2c501f5e736ab62375ac4379d635">11178</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCEN_SHIFT))&amp;SCG_FIRCCSR_FIRCEN_MASK)</span></div>
<div class="line"><a name="l11179"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga53574100ebe7c5cbf263b4a960c73e7c">11179</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF_MASK              0x8u</span></div>
<div class="line"><a name="l11180"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0f0e748889a14fef668aab45bfc95203">11180</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF_SHIFT             3u</span></div>
<div class="line"><a name="l11181"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3d089089f80a6af996db8260f9926819">11181</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF_WIDTH             1u</span></div>
<div class="line"><a name="l11182"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab3ab4aadf76b0099f488096e76038855">11182</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCREGOFF_SHIFT))&amp;SCG_FIRCCSR_FIRCREGOFF_MASK)</span></div>
<div class="line"><a name="l11183"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6eb949ce8e1faf50bfb440d670d9f325">11183</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK_MASK                      0x800000u</span></div>
<div class="line"><a name="l11184"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga005620b5bad058249aca53d047a72674">11184</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK_SHIFT                     23u</span></div>
<div class="line"><a name="l11185"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6fce4a43e7d39bd0068abf5b6d4ea878">11185</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK_WIDTH                     1u</span></div>
<div class="line"><a name="l11186"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5d1708d989586231f42e72bea2be3ed2">11186</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_LK_SHIFT))&amp;SCG_FIRCCSR_LK_MASK)</span></div>
<div class="line"><a name="l11187"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga22d4f04c6514151f122fc005b603f569">11187</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD_MASK                 0x1000000u</span></div>
<div class="line"><a name="l11188"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9b38025ad6f91c5b9eabe6e78cada079">11188</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD_SHIFT                24u</span></div>
<div class="line"><a name="l11189"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2f93f6e96f19ccfe1b99e8e8c811ac07">11189</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD_WIDTH                1u</span></div>
<div class="line"><a name="l11190"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae3e4ae35de987d0187893a2a51a1e2d8">11190</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCVLD_SHIFT))&amp;SCG_FIRCCSR_FIRCVLD_MASK)</span></div>
<div class="line"><a name="l11191"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga468922593dd6db5550baf28bb46b8998">11191</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL_MASK                 0x2000000u</span></div>
<div class="line"><a name="l11192"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5a8009ab2386d8d7c96a3d3110d36848">11192</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL_SHIFT                25u</span></div>
<div class="line"><a name="l11193"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga75e6a46406f3239e111de150d783ff56">11193</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL_WIDTH                1u</span></div>
<div class="line"><a name="l11194"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4d12e6e2b50e53b1e45694279cc91446">11194</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCSEL_SHIFT))&amp;SCG_FIRCCSR_FIRCSEL_MASK)</span></div>
<div class="line"><a name="l11195"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga751e1ee607f68cbcb962c8f113d815ca">11195</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR_MASK                 0x4000000u</span></div>
<div class="line"><a name="l11196"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga69c50c74ac9afb6b92e075c321bd7cb1">11196</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR_SHIFT                26u</span></div>
<div class="line"><a name="l11197"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga856705b2848170a0624d27a05ea76ead">11197</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR_WIDTH                1u</span></div>
<div class="line"><a name="l11198"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gac5cf2c0099633d0da9db6c79995d9358">11198</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCERR_SHIFT))&amp;SCG_FIRCCSR_FIRCERR_MASK)</span></div>
<div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;<span class="comment">/* FIRCDIV Bit Fields */</span></div>
<div class="line"><a name="l11200"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga20ccdc14a5494c1c0decb7d528e3f499">11200</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1_MASK                0x7u</span></div>
<div class="line"><a name="l11201"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gafb088a638d57410abf9463b3979fa941">11201</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1_SHIFT               0u</span></div>
<div class="line"><a name="l11202"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab8b7b766ee77fdd7cad2a2262adae5ae">11202</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1_WIDTH               3u</span></div>
<div class="line"><a name="l11203"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab765fcadb271b6b59b855d2cbffff8a0">11203</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCDIV_FIRCDIV1_SHIFT))&amp;SCG_FIRCDIV_FIRCDIV1_MASK)</span></div>
<div class="line"><a name="l11204"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaae7397fb870f29005e4929c7e24ecea4">11204</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2_MASK                0x700u</span></div>
<div class="line"><a name="l11205"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga614bab8e2bce0ff8c4bc435be88ac2b7">11205</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2_SHIFT               8u</span></div>
<div class="line"><a name="l11206"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad6e4d234f4a9038ca3e59764a1abbf25">11206</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2_WIDTH               3u</span></div>
<div class="line"><a name="l11207"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gabe41fadf50ffced87523685a5716d686">11207</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCDIV_FIRCDIV2_SHIFT))&amp;SCG_FIRCDIV_FIRCDIV2_MASK)</span></div>
<div class="line"><a name="l11208"></a><span class="lineno">11208</span>&#160;<span class="comment">/* FIRCCFG Bit Fields */</span></div>
<div class="line"><a name="l11209"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab9d781e4bc8434c8ca2bf504620e8e87">11209</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE_MASK                   0x3u</span></div>
<div class="line"><a name="l11210"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga361376ac6032d257b9cfbe21c7362c7f">11210</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE_SHIFT                  0u</span></div>
<div class="line"><a name="l11211"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab19609fa72833fd5b4837a051939375d">11211</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE_WIDTH                  2u</span></div>
<div class="line"><a name="l11212"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga491f8f9b18c7b3503c3e9ea23c2aef06">11212</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCFG_RANGE_SHIFT))&amp;SCG_FIRCCFG_RANGE_MASK)</span></div>
<div class="line"><a name="l11213"></a><span class="lineno">11213</span>&#160;<span class="comment">/* SPLLCSR Bit Fields */</span></div>
<div class="line"><a name="l11214"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7b3691a5818b1f9a2b7337b981b375d9">11214</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLEN_MASK                  0x1u</span></div>
<div class="line"><a name="l11215"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga27f41718c5d7b6241f61d7e875331874">11215</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLEN_SHIFT                 0u</span></div>
<div class="line"><a name="l11216"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga71ba05c54a7ea2abf2ab7ffeb964d9ba">11216</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLEN_WIDTH                 1u</span></div>
<div class="line"><a name="l11217"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaed33d832561188660e0b7c52582494d9">11217</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLEN_SHIFT))&amp;SCG_SPLLCSR_SPLLEN_MASK)</span></div>
<div class="line"><a name="l11218"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gafa15c68e3bc7c2a48fc2f58f47ff25c9">11218</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCM_MASK                  0x10000u</span></div>
<div class="line"><a name="l11219"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6d02dc6e4f4395a55321ca8e4526177b">11219</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCM_SHIFT                 16u</span></div>
<div class="line"><a name="l11220"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga27973231dc213340b5671e5f9e9bec12">11220</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCM_WIDTH                 1u</span></div>
<div class="line"><a name="l11221"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gac251bf861e0cb9532ed99bae5afbcc82">11221</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLCM_SHIFT))&amp;SCG_SPLLCSR_SPLLCM_MASK)</span></div>
<div class="line"><a name="l11222"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaae16f01647b94e8859bfeba6ff6f9392">11222</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCMRE_MASK                0x20000u</span></div>
<div class="line"><a name="l11223"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0b079c887ab3d6e7e311b8c3755d1dd6">11223</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCMRE_SHIFT               17u</span></div>
<div class="line"><a name="l11224"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4a64896e565d83bee805abd7118859a0">11224</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCMRE_WIDTH               1u</span></div>
<div class="line"><a name="l11225"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga10fcc91043d85a249b898174adce0424">11225</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCMRE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLCMRE_SHIFT))&amp;SCG_SPLLCSR_SPLLCMRE_MASK)</span></div>
<div class="line"><a name="l11226"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0510a9ef4d01c9643ce4d9cbe3d39d5c">11226</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_LK_MASK                      0x800000u</span></div>
<div class="line"><a name="l11227"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga28e85e8d86be635e3738c4a1a6274e07">11227</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_LK_SHIFT                     23u</span></div>
<div class="line"><a name="l11228"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaade56814796f092eb7706aaf84d33bb4">11228</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_LK_WIDTH                     1u</span></div>
<div class="line"><a name="l11229"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf8d998a01940e2fafb0e1be59e5fee62">11229</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_LK_SHIFT))&amp;SCG_SPLLCSR_LK_MASK)</span></div>
<div class="line"><a name="l11230"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa8a6f99967e4f9e5f18475cf5be822cc">11230</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLVLD_MASK                 0x1000000u</span></div>
<div class="line"><a name="l11231"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga31e87f530ea86255a85044513a2e42f2">11231</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLVLD_SHIFT                24u</span></div>
<div class="line"><a name="l11232"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga24a427c30e63d4ba5f874177c5dae784">11232</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLVLD_WIDTH                1u</span></div>
<div class="line"><a name="l11233"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga00385787e5c810945c605c52eada5316">11233</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLVLD_SHIFT))&amp;SCG_SPLLCSR_SPLLVLD_MASK)</span></div>
<div class="line"><a name="l11234"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa60a46311a8a58a74dc7fb8b4a55bb2a">11234</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLSEL_MASK                 0x2000000u</span></div>
<div class="line"><a name="l11235"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga21a64781e8cc72d687e83bd4ade03f84">11235</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLSEL_SHIFT                25u</span></div>
<div class="line"><a name="l11236"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacfa8999682e0924d8cfaabe508d05f06">11236</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLSEL_WIDTH                1u</span></div>
<div class="line"><a name="l11237"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8500b4b8e931d120979359a538433ee8">11237</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLSEL_SHIFT))&amp;SCG_SPLLCSR_SPLLSEL_MASK)</span></div>
<div class="line"><a name="l11238"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1d986127dcba600833d59f516e41039f">11238</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLERR_MASK                 0x4000000u</span></div>
<div class="line"><a name="l11239"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4594b8973feff186d16ecc9e5b6c8117">11239</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLERR_SHIFT                26u</span></div>
<div class="line"><a name="l11240"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf85babe1327dd8fc3f30b506340d592a">11240</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLERR_WIDTH                1u</span></div>
<div class="line"><a name="l11241"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae30a8a4ceae7ec3e0c0a844f15e36389">11241</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLERR_SHIFT))&amp;SCG_SPLLCSR_SPLLERR_MASK)</span></div>
<div class="line"><a name="l11242"></a><span class="lineno">11242</span>&#160;<span class="comment">/* SPLLDIV Bit Fields */</span></div>
<div class="line"><a name="l11243"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae5ccbf5c6d578293fe99dbef02b5d599">11243</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV1_MASK                0x7u</span></div>
<div class="line"><a name="l11244"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga07cf31641481b2c3c040403b3c91360e">11244</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV1_SHIFT               0u</span></div>
<div class="line"><a name="l11245"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7763c1d32bbec13a1153111223d7e67c">11245</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV1_WIDTH               3u</span></div>
<div class="line"><a name="l11246"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga02d82d71f6f44d7b4b432000bbdde8ff">11246</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLDIV_SPLLDIV1_SHIFT))&amp;SCG_SPLLDIV_SPLLDIV1_MASK)</span></div>
<div class="line"><a name="l11247"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaef94c3381e2643372dd06c1a22923a78">11247</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV2_MASK                0x700u</span></div>
<div class="line"><a name="l11248"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaac4d33c5d4eb2d74143c013d632cb42c">11248</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV2_SHIFT               8u</span></div>
<div class="line"><a name="l11249"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf3bf541598c0ff298619c35a1c04ba88">11249</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV2_WIDTH               3u</span></div>
<div class="line"><a name="l11250"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2cebe8dda5a1891f88cd6c305479800e">11250</a></span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLDIV_SPLLDIV2_SHIFT))&amp;SCG_SPLLDIV_SPLLDIV2_MASK)</span></div>
<div class="line"><a name="l11251"></a><span class="lineno">11251</span>&#160;<span class="comment">/* SPLLCFG Bit Fields */</span></div>
<div class="line"><a name="l11252"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaede17de63ab324bb90cd94e3aafd53af">11252</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_PREDIV_MASK                  0x700u</span></div>
<div class="line"><a name="l11253"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2b9a04419eb8400d2a368adcd450e324">11253</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_PREDIV_SHIFT                 8u</span></div>
<div class="line"><a name="l11254"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga34682394590b24d56d88455c141325cb">11254</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_PREDIV_WIDTH                 3u</span></div>
<div class="line"><a name="l11255"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa431a846f38688ed27aca20ece0889ab">11255</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_PREDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCFG_PREDIV_SHIFT))&amp;SCG_SPLLCFG_PREDIV_MASK)</span></div>
<div class="line"><a name="l11256"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gada34a7a9c3738020f8ccb525b0ed4c98">11256</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_MULT_MASK                    0x1F0000u</span></div>
<div class="line"><a name="l11257"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa1a8a7fc607353f6f17e41a1a23e4d80">11257</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_MULT_SHIFT                   16u</span></div>
<div class="line"><a name="l11258"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga908a711d9e7dbc1758819655ed2fa625">11258</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_MULT_WIDTH                   5u</span></div>
<div class="line"><a name="l11259"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4641ef6e7a97866462fb8e2f24517568">11259</a></span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_MULT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCFG_MULT_SHIFT))&amp;SCG_SPLLCFG_MULT_MASK)</span></div>
<div class="line"><a name="l11260"></a><span class="lineno">11260</span>&#160; <span class="comment">/* end of group SCG_Register_Masks */</span></div>
<div class="line"><a name="l11264"></a><span class="lineno">11264</span>&#160;</div>
<div class="line"><a name="l11265"></a><span class="lineno">11265</span>&#160; <span class="comment">/* end of group SCG_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l11269"></a><span class="lineno">11269</span>&#160;</div>
<div class="line"><a name="l11270"></a><span class="lineno">11270</span>&#160;</div>
<div class="line"><a name="l11271"></a><span class="lineno">11271</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11272"></a><span class="lineno">11272</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div>
<div class="line"><a name="l11273"></a><span class="lineno">11273</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11274"></a><span class="lineno">11274</span>&#160;</div>
<div class="line"><a name="l11284"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html">11284</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l11285"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a71277aaa40be4473ac2521981f273bd3">11285</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l11286"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a8fbb8dd255fb9c412f2a0b03240aefbb">11286</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a8fbb8dd255fb9c412f2a0b03240aefbb">CHIPCTL</a>;                           </div>
<div class="line"><a name="l11287"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a422ac2beba1cc5c797380d1c5832b885">11287</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l11288"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ac74ea74f0c91f202e50d8ecded42b22c">11288</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#ac74ea74f0c91f202e50d8ecded42b22c">FTMOPT0</a>;                           </div>
<div class="line"><a name="l11289"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a6efece216a1255eb8eff57fcb934b70c">11289</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a6efece216a1255eb8eff57fcb934b70c">LPOCLKS</a>;                           </div>
<div class="line"><a name="l11290"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#acc19a07675d1806592b3ed4a92f91e1c">11290</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l11291"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a253c20a0543cb8bff2db08f268ae0fd5">11291</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a253c20a0543cb8bff2db08f268ae0fd5">ADCOPT</a>;                            </div>
<div class="line"><a name="l11292"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a8679d7027b1ea719ad4d3b523bbb20e6">11292</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a8679d7027b1ea719ad4d3b523bbb20e6">FTMOPT1</a>;                           </div>
<div class="line"><a name="l11293"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ae254db696c9e3ac2682a95c89b5830d5">11293</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#ae254db696c9e3ac2682a95c89b5830d5">MISCTRL0</a>;                          </div>
<div class="line"><a name="l11294"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aee582abedb8dae5af545362ca887f942">11294</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#aee582abedb8dae5af545362ca887f942">SDID</a>;                              </div>
<div class="line"><a name="l11295"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#adafb614304cc42f044f8f558a5b9b340">11295</a></span>&#160;       uint8_t RESERVED_3[24];</div>
<div class="line"><a name="l11296"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a90553a408101d3a831d0f565254529bb">11296</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a90553a408101d3a831d0f565254529bb">PLATCGC</a>;                           </div>
<div class="line"><a name="l11297"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a71033e44d51c3ca5bd7d938bf1685d47">11297</a></span>&#160;       uint8_t RESERVED_4[8];</div>
<div class="line"><a name="l11298"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ae3e767be67589090cc713c74d0e1fa37">11298</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#ae3e767be67589090cc713c74d0e1fa37">FCFG1</a>;                             </div>
<div class="line"><a name="l11299"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ab95a859ed80f2b72b5538bcc1806d924">11299</a></span>&#160;       uint8_t RESERVED_5[4];</div>
<div class="line"><a name="l11300"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ad28a0500e0915c5d70f46cafec4996e2">11300</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#ad28a0500e0915c5d70f46cafec4996e2">UIDH</a>;                              </div>
<div class="line"><a name="l11301"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a36d8f22d7db98a323afe2d7c875ac4f9">11301</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a36d8f22d7db98a323afe2d7c875ac4f9">UIDMH</a>;                             </div>
<div class="line"><a name="l11302"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aa4adb7d934cb7a83345c6827ca848de0">11302</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#aa4adb7d934cb7a83345c6827ca848de0">UIDML</a>;                             </div>
<div class="line"><a name="l11303"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a1750bdb44961e612f465fd4de5f96409">11303</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a1750bdb44961e612f465fd4de5f96409">UIDL</a>;                              </div>
<div class="line"><a name="l11304"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a4e4f1fbee587e08a2b02ff956746fb74">11304</a></span>&#160;       uint8_t RESERVED_6[4];</div>
<div class="line"><a name="l11305"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aa43a4d623a9f2e0d8a04a34df5fc3464">11305</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#aa43a4d623a9f2e0d8a04a34df5fc3464">CLKDIV4</a>;                           </div>
<div class="line"><a name="l11306"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aa595908a4d3f3e66a4b9362e50d64666">11306</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#aa595908a4d3f3e66a4b9362e50d64666">MISCTRL1</a>;                          </div>
<div class="line"><a name="l11307"></a><span class="lineno">11307</span>&#160;} <a class="code" href="struct_s_i_m___type.html">SIM_Type</a>, *<a class="code" href="group___s_i_m___peripheral___access___layer.html#ga6b1611de1c2f6ea4b04ac7475d128850">SIM_MemMapPtr</a>;</div>
<div class="line"><a name="l11308"></a><span class="lineno">11308</span>&#160;</div>
<div class="line"><a name="l11310"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gac19eb52a6abc43fbf4a6883351cde6c1">11310</a></span>&#160;<span class="preprocessor">#define SIM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l11311"></a><span class="lineno">11311</span>&#160;</div>
<div class="line"><a name="l11312"></a><span class="lineno">11312</span>&#160;</div>
<div class="line"><a name="l11313"></a><span class="lineno">11313</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l11315"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gace1d6947a3e5c9530f00f8c22adcd700">11315</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40048000u)</span></div>
<div class="line"><a name="l11316"></a><span class="lineno">11316</span>&#160;</div>
<div class="line"><a name="l11317"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">11317</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div>
<div class="line"><a name="l11318"></a><span class="lineno">11318</span>&#160;</div>
<div class="line"><a name="l11319"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gad0dfdd9f125421e6e0387da3fce02a5d">11319</a></span>&#160;<span class="preprocessor">#define SIM_BASE_ADDRS                           { SIM_BASE }</span></div>
<div class="line"><a name="l11320"></a><span class="lineno">11320</span>&#160;</div>
<div class="line"><a name="l11321"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91">11321</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM }</span></div>
<div class="line"><a name="l11322"></a><span class="lineno">11322</span>&#160;</div>
<div class="line"><a name="l11323"></a><span class="lineno">11323</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11324"></a><span class="lineno">11324</span>&#160;<span class="comment">   -- SIM Register Masks</span></div>
<div class="line"><a name="l11325"></a><span class="lineno">11325</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11326"></a><span class="lineno">11326</span>&#160;</div>
<div class="line"><a name="l11332"></a><span class="lineno">11332</span>&#160;<span class="comment">/* CHIPCTL Bit Fields */</span></div>
<div class="line"><a name="l11333"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade5df8ef3a673e53efbf6262c1e01673">11333</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK       0xFu</span></div>
<div class="line"><a name="l11334"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadc4dbd371d52a1f2d06e350a660bf416">11334</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_SHIFT      0u</span></div>
<div class="line"><a name="l11335"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga366938a901b3a2cd8419a8c4e0b36ae0">11335</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_WIDTH      4u</span></div>
<div class="line"><a name="l11336"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8b7c1d7e917f08755c21f81a7d300d37">11336</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_ADC_INTERLEAVE_EN_SHIFT))&amp;SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK)</span></div>
<div class="line"><a name="l11337"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2da18c1f63ee6e8db4e44fe2b4ae0bc8">11337</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL_MASK               0xF0u</span></div>
<div class="line"><a name="l11338"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d7a2c5c45e629733d12426661a9e245">11338</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL_SHIFT              4u</span></div>
<div class="line"><a name="l11339"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga815b2c992c459e6a6826640ccc693f7b">11339</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL_WIDTH              4u</span></div>
<div class="line"><a name="l11340"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaede21aca381257cd581e15f0c458e11f">11340</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_CLKOUTSEL_SHIFT))&amp;SIM_CHIPCTL_CLKOUTSEL_MASK)</span></div>
<div class="line"><a name="l11341"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6919d7f62588ed8f29f41d33e3d0a615">11341</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV_MASK               0x700u</span></div>
<div class="line"><a name="l11342"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8da768a01a7c27de1cd9af5928298312">11342</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV_SHIFT              8u</span></div>
<div class="line"><a name="l11343"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2b2c455cd6e67944e19b1ac1694d73b9">11343</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV_WIDTH              3u</span></div>
<div class="line"><a name="l11344"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae1b5bccb5f8b07187c6f815070017990">11344</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_CLKOUTDIV_SHIFT))&amp;SIM_CHIPCTL_CLKOUTDIV_MASK)</span></div>
<div class="line"><a name="l11345"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga08fb51fb4ee1f0e7dbed358cfe73cc78">11345</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN_MASK                0x800u</span></div>
<div class="line"><a name="l11346"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6f86814fe3a709c44611bc0016979add">11346</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN_SHIFT               11u</span></div>
<div class="line"><a name="l11347"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga924ea80e1c199d40b0ca6ac61c307754">11347</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN_WIDTH               1u</span></div>
<div class="line"><a name="l11348"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga578f44442efbc0d3b17af0b7257d9af7">11348</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_CLKOUTEN_SHIFT))&amp;SIM_CHIPCTL_CLKOUTEN_MASK)</span></div>
<div class="line"><a name="l11349"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad4a37f80b3719405a7fedbf1334313b5">11349</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL_MASK            0x1000u</span></div>
<div class="line"><a name="l11350"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2abeb48de7ac7994beb9f33764c8f4e">11350</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL_SHIFT           12u</span></div>
<div class="line"><a name="l11351"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacfbb494782ef875792a29bfd06074b10">11351</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL_WIDTH           1u</span></div>
<div class="line"><a name="l11352"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga23ace1441d6a54ce5f3dc09fb87ff5d9">11352</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_TRACECLK_SEL_SHIFT))&amp;SIM_CHIPCTL_TRACECLK_SEL_MASK)</span></div>
<div class="line"><a name="l11353"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6f02fe2edde004bc1700cefb010b2dde">11353</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL_MASK              0x2000u</span></div>
<div class="line"><a name="l11354"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga57785c044f7b99b66e67c2adb62a493c">11354</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL_SHIFT             13u</span></div>
<div class="line"><a name="l11355"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5299eb9ec96676a1a7fc4fa1365b1fd">11355</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL_WIDTH             1u</span></div>
<div class="line"><a name="l11356"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga34d9ad6e7fc605747556c2bd53fa9fb9">11356</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_PDB_BB_SEL_SHIFT))&amp;SIM_CHIPCTL_PDB_BB_SEL_MASK)</span></div>
<div class="line"><a name="l11357"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3a613db3870e1617f7b56d97d2c47df7">11357</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY_MASK              0x70000u</span></div>
<div class="line"><a name="l11358"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab4aa0e15f3d573c8c32335f2df3e9ca9">11358</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY_SHIFT             16u</span></div>
<div class="line"><a name="l11359"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga89db898e8bd068f6bd25b0353dc9cbae">11359</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY_WIDTH             3u</span></div>
<div class="line"><a name="l11360"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga677ef3e4b8521359bac417ddd4640bd1">11360</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_ADC_SUPPLY_SHIFT))&amp;SIM_CHIPCTL_ADC_SUPPLY_MASK)</span></div>
<div class="line"><a name="l11361"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac6c1cefe80916ab14c2641686924c7b">11361</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN_MASK            0x80000u</span></div>
<div class="line"><a name="l11362"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga462c3dab94fb9577e82a21d87c542178">11362</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN_SHIFT           19u</span></div>
<div class="line"><a name="l11363"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8eafdd75a2bdc41f649aee791957bf72">11363</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN_WIDTH           1u</span></div>
<div class="line"><a name="l11364"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9a67ad7c748e8033b1c4ead948607067">11364</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_ADC_SUPPLYEN_SHIFT))&amp;SIM_CHIPCTL_ADC_SUPPLYEN_MASK)</span></div>
<div class="line"><a name="l11365"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf5c477d4c9b2cd844fba8b083a4b0be0">11365</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN_MASK             0x100000u</span></div>
<div class="line"><a name="l11366"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga003999c9b06f9785a5fb203a55cb629d">11366</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN_SHIFT            20u</span></div>
<div class="line"><a name="l11367"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac76ee26b9dad52952cd865f870661ddc">11367</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN_WIDTH            1u</span></div>
<div class="line"><a name="l11368"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa661ed90d39e8deeb3334e130fc4c439">11368</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_SRAMU_RETEN_SHIFT))&amp;SIM_CHIPCTL_SRAMU_RETEN_MASK)</span></div>
<div class="line"><a name="l11369"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga51e78a006b59770a747e57e6dfe0e724">11369</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN_MASK             0x200000u</span></div>
<div class="line"><a name="l11370"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga269bb257afe2265ff55a245eac0f8784">11370</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN_SHIFT            21u</span></div>
<div class="line"><a name="l11371"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf3501ce0ebe23928af38d8e59fe01971">11371</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN_WIDTH            1u</span></div>
<div class="line"><a name="l11372"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga809db42b6ce2d592928163298d1dcc85">11372</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_SRAML_RETEN_SHIFT))&amp;SIM_CHIPCTL_SRAML_RETEN_MASK)</span></div>
<div class="line"><a name="l11373"></a><span class="lineno">11373</span>&#160;<span class="comment">/* FTMOPT0 Bit Fields */</span></div>
<div class="line"><a name="l11374"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab2a3b18034e4084ff84036d77fc07706">11374</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL_MASK             0x7u</span></div>
<div class="line"><a name="l11375"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3af8f3e29652d232a1ee9b9b2bd31924">11375</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL_SHIFT            0u</span></div>
<div class="line"><a name="l11376"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga331a5758e2b9e283b43767d0b9204e6a">11376</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL_WIDTH            3u</span></div>
<div class="line"><a name="l11377"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10f25dcb294a9632425e7a60ba455576">11377</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM0FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM0FLTxSEL_MASK)</span></div>
<div class="line"><a name="l11378"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabaecf9f98298143044e37fbed4afd6e3">11378</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL_MASK             0x70u</span></div>
<div class="line"><a name="l11379"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac73b9c6661dc38d25e64285740bb72ef">11379</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL_SHIFT            4u</span></div>
<div class="line"><a name="l11380"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga05b256b3063efde2f4abe342c6e4478f">11380</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL_WIDTH            3u</span></div>
<div class="line"><a name="l11381"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga027706848b153db0e0698f3a1b210fd2">11381</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM1FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM1FLTxSEL_MASK)</span></div>
<div class="line"><a name="l11382"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad0ae744ba337caa4c3f3fc26761deb41">11382</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL_MASK             0x700u</span></div>
<div class="line"><a name="l11383"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga031b92c52e7b1a6bba5dce80e453ce2a">11383</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL_SHIFT            8u</span></div>
<div class="line"><a name="l11384"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab0e96f4a2a81386de0dca4ce63e538f2">11384</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL_WIDTH            3u</span></div>
<div class="line"><a name="l11385"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1aa5cc72426226b16c6d3be0924692bd">11385</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM2FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM2FLTxSEL_MASK)</span></div>
<div class="line"><a name="l11386"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac7b33f03a530a352f559712ef7fa4feb">11386</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL_MASK             0x7000u</span></div>
<div class="line"><a name="l11387"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga05eb4e31eca2b503d2ac1e135744fbcc">11387</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL_SHIFT            12u</span></div>
<div class="line"><a name="l11388"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae4281e4159d4b7c5b319032af1804d4b">11388</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL_WIDTH            3u</span></div>
<div class="line"><a name="l11389"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad3f1b8c22e212c35b149f2a473765eb3">11389</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM3FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM3FLTxSEL_MASK)</span></div>
<div class="line"><a name="l11390"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac5a7b49550cdb11e35218891c1a2e4e2">11390</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL_MASK              0x3000000u</span></div>
<div class="line"><a name="l11391"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga82ee55a36a7691d0633efd4fd19a8ca8">11391</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL_SHIFT             24u</span></div>
<div class="line"><a name="l11392"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaad67cf0dbe4b5ccfca31105c2800bbf1">11392</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l11393"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa72d83d0d5bcb7c5bfa7f9eb9af0a27a">11393</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM0CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM0CLKSEL_MASK)</span></div>
<div class="line"><a name="l11394"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8386dce565d7b5d91eec51d0099d4204">11394</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL_MASK              0xC000000u</span></div>
<div class="line"><a name="l11395"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga120459a1f36251dbec7f5035e9596d96">11395</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL_SHIFT             26u</span></div>
<div class="line"><a name="l11396"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6a1c9daf303b0c912bd8f88280b52e50">11396</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l11397"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacf2d1b2f7c037885d7ba2c2fd878a5db">11397</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM1CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM1CLKSEL_MASK)</span></div>
<div class="line"><a name="l11398"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0ae02a9c90618041261db93e7fa7f6d0">11398</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL_MASK              0x30000000u</span></div>
<div class="line"><a name="l11399"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6e8606de2c9f37025305f6682e82be2c">11399</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL_SHIFT             28u</span></div>
<div class="line"><a name="l11400"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4823c8fc78b166b047d8384ce2a82d6">11400</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l11401"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga238f7912eecd32dd12787f2f910cc5e4">11401</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM2CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM2CLKSEL_MASK)</span></div>
<div class="line"><a name="l11402"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6819450e15a4cab528ec3561fc5ccd55">11402</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL_MASK              0xC0000000u</span></div>
<div class="line"><a name="l11403"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga02df2f22230569d26d272dabcccc6ce8">11403</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL_SHIFT             30u</span></div>
<div class="line"><a name="l11404"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga918baa10cba7aef995566859011f7142">11404</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l11405"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4873dc818c2964a9a1f7962c7cdfbb2">11405</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM3CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM3CLKSEL_MASK)</span></div>
<div class="line"><a name="l11406"></a><span class="lineno">11406</span>&#160;<span class="comment">/* LPOCLKS Bit Fields */</span></div>
<div class="line"><a name="l11407"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga22e1df895089adf045d47c25482ca09c">11407</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN_MASK              0x1u</span></div>
<div class="line"><a name="l11408"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabbd321f24356f0146daa3ebb24493c6f">11408</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN_SHIFT             0u</span></div>
<div class="line"><a name="l11409"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaacd059cdc9cfd090b88adc3e09c19e5e">11409</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN_WIDTH             1u</span></div>
<div class="line"><a name="l11410"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74fd4d501808617540d3d5fca30823d7">11410</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_LPO1KCLKEN_SHIFT))&amp;SIM_LPOCLKS_LPO1KCLKEN_MASK)</span></div>
<div class="line"><a name="l11411"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga52651bc9f911fed7651fc5bd15192acd">11411</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN_MASK             0x2u</span></div>
<div class="line"><a name="l11412"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0e90f48005d82e584ebf3eee9e212908">11412</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN_SHIFT            1u</span></div>
<div class="line"><a name="l11413"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4b790a7304da33560fce09c29cbc379b">11413</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN_WIDTH            1u</span></div>
<div class="line"><a name="l11414"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0d20bb2048c10875a2fc9578f59707d2">11414</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_LPO32KCLKEN_SHIFT))&amp;SIM_LPOCLKS_LPO32KCLKEN_MASK)</span></div>
<div class="line"><a name="l11415"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4d29ce93a8cfb25b4ee88c44cecb14c6">11415</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL_MASK               0xCu</span></div>
<div class="line"><a name="l11416"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab35311c190bcee3f0c48fcd34341fd70">11416</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL_SHIFT              2u</span></div>
<div class="line"><a name="l11417"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafe6658982aab46e42c7ef6cdbd68c60c">11417</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL_WIDTH              2u</span></div>
<div class="line"><a name="l11418"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga359e4a066ba1cec75fe81632cee88881">11418</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_LPOCLKSEL_SHIFT))&amp;SIM_LPOCLKS_LPOCLKSEL_MASK)</span></div>
<div class="line"><a name="l11419"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga43d135cfe2877ea86e29911928a052b4">11419</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL_MASK               0x30u</span></div>
<div class="line"><a name="l11420"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f1263ec8bb3ec67b838ce69a2db7faf">11420</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL_SHIFT              4u</span></div>
<div class="line"><a name="l11421"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga97c943c02b133f438f9f62698f7fc12b">11421</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL_WIDTH              2u</span></div>
<div class="line"><a name="l11422"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e99b878b722345fa6adf4c0fc0349c6">11422</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_RTCCLKSEL_SHIFT))&amp;SIM_LPOCLKS_RTCCLKSEL_MASK)</span></div>
<div class="line"><a name="l11423"></a><span class="lineno">11423</span>&#160;<span class="comment">/* ADCOPT Bit Fields */</span></div>
<div class="line"><a name="l11424"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga39eb75a7fa9297916d18fede8a495880">11424</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL_MASK               0x1u</span></div>
<div class="line"><a name="l11425"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacc496d3b841ee15ef6eb7c438b30f231">11425</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL_SHIFT              0u</span></div>
<div class="line"><a name="l11426"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7404440b3b52950256fa43e9abfa124a">11426</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL_WIDTH              1u</span></div>
<div class="line"><a name="l11427"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad1ad65cb698c9d4dd0e34c51c857db74">11427</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC0TRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC0TRGSEL_MASK)</span></div>
<div class="line"><a name="l11428"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeecdd49c82b9df34c997b89a15b174df">11428</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG_MASK             0xEu</span></div>
<div class="line"><a name="l11429"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8d295d39b6fe1cf51d1453d82380f799">11429</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG_SHIFT            1u</span></div>
<div class="line"><a name="l11430"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f2ad15bf234864fd5bc7ec60c74dbac">11430</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG_WIDTH            3u</span></div>
<div class="line"><a name="l11431"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacdaabeb726a18b3668f90421d309fe9d">11431</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC0SWPRETRG_SHIFT))&amp;SIM_ADCOPT_ADC0SWPRETRG_MASK)</span></div>
<div class="line"><a name="l11432"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86e5e1ac833a79c5d1144d536ad72ea8">11432</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL_MASK            0x30u</span></div>
<div class="line"><a name="l11433"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga95286bbe600b2e62f1a5a164c5cee3da">11433</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL_SHIFT           4u</span></div>
<div class="line"><a name="l11434"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga569a04981fe781115e194dd053ff1637">11434</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL_WIDTH           2u</span></div>
<div class="line"><a name="l11435"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf3f6597f109310ba6630ba5f5c9eb5dc">11435</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC0PRETRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC0PRETRGSEL_MASK)</span></div>
<div class="line"><a name="l11436"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3cacf792b7255a93b5d6cb20cfefce3b">11436</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL_MASK               0x100u</span></div>
<div class="line"><a name="l11437"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae440a27f9d333f862c7585eaf6af885f">11437</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL_SHIFT              8u</span></div>
<div class="line"><a name="l11438"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7784b374deae4d12479816accfe7d8da">11438</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL_WIDTH              1u</span></div>
<div class="line"><a name="l11439"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafd85e38b596be0bd99284d9313b1a5b4">11439</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC1TRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC1TRGSEL_MASK)</span></div>
<div class="line"><a name="l11440"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga892759aab3555a3833a4af32ae01da59">11440</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG_MASK             0xE00u</span></div>
<div class="line"><a name="l11441"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga149a7c2eb9e80dcc1fe7d04a7bcb64a6">11441</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG_SHIFT            9u</span></div>
<div class="line"><a name="l11442"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga409ba49b61a4909ba61e5ba416516a80">11442</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG_WIDTH            3u</span></div>
<div class="line"><a name="l11443"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0df46b9d77ec0af845819d9b85565232">11443</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC1SWPRETRG_SHIFT))&amp;SIM_ADCOPT_ADC1SWPRETRG_MASK)</span></div>
<div class="line"><a name="l11444"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac62165656617b92cf4e3650eeb592525">11444</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL_MASK            0x3000u</span></div>
<div class="line"><a name="l11445"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1558f4c0c9298d41aa31c6247fdebada">11445</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL_SHIFT           12u</span></div>
<div class="line"><a name="l11446"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf4f4addb2574636e88451b19772ca624">11446</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL_WIDTH           2u</span></div>
<div class="line"><a name="l11447"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae291b66e6939dfbd5ebae004448aed5e">11447</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC1PRETRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC1PRETRGSEL_MASK)</span></div>
<div class="line"><a name="l11448"></a><span class="lineno">11448</span>&#160;<span class="comment">/* FTMOPT1 Bit Fields */</span></div>
<div class="line"><a name="l11449"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24ab1e6c2772862d9a8190d053c98649">11449</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT_MASK             0x1u</span></div>
<div class="line"><a name="l11450"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2c02d19a080ae4d3c9b4669f835bf684">11450</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT_SHIFT            0u</span></div>
<div class="line"><a name="l11451"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0199c894c0b6c3c0f56a852db0f6400e">11451</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l11452"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga34a5f1a705d8d8bcbe3a12e513f1f979">11452</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM0SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM0SYNCBIT_MASK)</span></div>
<div class="line"><a name="l11453"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga49991ed8cad8cfcc8314a4a4eaeae3f3">11453</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT_MASK             0x2u</span></div>
<div class="line"><a name="l11454"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga00cbeb9edf24de4bfc601b93ec3add7b">11454</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT_SHIFT            1u</span></div>
<div class="line"><a name="l11455"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad1e8847d8d7763c3d89a6cca2130902e">11455</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l11456"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac7c6386d67a2282fec441432b3e9cebc">11456</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM1SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM1SYNCBIT_MASK)</span></div>
<div class="line"><a name="l11457"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5bc4929d82bb7f3166afece3b836802c">11457</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT_MASK             0x4u</span></div>
<div class="line"><a name="l11458"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5e6a75041d2aabec69fd85f456a4f02f">11458</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT_SHIFT            2u</span></div>
<div class="line"><a name="l11459"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa6f0f870c4b651779393ff0ec77bfc58">11459</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l11460"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac181b817de8db2dc754b82f59b9e9ab9">11460</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM2SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM2SYNCBIT_MASK)</span></div>
<div class="line"><a name="l11461"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae74b572cac7517dbbd6af27173e18bfc">11461</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT_MASK             0x8u</span></div>
<div class="line"><a name="l11462"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8b9e1a434b2c003fbb23d6cebbfdb5b4">11462</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT_SHIFT            3u</span></div>
<div class="line"><a name="l11463"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86327f17675cba6158a3f53efa21e4de">11463</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l11464"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf406e3b46041957eb46e6543c9f5618a">11464</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM3SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM3SYNCBIT_MASK)</span></div>
<div class="line"><a name="l11465"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga367158fc236fcdc0c71cd0631b1e0c89">11465</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL_MASK              0x30u</span></div>
<div class="line"><a name="l11466"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5f4b0e05fc0febfd3a4187514564f66b">11466</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL_SHIFT             4u</span></div>
<div class="line"><a name="l11467"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad65ff33c621609e209d7d63fdda2b5d4">11467</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL_WIDTH             2u</span></div>
<div class="line"><a name="l11468"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9fc28103b2604398de766a407bf4edb2">11468</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM1CH0SEL_SHIFT))&amp;SIM_FTMOPT1_FTM1CH0SEL_MASK)</span></div>
<div class="line"><a name="l11469"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5669c7b133fe55059bdd3effe82d06a">11469</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL_MASK              0xC0u</span></div>
<div class="line"><a name="l11470"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4556817eb6e11b1e93734c0586b11a69">11470</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL_SHIFT             6u</span></div>
<div class="line"><a name="l11471"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2ff68f73f81f2a42c0587f907982a607">11471</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL_WIDTH             2u</span></div>
<div class="line"><a name="l11472"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf3d947821e7582a1507a58e0d38c5c95">11472</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM2CH0SEL_SHIFT))&amp;SIM_FTMOPT1_FTM2CH0SEL_MASK)</span></div>
<div class="line"><a name="l11473"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64660ad8fdb07795963181fc0018ce38">11473</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL_MASK              0x100u</span></div>
<div class="line"><a name="l11474"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea4982000f4ee1fe1e73e0c2230c67a4">11474</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL_SHIFT             8u</span></div>
<div class="line"><a name="l11475"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacdc082d07689e8c96a4f67afdce815b5">11475</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL_WIDTH             1u</span></div>
<div class="line"><a name="l11476"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga13cd681ffcb587e2add6bdc952f1c16c">11476</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM2CH1SEL_SHIFT))&amp;SIM_FTMOPT1_FTM2CH1SEL_MASK)</span></div>
<div class="line"><a name="l11477"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadd2063e160a273d2a2815d7ce7660158">11477</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK_MASK                0x8000u</span></div>
<div class="line"><a name="l11478"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac3e9fb20c1ebb7fb6f7ae84005aa8f2b">11478</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK_SHIFT               15u</span></div>
<div class="line"><a name="l11479"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf1cd4140926d71baebc2d60099243423">11479</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK_WIDTH               1u</span></div>
<div class="line"><a name="l11480"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga027edb92f8c52d7dd1071469661b83a4">11480</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTMGLDOK_SHIFT))&amp;SIM_FTMOPT1_FTMGLDOK_MASK)</span></div>
<div class="line"><a name="l11481"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga755def5d7e2df17891e150da9452833a">11481</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL_MASK             0xFF0000u</span></div>
<div class="line"><a name="l11482"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5f7c53968b25c5edf4d15582701ab149">11482</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL_SHIFT            16u</span></div>
<div class="line"><a name="l11483"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5776ae4fe845f649ad59d3ab4bff1a26">11483</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL_WIDTH            8u</span></div>
<div class="line"><a name="l11484"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga057514c8b2f89e162f4a2fefd4e15df3">11484</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM0_OUTSEL_SHIFT))&amp;SIM_FTMOPT1_FTM0_OUTSEL_MASK)</span></div>
<div class="line"><a name="l11485"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad890f5cb3ca5ae6c2b7fe0a97420919d">11485</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL_MASK             0xFF000000u</span></div>
<div class="line"><a name="l11486"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad97ce4b419e22ba1dc4225bfe0af4307">11486</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL_SHIFT            24u</span></div>
<div class="line"><a name="l11487"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5a2b1318bb2177857de4370fd59b9a7e">11487</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL_WIDTH            8u</span></div>
<div class="line"><a name="l11488"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadbf1f75d99291bd898f1b0e1ff407673">11488</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM3_OUTSEL_SHIFT))&amp;SIM_FTMOPT1_FTM3_OUTSEL_MASK)</span></div>
<div class="line"><a name="l11489"></a><span class="lineno">11489</span>&#160;<span class="comment">/* MISCTRL0 Bit Fields */</span></div>
<div class="line"><a name="l11490"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2e3f8d7254852cdc369387801b67580c">11490</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP1_MONITOR_MASK          0x200u</span></div>
<div class="line"><a name="l11491"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee0fe8b063f9c08f73c6a6af672b3618">11491</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP1_MONITOR_SHIFT         9u</span></div>
<div class="line"><a name="l11492"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaff0a50eca4237f20a0b5a03afaa0e5d4">11492</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP1_MONITOR_WIDTH         1u</span></div>
<div class="line"><a name="l11493"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1f977f3940b0b7b2eb4458bff140d4a5">11493</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP1_MONITOR(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_STOP1_MONITOR_SHIFT))&amp;SIM_MISCTRL0_STOP1_MONITOR_MASK)</span></div>
<div class="line"><a name="l11494"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafecc689d407ae8865c567a552a2d8b33">11494</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP2_MONITOR_MASK          0x400u</span></div>
<div class="line"><a name="l11495"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeb7edf7e5157f6a669192f28ca22ba78">11495</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP2_MONITOR_SHIFT         10u</span></div>
<div class="line"><a name="l11496"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafa06ecda650a05a659656722aaeed807">11496</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP2_MONITOR_WIDTH         1u</span></div>
<div class="line"><a name="l11497"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae9736a80a93d6f4911c31bb5e766ee80">11497</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP2_MONITOR(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_STOP2_MONITOR_SHIFT))&amp;SIM_MISCTRL0_STOP2_MONITOR_MASK)</span></div>
<div class="line"><a name="l11498"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga773cb9dc07176485b14adf54a8e7ea4d">11498</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL_MASK          0x10000u</span></div>
<div class="line"><a name="l11499"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga69dd9c810923cb93242d1ebe168a30e0">11499</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL_SHIFT         16u</span></div>
<div class="line"><a name="l11500"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3191fb62459f53da41d14ced6547fd2a">11500</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l11501"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea498a11b53ffb5cf2e6fe72ad6afde3">11501</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM0_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM0_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l11502"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga43adc2f9114996ea062dc3b84e3484f9">11502</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL_MASK          0x20000u</span></div>
<div class="line"><a name="l11503"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad2989aaf01f0d4a9d918e40b1fb07f39">11503</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL_SHIFT         17u</span></div>
<div class="line"><a name="l11504"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga20cd20e6b0e2a4084009756dbf00852d">11504</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l11505"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf8fc03ee1985a942b98af49ad94d871d">11505</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM1_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM1_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l11506"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacb0c09746e81bd5157893f22b2df8768">11506</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL_MASK          0x40000u</span></div>
<div class="line"><a name="l11507"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae6b78b0eb48072651459c0cc788632b2">11507</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL_SHIFT         18u</span></div>
<div class="line"><a name="l11508"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga15601e1e9ac1578d63eec9a5b2ebfc9d">11508</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l11509"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga19bec63ac38e172c7396f7093adc0d8d">11509</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM2_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM2_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l11510"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9873d888770f2c544f933adfed39b985">11510</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL_MASK          0x80000u</span></div>
<div class="line"><a name="l11511"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6e136c8cb1dc7b6289005828c6f13dac">11511</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL_SHIFT         19u</span></div>
<div class="line"><a name="l11512"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac6532310bae61c2f67c5161b347c285c">11512</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l11513"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3465bd12b7f1d0fb3b83a99036c64dfe">11513</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM3_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM3_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l11514"></a><span class="lineno">11514</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div>
<div class="line"><a name="l11515"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64a75d67929d24e62d45ac2a7d502811">11515</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES_MASK                   0xFFu</span></div>
<div class="line"><a name="l11516"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2b4322d3fe9fb554ae218b224b3999bd">11516</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES_SHIFT                  0u</span></div>
<div class="line"><a name="l11517"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac2d0af6815cd26dea9dd0b89b24c4584">11517</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES_WIDTH                  8u</span></div>
<div class="line"><a name="l11518"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaaed288157cff27518cdedf9019f3b45a">11518</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FEATURES_SHIFT))&amp;SIM_SDID_FEATURES_MASK)</span></div>
<div class="line"><a name="l11519"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2602d1efbe57a470943c522c953ef861">11519</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE_MASK                    0xF00u</span></div>
<div class="line"><a name="l11520"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa3f20ff5df6773d8d448822737b7f29a">11520</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE_SHIFT                   8u</span></div>
<div class="line"><a name="l11521"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga93bd2c531264e333bdfc653ec92e6b7e">11521</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE_WIDTH                   4u</span></div>
<div class="line"><a name="l11522"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2c441f52c2a08bd3c5c3c37afcfc6058">11522</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PACKAGE_SHIFT))&amp;SIM_SDID_PACKAGE_MASK)</span></div>
<div class="line"><a name="l11523"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafefd91d0385c1b93049ec14409ed6b1e">11523</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div>
<div class="line"><a name="l11524"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadb535428e0ca83d2494493ed04822b8c">11524</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12u</span></div>
<div class="line"><a name="l11525"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2bff27dff5d0b8e149801323d8a69212">11525</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_WIDTH                     4u</span></div>
<div class="line"><a name="l11526"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga892bb65b3dc043087208ead1ea269b95">11526</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div>
<div class="line"><a name="l11527"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6d405be9467fe6d6fd48f47ad5348562">11527</a></span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE_MASK                    0xF0000u</span></div>
<div class="line"><a name="l11528"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga475d4051da7c57df06eb465979a29219">11528</a></span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE_SHIFT                   16u</span></div>
<div class="line"><a name="l11529"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8768a45ed3f3400794e8a2c56ca93c8a">11529</a></span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE_WIDTH                   4u</span></div>
<div class="line"><a name="l11530"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga945a22703e0a1621995b26e3d10e47ce">11530</a></span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_RAMSIZE_SHIFT))&amp;SIM_SDID_RAMSIZE_MASK)</span></div>
<div class="line"><a name="l11531"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga91570416b4d36c5491d1157578a46476">11531</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE_MASK                   0xF00000u</span></div>
<div class="line"><a name="l11532"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga61186ca28b246a92c57426c2558d30cc">11532</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE_SHIFT                  20u</span></div>
<div class="line"><a name="l11533"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa098a226da6c2f5fa80c2a714ddd940e">11533</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE_WIDTH                  4u</span></div>
<div class="line"><a name="l11534"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9fb60c2ad36c2b47818ef8440fe0d0cd">11534</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_DERIVATE_SHIFT))&amp;SIM_SDID_DERIVATE_MASK)</span></div>
<div class="line"><a name="l11535"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade74f0dfb72c06016d90df54969eb032">11535</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES_MASK                  0xF000000u</span></div>
<div class="line"><a name="l11536"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5338fb4f0094151034180529b4651842">11536</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES_SHIFT                 24u</span></div>
<div class="line"><a name="l11537"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga79e503da331f132361de8dfdbc39ef1f">11537</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES_WIDTH                 4u</span></div>
<div class="line"><a name="l11538"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0046d19ef5582b555700cc8834bda7e6">11538</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SUBSERIES_SHIFT))&amp;SIM_SDID_SUBSERIES_MASK)</span></div>
<div class="line"><a name="l11539"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafe1c93a760cc5391d1b731a14d4a953b">11539</a></span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION_MASK                 0xF0000000u</span></div>
<div class="line"><a name="l11540"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga44db4b0d1df1082e54acb8dd16179d6a">11540</a></span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION_SHIFT                28u</span></div>
<div class="line"><a name="l11541"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6c0fb15c38fb871a99e62d9117df56ba">11541</a></span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION_WIDTH                4u</span></div>
<div class="line"><a name="l11542"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga592510b802061ba2c1dd6d667c6b0dd0">11542</a></span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_GENERATION_SHIFT))&amp;SIM_SDID_GENERATION_MASK)</span></div>
<div class="line"><a name="l11543"></a><span class="lineno">11543</span>&#160;<span class="comment">/* PLATCGC Bit Fields */</span></div>
<div class="line"><a name="l11544"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e00b678141da278e685dac323f53978">11544</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM_MASK                 0x1u</span></div>
<div class="line"><a name="l11545"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gace57343eb3a97042c9e6f1826b4dd200">11545</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM_SHIFT                0u</span></div>
<div class="line"><a name="l11546"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga22caa183a2a6ef20bcf5b3e6615360f5">11546</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM_WIDTH                1u</span></div>
<div class="line"><a name="l11547"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga214956a4995a497e2d4a6e6ab985fcdb">11547</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCMSCM_SHIFT))&amp;SIM_PLATCGC_CGCMSCM_MASK)</span></div>
<div class="line"><a name="l11548"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae49af7b16c8ce014953ff0b1f404c7c5">11548</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU_MASK                  0x2u</span></div>
<div class="line"><a name="l11549"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24f8a5875e14d97f6dcc9437474b0346">11549</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU_SHIFT                 1u</span></div>
<div class="line"><a name="l11550"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad62ad6d9c9abc888de5b667d5ce350db">11550</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU_WIDTH                 1u</span></div>
<div class="line"><a name="l11551"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8d34e9b0732f2a8ee796a151d11fd7a8">11551</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCMPU_SHIFT))&amp;SIM_PLATCGC_CGCMPU_MASK)</span></div>
<div class="line"><a name="l11552"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga78d747b3f862dea5555740be955ffb67">11552</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA_MASK                  0x4u</span></div>
<div class="line"><a name="l11553"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9d0c732eb3df2ddfbcc61a22b180b9f4">11553</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA_SHIFT                 2u</span></div>
<div class="line"><a name="l11554"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga070cce7dab4ec25c1a3ec67e25475bc1">11554</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA_WIDTH                 1u</span></div>
<div class="line"><a name="l11555"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae5b09469169588ec0aeabb59d11803c3">11555</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCDMA_SHIFT))&amp;SIM_PLATCGC_CGCDMA_MASK)</span></div>
<div class="line"><a name="l11556"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6393c765da811f674d7fd3e317d1b9e9">11556</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM_MASK                  0x8u</span></div>
<div class="line"><a name="l11557"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1b34239c70e4e70d40c0a1d5cbc7ef49">11557</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM_SHIFT                 3u</span></div>
<div class="line"><a name="l11558"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa224050a1cd987f0607649872e72c00f">11558</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM_WIDTH                 1u</span></div>
<div class="line"><a name="l11559"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8ca62c32fc3ae22ade536813ce867bce">11559</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCERM_SHIFT))&amp;SIM_PLATCGC_CGCERM_MASK)</span></div>
<div class="line"><a name="l11560"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10f772cfb0dc6a124620d5b6007ba365">11560</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM_MASK                  0x10u</span></div>
<div class="line"><a name="l11561"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0211b7ee91e7aa70eb7a90bcb6dd9bb5">11561</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM_SHIFT                 4u</span></div>
<div class="line"><a name="l11562"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0ad77386eb3f57dc96cd0927a6a99ce1">11562</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM_WIDTH                 1u</span></div>
<div class="line"><a name="l11563"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1f73ba50f45487486ac922180918fcd1">11563</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCEIM_SHIFT))&amp;SIM_PLATCGC_CGCEIM_MASK)</span></div>
<div class="line"><a name="l11564"></a><span class="lineno">11564</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div>
<div class="line"><a name="l11565"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7b4c8f63810498cd22002a2f3b1bdc0d">11565</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    0xF000u</span></div>
<div class="line"><a name="l11566"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga828f3d67b0fb411b1f32f5ac8105964f">11566</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   12u</span></div>
<div class="line"><a name="l11567"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8e6c875cf947c311c525c6fdd2949ee8">11567</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_WIDTH                   4u</span></div>
<div class="line"><a name="l11568"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga81f370e7d63223fa868ec79e3cbd3475">11568</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_DEPART_SHIFT))&amp;SIM_FCFG1_DEPART_MASK)</span></div>
<div class="line"><a name="l11569"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3907d5c863ded7a6355e188b0ea7a6c8">11569</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE_MASK                0xF0000u</span></div>
<div class="line"><a name="l11570"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga08895e69e2abde0751a8e3de257f8af4">11570</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE_SHIFT               16u</span></div>
<div class="line"><a name="l11571"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3530b6787f1df3a77a2e44c5d05908fb">11571</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE_WIDTH               4u</span></div>
<div class="line"><a name="l11572"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabeb60a617cb3d995c97751a714ed1458">11572</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_EEERAMSIZE_SHIFT))&amp;SIM_FCFG1_EEERAMSIZE_MASK)</span></div>
<div class="line"><a name="l11573"></a><span class="lineno">11573</span>&#160;<span class="comment">/* UIDH Bit Fields */</span></div>
<div class="line"><a name="l11574"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga710bf1d2752d8587156aa9ecd34bf208">11574</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l11575"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga48871eefebf0d936b0eb90f9f1173891">11575</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96_SHIFT                 0u</span></div>
<div class="line"><a name="l11576"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaed2d8540013db7e7ace62ccc516791d3">11576</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96_WIDTH                 32u</span></div>
<div class="line"><a name="l11577"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga00682d82c69853a7a2fb5de0863b5d04">11577</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDH_UID127_96_SHIFT))&amp;SIM_UIDH_UID127_96_MASK)</span></div>
<div class="line"><a name="l11578"></a><span class="lineno">11578</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div>
<div class="line"><a name="l11579"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabb9c61f9d868b19ebee01cf7e571bd72">11579</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l11580"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3ed93a1aca6dc1daf7e696eb7d1295a2">11580</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64_SHIFT                 0u</span></div>
<div class="line"><a name="l11581"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1c8e00e7bd53e8ae82ba478c43ffeee5">11581</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64_WIDTH                 32u</span></div>
<div class="line"><a name="l11582"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaba7753b372223e7b18b193422feeb113">11582</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID95_64_SHIFT))&amp;SIM_UIDMH_UID95_64_MASK)</span></div>
<div class="line"><a name="l11583"></a><span class="lineno">11583</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div>
<div class="line"><a name="l11584"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2279f380b095380d1c5ee59bc6ce1db3">11584</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l11585"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga07312e60dce998e9bbae00cbfcd97445">11585</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32_SHIFT                 0u</span></div>
<div class="line"><a name="l11586"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8418008cb6f07ffd3594f035e947fc87">11586</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32_WIDTH                 32u</span></div>
<div class="line"><a name="l11587"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa728fde7a1d251e2081d78f1043de0fb">11587</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID63_32_SHIFT))&amp;SIM_UIDML_UID63_32_MASK)</span></div>
<div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div>
<div class="line"><a name="l11589"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9170c4e63934d98fc6dec9b63614b44f">11589</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l11590"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab9ae207ebc09f6f3b0a10f7742f336ba">11590</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0_SHIFT                   0u</span></div>
<div class="line"><a name="l11591"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1a83d095daf24809c912d5712d4b1403">11591</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0_WIDTH                   32u</span></div>
<div class="line"><a name="l11592"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaef6c3973f258b80fe924487aca74b72c">11592</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID31_0_SHIFT))&amp;SIM_UIDL_UID31_0_MASK)</span></div>
<div class="line"><a name="l11593"></a><span class="lineno">11593</span>&#160;<span class="comment">/* CLKDIV4 Bit Fields */</span></div>
<div class="line"><a name="l11594"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga34a82bd71d630c9bcab5016ad772913f">11594</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_MASK               0x1u</span></div>
<div class="line"><a name="l11595"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga91b06d902d91e8fb4fc1b63d17a3d040">11595</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_SHIFT              0u</span></div>
<div class="line"><a name="l11596"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae38c1308fd846441a4717c2ccf2d646e">11596</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_WIDTH              1u</span></div>
<div class="line"><a name="l11597"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8f94c6ed727928ad73f94a428a029bfe">11597</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_TRACEFRAC_SHIFT))&amp;SIM_CLKDIV4_TRACEFRAC_MASK)</span></div>
<div class="line"><a name="l11598"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa0574936475fb6f508d0be042aef470b">11598</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_MASK                0xEu</span></div>
<div class="line"><a name="l11599"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaad20e97113c645624096cdf1bbae9267">11599</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_SHIFT               1u</span></div>
<div class="line"><a name="l11600"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5483487afc5c3a3195a0b42ecfadb2b1">11600</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_WIDTH               3u</span></div>
<div class="line"><a name="l11601"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga82bdf559592706c1f91c1b34759bf9cb">11601</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_TRACEDIV_SHIFT))&amp;SIM_CLKDIV4_TRACEDIV_MASK)</span></div>
<div class="line"><a name="l11602"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae6338c0dac89dddf10c0b3b4c4f7cb0b">11602</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN_MASK              0x10000000u</span></div>
<div class="line"><a name="l11603"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga65a826c601069ffd3a0fe97f95246692">11603</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN_SHIFT             28u</span></div>
<div class="line"><a name="l11604"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadcbb42ee10e61baece175c909fe4aac3">11604</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN_WIDTH             1u</span></div>
<div class="line"><a name="l11605"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6987102f53f757065466d6e0ae3d8720">11605</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_TRACEDIVEN_SHIFT))&amp;SIM_CLKDIV4_TRACEDIVEN_MASK)</span></div>
<div class="line"><a name="l11606"></a><span class="lineno">11606</span>&#160;<span class="comment">/* MISCTRL1 Bit Fields */</span></div>
<div class="line"><a name="l11607"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga586824fe4008e543f8a296747d843896">11607</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG_MASK                 0x1u</span></div>
<div class="line"><a name="l11608"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa00a2ff1c3cbfb96b5b211b3a5805043">11608</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG_SHIFT                0u</span></div>
<div class="line"><a name="l11609"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf8792f63dadfdfd083e4f71a71970d3d">11609</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG_WIDTH                1u</span></div>
<div class="line"><a name="l11610"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae1044a791f1b0d2f6271cb5a24244ee0">11610</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL1_SW_TRG_SHIFT))&amp;SIM_MISCTRL1_SW_TRG_MASK)</span></div>
<div class="line"><a name="l11611"></a><span class="lineno">11611</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div>
<div class="line"><a name="l11615"></a><span class="lineno">11615</span>&#160;</div>
<div class="line"><a name="l11616"></a><span class="lineno">11616</span>&#160; <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l11620"></a><span class="lineno">11620</span>&#160;</div>
<div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;</div>
<div class="line"><a name="l11622"></a><span class="lineno">11622</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11623"></a><span class="lineno">11623</span>&#160;<span class="comment">   -- SMC Peripheral Access Layer</span></div>
<div class="line"><a name="l11624"></a><span class="lineno">11624</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11625"></a><span class="lineno">11625</span>&#160;</div>
<div class="line"><a name="l11635"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html">11635</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l11636"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#ab7c35534225a1aae1c9121a1964fc40a">11636</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_m_c___type.html#ab7c35534225a1aae1c9121a1964fc40a">VERID</a>;                             </div>
<div class="line"><a name="l11637"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#aecf4c04595fd544b547ded0e511a568c">11637</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_m_c___type.html#aecf4c04595fd544b547ded0e511a568c">PARAM</a>;                             </div>
<div class="line"><a name="l11638"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#ad0f1040b88cbff94726818a30370e255">11638</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_m_c___type.html#ad0f1040b88cbff94726818a30370e255">PMPROT</a>;                            </div>
<div class="line"><a name="l11639"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#af0b871793f5fdc2e7da2792021b269b9">11639</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_m_c___type.html#af0b871793f5fdc2e7da2792021b269b9">PMCTRL</a>;                            </div>
<div class="line"><a name="l11640"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#aef373cce26047a86b45d68dca8b6ee07">11640</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_m_c___type.html#aef373cce26047a86b45d68dca8b6ee07">STOPCTRL</a>;                          </div>
<div class="line"><a name="l11641"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#a373d07806eeee8c69e336650dda9ded3">11641</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_m_c___type.html#a373d07806eeee8c69e336650dda9ded3">PMSTAT</a>;                            </div>
<div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;} <a class="code" href="struct_s_m_c___type.html">SMC_Type</a>, *<a class="code" href="group___s_m_c___peripheral___access___layer.html#ga37188a60163a816cb6fa751b2400d9ee">SMC_MemMapPtr</a>;</div>
<div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;</div>
<div class="line"><a name="l11645"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#gaf5ad84d8d1af75012cb219587469ac9d">11645</a></span>&#160;<span class="preprocessor">#define SMC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l11646"></a><span class="lineno">11646</span>&#160;</div>
<div class="line"><a name="l11647"></a><span class="lineno">11647</span>&#160;</div>
<div class="line"><a name="l11648"></a><span class="lineno">11648</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l11650"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44">11650</a></span>&#160;<span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div>
<div class="line"><a name="l11651"></a><span class="lineno">11651</span>&#160;</div>
<div class="line"><a name="l11652"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga6667e81e5b32250febd3d46511d9309d">11652</a></span>&#160;<span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div>
<div class="line"><a name="l11653"></a><span class="lineno">11653</span>&#160;</div>
<div class="line"><a name="l11654"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga1378b926401c2f7a44f4238a027ff8c2">11654</a></span>&#160;<span class="preprocessor">#define SMC_BASE_ADDRS                           { SMC_BASE }</span></div>
<div class="line"><a name="l11655"></a><span class="lineno">11655</span>&#160;</div>
<div class="line"><a name="l11656"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#gae583f3f0917ee513adcac36dd042a5f3">11656</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC }</span></div>
<div class="line"><a name="l11657"></a><span class="lineno">11657</span>&#160;</div>
<div class="line"><a name="l11658"></a><span class="lineno">11658</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11659"></a><span class="lineno">11659</span>&#160;<span class="comment">   -- SMC Register Masks</span></div>
<div class="line"><a name="l11660"></a><span class="lineno">11660</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11661"></a><span class="lineno">11661</span>&#160;</div>
<div class="line"><a name="l11667"></a><span class="lineno">11667</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l11668"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga864148f11aa27a409a01068e3d5a415d">11668</a></span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l11669"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae1d267f737641fd5f421e33e0ccada34">11669</a></span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE_SHIFT                  0u</span></div>
<div class="line"><a name="l11670"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gad993f6b2ffb29bb29dbc4b5fdff89d1c">11670</a></span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE_WIDTH                  16u</span></div>
<div class="line"><a name="l11671"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga6b9750d2dc8fa4098dbd1e8b542ae30a">11671</a></span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_VERID_FEATURE_SHIFT))&amp;SMC_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l11672"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga45f55b01dd2345c64887c307aa6d9875">11672</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR_MASK                     0xFF0000u</span></div>
<div class="line"><a name="l11673"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga9b092411231128a932aef61f5ba34501">11673</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR_SHIFT                    16u</span></div>
<div class="line"><a name="l11674"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga04a92adf30babe39c2b58c3d706ad2f2">11674</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR_WIDTH                    8u</span></div>
<div class="line"><a name="l11675"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa140a2344758a08d6a1e55280ccb3577">11675</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_VERID_MINOR_SHIFT))&amp;SMC_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l11676"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga6f23a8bf6b58e0279fbb6039632b6183">11676</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR_MASK                     0xFF000000u</span></div>
<div class="line"><a name="l11677"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga0f1fdc7bb97c2375d7d749427578012f">11677</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR_SHIFT                    24u</span></div>
<div class="line"><a name="l11678"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac94a84b3384bb07046d541a89efe9c46">11678</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR_WIDTH                    8u</span></div>
<div class="line"><a name="l11679"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga729f160dc2c40114bc0a58f71350619b">11679</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_VERID_MAJOR_SHIFT))&amp;SMC_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l11680"></a><span class="lineno">11680</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l11681"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga13e33daa693e679384558a7d211b9a5f">11681</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN_MASK                    0x1u</span></div>
<div class="line"><a name="l11682"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae53bdeac18c42540028e844166ecc329">11682</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN_SHIFT                   0u</span></div>
<div class="line"><a name="l11683"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga24e8b54e628cf7da0817aa2cb6727772">11683</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN_WIDTH                   1u</span></div>
<div class="line"><a name="l11684"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gabf3e9cf94ceb497ae09eb193f67c8ae7">11684</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_EHSRUN_SHIFT))&amp;SMC_PARAM_EHSRUN_MASK)</span></div>
<div class="line"><a name="l11685"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadf786f642664d16ff30fcad7b6ff134c">11685</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS_MASK                      0x8u</span></div>
<div class="line"><a name="l11686"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf92044e6c11e537e45f202dc862cde6b">11686</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS_SHIFT                     3u</span></div>
<div class="line"><a name="l11687"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga10ae913fd156eba2447708b0cf265ed0">11687</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS_WIDTH                     1u</span></div>
<div class="line"><a name="l11688"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga30894ffce88117027b6e0f0188687dd7">11688</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_ELLS_SHIFT))&amp;SMC_PARAM_ELLS_MASK)</span></div>
<div class="line"><a name="l11689"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gab5c2e973cea6fad87caf79ae1715ffa8">11689</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2_MASK                     0x20u</span></div>
<div class="line"><a name="l11690"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga44357f1e5c21f2d27b3a2aabbe01c6d7">11690</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2_SHIFT                    5u</span></div>
<div class="line"><a name="l11691"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf8434a9c0dba28a92802f5beb7b962e8">11691</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2_WIDTH                    1u</span></div>
<div class="line"><a name="l11692"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae1ade2456068ebcaaaf021275d750ad1">11692</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_ELLS2_SHIFT))&amp;SMC_PARAM_ELLS2_MASK)</span></div>
<div class="line"><a name="l11693"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf4a5ff664a362bb802c3f0cc1383491b">11693</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0_MASK                    0x40u</span></div>
<div class="line"><a name="l11694"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga4e3e293b25185279de6e8e22ad660c9d">11694</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0_SHIFT                   6u</span></div>
<div class="line"><a name="l11695"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga81e94120d8c89963f866a3c2fbcda749">11695</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0_WIDTH                   1u</span></div>
<div class="line"><a name="l11696"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga531c78d7e9fda03ceb3ae8d7c118873d">11696</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_EVLLS0_SHIFT))&amp;SMC_PARAM_EVLLS0_MASK)</span></div>
<div class="line"><a name="l11697"></a><span class="lineno">11697</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div>
<div class="line"><a name="l11698"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga30602dafb393b5d9c52f0c75e1d78210">11698</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div>
<div class="line"><a name="l11699"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae13777e671c1caf2d10809999574fed4">11699</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5u</span></div>
<div class="line"><a name="l11700"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae654a4000cf41697fc425baeaa409b61">11700</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_WIDTH                    1u</span></div>
<div class="line"><a name="l11701"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga01aa70b4ee1a2f32040f0148a1731051">11701</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMPROT_AVLP_SHIFT))&amp;SMC_PMPROT_AVLP_MASK)</span></div>
<div class="line"><a name="l11702"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa5cbb67d3a16a2cf9511daf4361fa311">11702</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AHSRUN_MASK                   0x80u</span></div>
<div class="line"><a name="l11703"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga951bc98d6c6d801ec6c72e1276c2d218">11703</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AHSRUN_SHIFT                  7u</span></div>
<div class="line"><a name="l11704"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gab77acff3a32e7da1d25cbf1437f5e8fc">11704</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AHSRUN_WIDTH                  1u</span></div>
<div class="line"><a name="l11705"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga841176292cc4bf5d6d8767f0f7be908f">11705</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AHSRUN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMPROT_AHSRUN_SHIFT))&amp;SMC_PMPROT_AHSRUN_MASK)</span></div>
<div class="line"><a name="l11706"></a><span class="lineno">11706</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div>
<div class="line"><a name="l11707"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8df79d8a16a6d12e3b343eec59d9453c">11707</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div>
<div class="line"><a name="l11708"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaac7423086f31a8fbbfc8d18b1a876f26">11708</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0u</span></div>
<div class="line"><a name="l11709"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaeb312b2548700c13a81b251ffc1f1c92">11709</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_WIDTH                   3u</span></div>
<div class="line"><a name="l11710"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac786585532e3edd7f48def55c208ef12">11710</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div>
<div class="line"><a name="l11711"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga4e085cede5bd67782fb1a06cbbd4caa4">11711</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA_MASK                    0x8u</span></div>
<div class="line"><a name="l11712"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadc15d215f2b6213b1c3176d69919a714">11712</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA_SHIFT                   3u</span></div>
<div class="line"><a name="l11713"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gada98900c8ac9ace3140dc9735216de76">11713</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA_WIDTH                   1u</span></div>
<div class="line"><a name="l11714"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga132384dc89982d442ab3c9fe0400e2b4">11714</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMCTRL_VLPSA_SHIFT))&amp;SMC_PMCTRL_VLPSA_MASK)</span></div>
<div class="line"><a name="l11715"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1a456925e291d6d53f4891b25fcaf8eb">11715</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div>
<div class="line"><a name="l11716"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8f8dc472f4a4b6ad1babae518c44d55e">11716</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5u</span></div>
<div class="line"><a name="l11717"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga11507ab40ad4d4b0af00a103f6facfb5">11717</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_WIDTH                    2u</span></div>
<div class="line"><a name="l11718"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaecab837484639ef513d4c54d68eacc34">11718</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div>
<div class="line"><a name="l11719"></a><span class="lineno">11719</span>&#160;<span class="comment">/* STOPCTRL Bit Fields */</span></div>
<div class="line"><a name="l11720"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga72d4295eed3dc8bdac7f185deb68a35a">11720</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO_MASK                  0xC0u</span></div>
<div class="line"><a name="l11721"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga64bc8c32c93ad9421a4567c39d49f5b0">11721</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO_SHIFT                 6u</span></div>
<div class="line"><a name="l11722"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga5025e90421a3e8d6c3811e232d87f2b3">11722</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO_WIDTH                 2u</span></div>
<div class="line"><a name="l11723"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga61a4c790f2482f936025efd549d16084">11723</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_STOPCTRL_STOPO_SHIFT))&amp;SMC_STOPCTRL_STOPO_MASK)</span></div>
<div class="line"><a name="l11724"></a><span class="lineno">11724</span>&#160;<span class="comment">/* PMSTAT Bit Fields */</span></div>
<div class="line"><a name="l11725"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga2574f973caed7a43c1d0b69888866f63">11725</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0xFFu</span></div>
<div class="line"><a name="l11726"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa4083ab43677e6a1b6832f6607a5ef0e">11726</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0u</span></div>
<div class="line"><a name="l11727"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga005f333b16225cb8bd86e8b3902f5dd5">11727</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_WIDTH                  8u</span></div>
<div class="line"><a name="l11728"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf42160e08664669fce172fdc170e9c5f">11728</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div>
<div class="line"><a name="l11729"></a><span class="lineno">11729</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div>
<div class="line"><a name="l11733"></a><span class="lineno">11733</span>&#160;</div>
<div class="line"><a name="l11734"></a><span class="lineno">11734</span>&#160; <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l11738"></a><span class="lineno">11738</span>&#160;</div>
<div class="line"><a name="l11739"></a><span class="lineno">11739</span>&#160;</div>
<div class="line"><a name="l11740"></a><span class="lineno">11740</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11741"></a><span class="lineno">11741</span>&#160;<span class="comment">   -- TRGMUX Peripheral Access Layer</span></div>
<div class="line"><a name="l11742"></a><span class="lineno">11742</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11743"></a><span class="lineno">11743</span>&#160;</div>
<div class="line"><a name="l11751"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaaa25b97fc1f1505e961dd3b28e947165">11751</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_COUNT                     26u</span></div>
<div class="line"><a name="l11752"></a><span class="lineno">11752</span>&#160;</div>
<div class="line"><a name="l11754"></a><span class="lineno"><a class="line" href="struct_t_r_g_m_u_x___type.html">11754</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l11755"></a><span class="lineno"><a class="line" href="struct_t_r_g_m_u_x___type.html#ac792beb070a7c191e86034cf7903ba4c">11755</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TRGMUXn[<a class="code" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaaa25b97fc1f1505e961dd3b28e947165">TRGMUX_TRGMUXn_COUNT</a>];     </div>
<div class="line"><a name="l11756"></a><span class="lineno">11756</span>&#160;} <a class="code" href="struct_t_r_g_m_u_x___type.html">TRGMUX_Type</a>, *<a class="code" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gafd341c8e7ec3d9a98e48677e32f56714">TRGMUX_MemMapPtr</a>;</div>
<div class="line"><a name="l11757"></a><span class="lineno">11757</span>&#160;</div>
<div class="line"><a name="l11759"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gafc8fa200b4c5372f11a2a0ff22b80481">11759</a></span>&#160;<span class="preprocessor">#define TRGMUX_INSTANCE_COUNT                    (1u)</span></div>
<div class="line"><a name="l11760"></a><span class="lineno">11760</span>&#160;</div>
<div class="line"><a name="l11761"></a><span class="lineno">11761</span>&#160;</div>
<div class="line"><a name="l11762"></a><span class="lineno">11762</span>&#160;<span class="comment">/* TRGMUX - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l11764"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga8c44735e7ca900d6e68dacf26946c334">11764</a></span>&#160;<span class="preprocessor">#define TRGMUX_BASE                              (0x40063000u)</span></div>
<div class="line"><a name="l11765"></a><span class="lineno">11765</span>&#160;</div>
<div class="line"><a name="l11766"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga179a72bbdf6ff89e59e6e8802f654478">11766</a></span>&#160;<span class="preprocessor">#define TRGMUX                                   ((TRGMUX_Type *)TRGMUX_BASE)</span></div>
<div class="line"><a name="l11767"></a><span class="lineno">11767</span>&#160;</div>
<div class="line"><a name="l11768"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga1154c06ed244699926335a83dc4bc9f5">11768</a></span>&#160;<span class="preprocessor">#define TRGMUX_BASE_ADDRS                        { TRGMUX_BASE }</span></div>
<div class="line"><a name="l11769"></a><span class="lineno">11769</span>&#160;</div>
<div class="line"><a name="l11770"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga7404aa0c990311a88182486b5f17d6f2">11770</a></span>&#160;<span class="preprocessor">#define TRGMUX_BASE_PTRS                         { TRGMUX }</span></div>
<div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;</div>
<div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;<span class="comment">/* TRGMUX index offsets */</span></div>
<div class="line"><a name="l11773"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga13e4851d5f346b08cebacb8afcd85d41">11773</a></span>&#160;<span class="preprocessor">#define TRGMUX_DMAMUX0_INDEX                     0</span></div>
<div class="line"><a name="l11774"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga4d06a2498dce1905eaeba5692713107e">11774</a></span>&#160;<span class="preprocessor">#define TRGMUX_EXTOUT0_INDEX                     1</span></div>
<div class="line"><a name="l11775"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga86be9afe38c62ab19a44b8666d2b3ced">11775</a></span>&#160;<span class="preprocessor">#define TRGMUX_EXTOUT1_INDEX                     2</span></div>
<div class="line"><a name="l11776"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga0641fde63fff7c84e42df23ecdc2c922">11776</a></span>&#160;<span class="preprocessor">#define TRGMUX_ADC0_INDEX                        3</span></div>
<div class="line"><a name="l11777"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gab4ff5a139bfc70aaea6f074724e733ed">11777</a></span>&#160;<span class="preprocessor">#define TRGMUX_ADC1_INDEX                        4</span></div>
<div class="line"><a name="l11778"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga182a56962fe42ccfd2ed4840dd568526">11778</a></span>&#160;<span class="preprocessor">#define TRGMUX_CMP0_INDEX                        7</span></div>
<div class="line"><a name="l11779"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gad754a90e8b452287439fe421b7f2b5e5">11779</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM0_INDEX                        10</span></div>
<div class="line"><a name="l11780"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga90b37fb47b96b8fd431843d3ba7f2a19">11780</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM1_INDEX                        11</span></div>
<div class="line"><a name="l11781"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga80c8aa325e2c297e4687d45274168740">11781</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM2_INDEX                        12</span></div>
<div class="line"><a name="l11782"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gad4490b3c66d727295cb53f2a61a37e94">11782</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM3_INDEX                        13</span></div>
<div class="line"><a name="l11783"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaefbee1be6c20f8c12600606599d4a603">11783</a></span>&#160;<span class="preprocessor">#define TRGMUX_PDB0_INDEX                        14</span></div>
<div class="line"><a name="l11784"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga55d0a70f27d3efac3fbc9899f045c2c7">11784</a></span>&#160;<span class="preprocessor">#define TRGMUX_PDB1_INDEX                        15</span></div>
<div class="line"><a name="l11785"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaebbe2e90b4924d51fdeec0daf731b2ce">11785</a></span>&#160;<span class="preprocessor">#define TRGMUX_FLEXIO_INDEX                      17</span></div>
<div class="line"><a name="l11786"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga5d7e57da3b173137b6e62ba8558f53f9">11786</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPIT0_INDEX                       18</span></div>
<div class="line"><a name="l11787"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga0f7d344e343802efef2d28cb58666054">11787</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPUART0_INDEX                     19</span></div>
<div class="line"><a name="l11788"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga91aaf8914123333320f3281f7210461c">11788</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPUART1_INDEX                     20</span></div>
<div class="line"><a name="l11789"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaedcc59e9d488851b671b8b03a6930c6a">11789</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPI2C0_INDEX                      21</span></div>
<div class="line"><a name="l11790"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga96ee382cf72531547a20b2960676a53b">11790</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPSPI0_INDEX                      23</span></div>
<div class="line"><a name="l11791"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga3bbf9a194240d666fc0a088cc7d85acb">11791</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPSPI1_INDEX                      24</span></div>
<div class="line"><a name="l11792"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga308cfc7a07d01d6861aded057c928e38">11792</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPTMR0_INDEX                      25</span></div>
<div class="line"><a name="l11793"></a><span class="lineno">11793</span>&#160;</div>
<div class="line"><a name="l11794"></a><span class="lineno">11794</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11795"></a><span class="lineno">11795</span>&#160;<span class="comment">   -- TRGMUX Register Masks</span></div>
<div class="line"><a name="l11796"></a><span class="lineno">11796</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11797"></a><span class="lineno">11797</span>&#160;</div>
<div class="line"><a name="l11803"></a><span class="lineno">11803</span>&#160;<span class="comment">/* TRGMUXn Bit Fields */</span></div>
<div class="line"><a name="l11804"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gab7ce8a448f9301fd57c3fa1a6b8dce47">11804</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0_MASK                 0x3Fu</span></div>
<div class="line"><a name="l11805"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga0ded7fb551fe15a6391438d7dad749e9">11805</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0_SHIFT                0u</span></div>
<div class="line"><a name="l11806"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaa52abd8823802fdfa964d550ebeb525e">11806</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0_WIDTH                6u</span></div>
<div class="line"><a name="l11807"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gae1993bdb6ae0dd12379006bc76c3133b">11807</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL0_SHIFT))&amp;TRGMUX_TRGMUXn_SEL0_MASK)</span></div>
<div class="line"><a name="l11808"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga64dba2556cd64ae580410dc3b74bb7b6">11808</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1_MASK                 0x3F00u</span></div>
<div class="line"><a name="l11809"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gab9804f9065fd1ce906f3a3fb8759377d">11809</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1_SHIFT                8u</span></div>
<div class="line"><a name="l11810"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga7e65ea732cc18d640e728c81c5fb1d4f">11810</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1_WIDTH                6u</span></div>
<div class="line"><a name="l11811"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga2e03942b77b2147a6192cbac523d7799">11811</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL1_SHIFT))&amp;TRGMUX_TRGMUXn_SEL1_MASK)</span></div>
<div class="line"><a name="l11812"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gac2e82ebb0f79fcabf027c7a492e3e8c5">11812</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2_MASK                 0x3F0000u</span></div>
<div class="line"><a name="l11813"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaa1bd38feec7f94566889a0654083a328">11813</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2_SHIFT                16u</span></div>
<div class="line"><a name="l11814"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga61c2aa591fc952eeac67d1bb2d160998">11814</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2_WIDTH                6u</span></div>
<div class="line"><a name="l11815"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gafa051ac86420bac30a58e874cb1b3b7a">11815</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL2_SHIFT))&amp;TRGMUX_TRGMUXn_SEL2_MASK)</span></div>
<div class="line"><a name="l11816"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga70f53a46912e4d69c29379e25a7075c5">11816</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3_MASK                 0x3F000000u</span></div>
<div class="line"><a name="l11817"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaa51641be2ba59100e9ae535ed773462d">11817</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3_SHIFT                24u</span></div>
<div class="line"><a name="l11818"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga104b23f966ee8111051bfb0373c7ecbf">11818</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3_WIDTH                6u</span></div>
<div class="line"><a name="l11819"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga8fa0097711ecfa54ed0c2c4641f5f098">11819</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL3_SHIFT))&amp;TRGMUX_TRGMUXn_SEL3_MASK)</span></div>
<div class="line"><a name="l11820"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gab1fa48626e055e25315a03c67309279d">11820</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK_MASK                   0x80000000u</span></div>
<div class="line"><a name="l11821"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaee9b10185d8b9ec35972bcd25c2c3a87">11821</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK_SHIFT                  31u</span></div>
<div class="line"><a name="l11822"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga14856baa5b8b9618d5804d3c17993c08">11822</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK_WIDTH                  1u</span></div>
<div class="line"><a name="l11823"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gab1c214b94ae2fb9d45544f496271928f">11823</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_LK_SHIFT))&amp;TRGMUX_TRGMUXn_LK_MASK)</span></div>
<div class="line"><a name="l11824"></a><span class="lineno">11824</span>&#160; <span class="comment">/* end of group TRGMUX_Register_Masks */</span></div>
<div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;</div>
<div class="line"><a name="l11829"></a><span class="lineno">11829</span>&#160; <span class="comment">/* end of group TRGMUX_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;</div>
<div class="line"><a name="l11834"></a><span class="lineno">11834</span>&#160;</div>
<div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="comment">   -- WDOG Peripheral Access Layer</span></div>
<div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11838"></a><span class="lineno">11838</span>&#160;</div>
<div class="line"><a name="l11848"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html">11848</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l11849"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#ad84de42eac5ef1981fcb0a068005c10b">11849</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#ad84de42eac5ef1981fcb0a068005c10b">CS</a>;                                </div>
<div class="line"><a name="l11850"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a737eacb3d0de1200fdb83b30896595d4">11850</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#a737eacb3d0de1200fdb83b30896595d4">CNT</a>;                               </div>
<div class="line"><a name="l11851"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a81ab639b15302bffdc48d6dd9d9fcd50">11851</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#a81ab639b15302bffdc48d6dd9d9fcd50">TOVAL</a>;                             </div>
<div class="line"><a name="l11852"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a5f1ee4878f7af8fefe57543f39437241">11852</a></span>&#160;  <a class="code" href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#a5f1ee4878f7af8fefe57543f39437241">WIN</a>;                               </div>
<div class="line"><a name="l11853"></a><span class="lineno">11853</span>&#160;} <a class="code" href="struct_w_d_o_g___type.html">WDOG_Type</a>, *<a class="code" href="group___w_d_o_g___peripheral___access___layer.html#ga2ede0926c93f1cde46423a386bfdcaa2">WDOG_MemMapPtr</a>;</div>
<div class="line"><a name="l11854"></a><span class="lineno">11854</span>&#160;</div>
<div class="line"><a name="l11856"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gaa1bbc1fa1226588d5660284955680d67">11856</a></span>&#160;<span class="preprocessor">#define WDOG_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l11857"></a><span class="lineno">11857</span>&#160;</div>
<div class="line"><a name="l11858"></a><span class="lineno">11858</span>&#160;</div>
<div class="line"><a name="l11859"></a><span class="lineno">11859</span>&#160;<span class="comment">/* WDOG - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l11861"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga0c092d77d4599871d1ebda1a3a28e887">11861</a></span>&#160;<span class="preprocessor">#define WDOG_BASE                                (0x40052000u)</span></div>
<div class="line"><a name="l11862"></a><span class="lineno">11862</span>&#160;</div>
<div class="line"><a name="l11863"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gab938901a5fa5443253fc293ebd0399e3">11863</a></span>&#160;<span class="preprocessor">#define WDOG                                     ((WDOG_Type *)WDOG_BASE)</span></div>
<div class="line"><a name="l11864"></a><span class="lineno">11864</span>&#160;</div>
<div class="line"><a name="l11865"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gaa48c10a6a132d044b0d2a7b495b303da">11865</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_ADDRS                          { WDOG_BASE }</span></div>
<div class="line"><a name="l11866"></a><span class="lineno">11866</span>&#160;</div>
<div class="line"><a name="l11867"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga8d50dba3756857eed1783b3d726d40d8">11867</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_PTRS                           { WDOG }</span></div>
<div class="line"><a name="l11868"></a><span class="lineno">11868</span>&#160;</div>
<div class="line"><a name="l11869"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gae67aa458e2685b0b49712ac567af7128">11869</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS_ARR_COUNT                      (1u)</span></div>
<div class="line"><a name="l11870"></a><span class="lineno">11870</span>&#160;</div>
<div class="line"><a name="l11871"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga4b94904823588d9dc2b3350c3163c4b9">11871</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS_CH_COUNT                       (1u)</span></div>
<div class="line"><a name="l11872"></a><span class="lineno">11872</span>&#160;</div>
<div class="line"><a name="l11873"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gad44cf9ab5d5c2116869c5570758d4eeb">11873</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS                                { WDOG_EWM_IRQn }</span></div>
<div class="line"><a name="l11874"></a><span class="lineno">11874</span>&#160;</div>
<div class="line"><a name="l11875"></a><span class="lineno">11875</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11876"></a><span class="lineno">11876</span>&#160;<span class="comment">   -- WDOG Register Masks</span></div>
<div class="line"><a name="l11877"></a><span class="lineno">11877</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11878"></a><span class="lineno">11878</span>&#160;</div>
<div class="line"><a name="l11884"></a><span class="lineno">11884</span>&#160;<span class="comment">/* CS Bit Fields */</span></div>
<div class="line"><a name="l11885"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga610912ac5ce0b09d1cd0353a78aea73c">11885</a></span>&#160;<span class="preprocessor">#define WDOG_CS_STOP_MASK                        0x1u</span></div>
<div class="line"><a name="l11886"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga8bf25335bd73c7dd276033675d72077f">11886</a></span>&#160;<span class="preprocessor">#define WDOG_CS_STOP_SHIFT                       0u</span></div>
<div class="line"><a name="l11887"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa1500a2cbfc78374bf65ffe301848c00">11887</a></span>&#160;<span class="preprocessor">#define WDOG_CS_STOP_WIDTH                       1u</span></div>
<div class="line"><a name="l11888"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga8869199041c893c970bf5b57a613abf7">11888</a></span>&#160;<span class="preprocessor">#define WDOG_CS_STOP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_STOP_SHIFT))&amp;WDOG_CS_STOP_MASK)</span></div>
<div class="line"><a name="l11889"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5e38d83a9e2096f2581898657486af35">11889</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT_MASK                        0x2u</span></div>
<div class="line"><a name="l11890"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaad8f265447db57121fbe56f1c0dd8f40">11890</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT_SHIFT                       1u</span></div>
<div class="line"><a name="l11891"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga8f2a133e6b75b6e127bcc77121287219">11891</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT_WIDTH                       1u</span></div>
<div class="line"><a name="l11892"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga046e00806177d1e5e560e178f0372be3">11892</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_WAIT_SHIFT))&amp;WDOG_CS_WAIT_MASK)</span></div>
<div class="line"><a name="l11893"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac958f3d3a441f715d2179971a3c2014f">11893</a></span>&#160;<span class="preprocessor">#define WDOG_CS_DBG_MASK                         0x4u</span></div>
<div class="line"><a name="l11894"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gafc4675f456dbe5d354f7e4186172c07e">11894</a></span>&#160;<span class="preprocessor">#define WDOG_CS_DBG_SHIFT                        2u</span></div>
<div class="line"><a name="l11895"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga410754b3ec17ef4385e303f7565123c8">11895</a></span>&#160;<span class="preprocessor">#define WDOG_CS_DBG_WIDTH                        1u</span></div>
<div class="line"><a name="l11896"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae2bd4575657eb8ed4f95f31ff74028c8">11896</a></span>&#160;<span class="preprocessor">#define WDOG_CS_DBG(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_DBG_SHIFT))&amp;WDOG_CS_DBG_MASK)</span></div>
<div class="line"><a name="l11897"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaddbeb7ad9100d30dad7d2b08c30f4bdb">11897</a></span>&#160;<span class="preprocessor">#define WDOG_CS_TST_MASK                         0x18u</span></div>
<div class="line"><a name="l11898"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga44586cdb7abab79be621526ca50424ec">11898</a></span>&#160;<span class="preprocessor">#define WDOG_CS_TST_SHIFT                        3u</span></div>
<div class="line"><a name="l11899"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6bdf6d242289fa17742718407c7d5d96">11899</a></span>&#160;<span class="preprocessor">#define WDOG_CS_TST_WIDTH                        2u</span></div>
<div class="line"><a name="l11900"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4d79ffb19406deac6c798506cc604d1a">11900</a></span>&#160;<span class="preprocessor">#define WDOG_CS_TST(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_TST_SHIFT))&amp;WDOG_CS_TST_MASK)</span></div>
<div class="line"><a name="l11901"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga8c6ea1f85fc6643498c6e263c4ea89c5">11901</a></span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE_MASK                      0x20u</span></div>
<div class="line"><a name="l11902"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga083b8e29d5e319a628b514d7900b1069">11902</a></span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE_SHIFT                     5u</span></div>
<div class="line"><a name="l11903"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga76c397da80aac3ca5a7757a37fc689b4">11903</a></span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE_WIDTH                     1u</span></div>
<div class="line"><a name="l11904"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga67b5431817b667e972eb3ab811105fd7">11904</a></span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_UPDATE_SHIFT))&amp;WDOG_CS_UPDATE_MASK)</span></div>
<div class="line"><a name="l11905"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga895990a1650bdb19a80e987a15f15faf">11905</a></span>&#160;<span class="preprocessor">#define WDOG_CS_INT_MASK                         0x40u</span></div>
<div class="line"><a name="l11906"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab63a375a5acadceae55626579e3290a7">11906</a></span>&#160;<span class="preprocessor">#define WDOG_CS_INT_SHIFT                        6u</span></div>
<div class="line"><a name="l11907"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf86da084bbfbfd3553cdc8cd8a45d517">11907</a></span>&#160;<span class="preprocessor">#define WDOG_CS_INT_WIDTH                        1u</span></div>
<div class="line"><a name="l11908"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac6d3e6ba140f1ca4379fb8423c4e2779">11908</a></span>&#160;<span class="preprocessor">#define WDOG_CS_INT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_INT_SHIFT))&amp;WDOG_CS_INT_MASK)</span></div>
<div class="line"><a name="l11909"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga86404610f51bde5a2ea1fbbe5890a484">11909</a></span>&#160;<span class="preprocessor">#define WDOG_CS_EN_MASK                          0x80u</span></div>
<div class="line"><a name="l11910"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa3a84f65a9ef519e52ac4df170ef1bed">11910</a></span>&#160;<span class="preprocessor">#define WDOG_CS_EN_SHIFT                         7u</span></div>
<div class="line"><a name="l11911"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4ec3200d04867d263d5ac9f18dc8c41c">11911</a></span>&#160;<span class="preprocessor">#define WDOG_CS_EN_WIDTH                         1u</span></div>
<div class="line"><a name="l11912"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5772630b71c279194be61e40ad9887b5">11912</a></span>&#160;<span class="preprocessor">#define WDOG_CS_EN(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_EN_SHIFT))&amp;WDOG_CS_EN_MASK)</span></div>
<div class="line"><a name="l11913"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf1a4b7ed8fd0f97183485dcf2ae42cd2">11913</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CLK_MASK                         0x300u</span></div>
<div class="line"><a name="l11914"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga53eb063e7c50c6dc6f0cef9e0a01f698">11914</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CLK_SHIFT                        8u</span></div>
<div class="line"><a name="l11915"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4ab5e4a4adf1222a6432dad94615f8ac">11915</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CLK_WIDTH                        2u</span></div>
<div class="line"><a name="l11916"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6984a12e77cd309331c5a8d1b009b286">11916</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CLK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_CLK_SHIFT))&amp;WDOG_CS_CLK_MASK)</span></div>
<div class="line"><a name="l11917"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga01da4d71afbe92101b2b41a4acde2be9">11917</a></span>&#160;<span class="preprocessor">#define WDOG_CS_RCS_MASK                         0x400u</span></div>
<div class="line"><a name="l11918"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac3af3affd466bfa6d0d070c41e13d2e5">11918</a></span>&#160;<span class="preprocessor">#define WDOG_CS_RCS_SHIFT                        10u</span></div>
<div class="line"><a name="l11919"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gacae0951d2b460b307ef0757b63a7a820">11919</a></span>&#160;<span class="preprocessor">#define WDOG_CS_RCS_WIDTH                        1u</span></div>
<div class="line"><a name="l11920"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga30ea0838475a6098de34f8668122b3f3">11920</a></span>&#160;<span class="preprocessor">#define WDOG_CS_RCS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_RCS_SHIFT))&amp;WDOG_CS_RCS_MASK)</span></div>
<div class="line"><a name="l11921"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0e0dca1bfae087887b8c12da7e418ed1">11921</a></span>&#160;<span class="preprocessor">#define WDOG_CS_ULK_MASK                         0x800u</span></div>
<div class="line"><a name="l11922"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga2491b0aed72b2bf60d28709c97246337">11922</a></span>&#160;<span class="preprocessor">#define WDOG_CS_ULK_SHIFT                        11u</span></div>
<div class="line"><a name="l11923"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga09717c77ee92770062544152b5692b7a">11923</a></span>&#160;<span class="preprocessor">#define WDOG_CS_ULK_WIDTH                        1u</span></div>
<div class="line"><a name="l11924"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga1080a51420905fced8397d806dceb4a4">11924</a></span>&#160;<span class="preprocessor">#define WDOG_CS_ULK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_ULK_SHIFT))&amp;WDOG_CS_ULK_MASK)</span></div>
<div class="line"><a name="l11925"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga9c52df78bb68615507ad20cca32f8e0f">11925</a></span>&#160;<span class="preprocessor">#define WDOG_CS_PRES_MASK                        0x1000u</span></div>
<div class="line"><a name="l11926"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0256162cc4b7a77849338e933cb8baa2">11926</a></span>&#160;<span class="preprocessor">#define WDOG_CS_PRES_SHIFT                       12u</span></div>
<div class="line"><a name="l11927"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga478f75cb77995f68942db31f14773125">11927</a></span>&#160;<span class="preprocessor">#define WDOG_CS_PRES_WIDTH                       1u</span></div>
<div class="line"><a name="l11928"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaeba7a4322c3c352c309135041196f819">11928</a></span>&#160;<span class="preprocessor">#define WDOG_CS_PRES(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_PRES_SHIFT))&amp;WDOG_CS_PRES_MASK)</span></div>
<div class="line"><a name="l11929"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga883169639db3fe3cebf1e0d865d6b5a3">11929</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN_MASK                     0x2000u</span></div>
<div class="line"><a name="l11930"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga99ec58fd831545fb3f400b4b26270f5d">11930</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN_SHIFT                    13u</span></div>
<div class="line"><a name="l11931"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6661d469401b62a5442568b56a8d5148">11931</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN_WIDTH                    1u</span></div>
<div class="line"><a name="l11932"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga3b2e98978dca07290daee48702e5d1ae">11932</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_CMD32EN_SHIFT))&amp;WDOG_CS_CMD32EN_MASK)</span></div>
<div class="line"><a name="l11933"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaff62f343e8a72b04a34799cd50af1d2b">11933</a></span>&#160;<span class="preprocessor">#define WDOG_CS_FLG_MASK                         0x4000u</span></div>
<div class="line"><a name="l11934"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga01e53e10b53c9fb71859d13541ab9e29">11934</a></span>&#160;<span class="preprocessor">#define WDOG_CS_FLG_SHIFT                        14u</span></div>
<div class="line"><a name="l11935"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga13671d5b51899b049612c4973d2b1ce3">11935</a></span>&#160;<span class="preprocessor">#define WDOG_CS_FLG_WIDTH                        1u</span></div>
<div class="line"><a name="l11936"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga049d6f55bb320516ea28f484685b8b86">11936</a></span>&#160;<span class="preprocessor">#define WDOG_CS_FLG(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_FLG_SHIFT))&amp;WDOG_CS_FLG_MASK)</span></div>
<div class="line"><a name="l11937"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5d29f8fe0dc5eb19721057268ff3c145">11937</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WIN_MASK                         0x8000u</span></div>
<div class="line"><a name="l11938"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga015c57325505dd8606dc484c5e81267d">11938</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WIN_SHIFT                        15u</span></div>
<div class="line"><a name="l11939"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae85a8c544f2cb09f40cbbdcd1d2a6bd4">11939</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WIN_WIDTH                        1u</span></div>
<div class="line"><a name="l11940"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga76ee96a2afffe419f4578cf191afadd0">11940</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WIN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_WIN_SHIFT))&amp;WDOG_CS_WIN_MASK)</span></div>
<div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l11942"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga36d89df4dabdb9036365a5f291c68592">11942</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW_MASK                     0xFFu</span></div>
<div class="line"><a name="l11943"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac759cb322850b1ee1e4e3c0e75154198">11943</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW_SHIFT                    0u</span></div>
<div class="line"><a name="l11944"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0f6e29a77abd63d542bd15c49212d392">11944</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW_WIDTH                    8u</span></div>
<div class="line"><a name="l11945"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0a9595798fad75dea3416576dd6463f4">11945</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CNT_CNTLOW_SHIFT))&amp;WDOG_CNT_CNTLOW_MASK)</span></div>
<div class="line"><a name="l11946"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga88e325e72121ee1633d98b15c4f582dc">11946</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH_MASK                    0xFF00u</span></div>
<div class="line"><a name="l11947"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga481b7ce8cefdcc78af49a53e91182532">11947</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH_SHIFT                   8u</span></div>
<div class="line"><a name="l11948"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad2cd24e613c93d7877357dae396fb933">11948</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH_WIDTH                   8u</span></div>
<div class="line"><a name="l11949"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae4561dfdd6e841062e91c4c8875e1e27">11949</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CNT_CNTHIGH_SHIFT))&amp;WDOG_CNT_CNTHIGH_MASK)</span></div>
<div class="line"><a name="l11950"></a><span class="lineno">11950</span>&#160;<span class="comment">/* TOVAL Bit Fields */</span></div>
<div class="line"><a name="l11951"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gacca5a2c1f112e7de935af443168b144d">11951</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW_MASK                 0xFFu</span></div>
<div class="line"><a name="l11952"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaaa57dd9c5d6c805d55bba9442a35485f">11952</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW_SHIFT                0u</span></div>
<div class="line"><a name="l11953"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa18b3d9e28442e89980749f5325d6509">11953</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW_WIDTH                8u</span></div>
<div class="line"><a name="l11954"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaaf8eb80d1c5b15300919d818078f6988">11954</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_TOVAL_TOVALLOW_SHIFT))&amp;WDOG_TOVAL_TOVALLOW_MASK)</span></div>
<div class="line"><a name="l11955"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadcfe1721b064413039884b426d376dbb">11955</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH_MASK                0xFF00u</span></div>
<div class="line"><a name="l11956"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga98ed441f77f454cc776f8fc0297c0df2">11956</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH_SHIFT               8u</span></div>
<div class="line"><a name="l11957"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae2cee2f505eafb4821dbb8ba818b7b77">11957</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH_WIDTH               8u</span></div>
<div class="line"><a name="l11958"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadba80b02e99502e377b4fd167939a3a2">11958</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_TOVAL_TOVALHIGH_SHIFT))&amp;WDOG_TOVAL_TOVALHIGH_MASK)</span></div>
<div class="line"><a name="l11959"></a><span class="lineno">11959</span>&#160;<span class="comment">/* WIN Bit Fields */</span></div>
<div class="line"><a name="l11960"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa5dfc174f0ff4414e0f3175468d9494f">11960</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW_MASK                     0xFFu</span></div>
<div class="line"><a name="l11961"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga38fc8a7d566549bef9bdf52882a6947e">11961</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW_SHIFT                    0u</span></div>
<div class="line"><a name="l11962"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaad8f428fc62e4609a828ff551f36bf47">11962</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW_WIDTH                    8u</span></div>
<div class="line"><a name="l11963"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad381c90b27334acfd797dcbd9e8e8579">11963</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_WIN_WINLOW_SHIFT))&amp;WDOG_WIN_WINLOW_MASK)</span></div>
<div class="line"><a name="l11964"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5783bc741945609e529ec5b228724a0e">11964</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH_MASK                    0xFF00u</span></div>
<div class="line"><a name="l11965"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa0f35e130c06334d14c99b77bdecb25d">11965</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH_SHIFT                   8u</span></div>
<div class="line"><a name="l11966"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7e83d3c8e36d993fbe849fc100c5b8fa">11966</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH_WIDTH                   8u</span></div>
<div class="line"><a name="l11967"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga90bbbea84cdf0c88234c26ad22c4263b">11967</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_WIN_WINHIGH_SHIFT))&amp;WDOG_WIN_WINHIGH_MASK)</span></div>
<div class="line"><a name="l11968"></a><span class="lineno">11968</span>&#160; <span class="comment">/* end of group WDOG_Register_Masks */</span></div>
<div class="line"><a name="l11972"></a><span class="lineno">11972</span>&#160;</div>
<div class="line"><a name="l11973"></a><span class="lineno">11973</span>&#160; <span class="comment">/* end of group WDOG_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l11977"></a><span class="lineno">11977</span>&#160;</div>
<div class="line"><a name="l11978"></a><span class="lineno">11978</span>&#160; <span class="comment">/* end of group Peripheral_access_layer_S32K142 */</span></div>
<div class="line"><a name="l11982"></a><span class="lineno">11982</span>&#160;</div>
<div class="line"><a name="l11983"></a><span class="lineno">11983</span>&#160;</div>
<div class="line"><a name="l11984"></a><span class="lineno">11984</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11985"></a><span class="lineno">11985</span>&#160;<span class="comment">   -- Backward Compatibility for S32K142</span></div>
<div class="line"><a name="l11986"></a><span class="lineno">11986</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11987"></a><span class="lineno">11987</span>&#160;</div>
<div class="line"><a name="l11993"></a><span class="lineno">11993</span>&#160;<span class="comment">/* No backward compatibility issues. */</span></div>
<div class="line"><a name="l11994"></a><span class="lineno">11994</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols_S32K142 */</span></div>
<div class="line"><a name="l11998"></a><span class="lineno">11998</span>&#160;</div>
<div class="line"><a name="l11999"></a><span class="lineno">11999</span>&#160;</div>
<div class="line"><a name="l12000"></a><span class="lineno">12000</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* #if !defined(S32K142_H_) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l12001"></a><span class="lineno">12001</span>&#160;  <span class="comment">/* There is already included the same memory map. Check if it is compatible (has the same major version) */</span></div>
<div class="line"><a name="l12002"></a><span class="lineno">12002</span>&#160;<span class="preprocessor">  #if (MCU_MEM_MAP_VERSION != 0x0400u)</span></div>
<div class="line"><a name="l12003"></a><span class="lineno">12003</span>&#160;<span class="preprocessor">    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))</span></div>
<div class="line"><a name="l12004"></a><span class="lineno">12004</span>&#160;<span class="preprocessor">      #warning There are included two not compatible versions of memory maps. Please check possible differences.</span></div>
<div class="line"><a name="l12005"></a><span class="lineno">12005</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l12006"></a><span class="lineno">12006</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* (MCU_MEM_MAP_VERSION != 0x0400u) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l12007"></a><span class="lineno">12007</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(S32K142_H_) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l12008"></a><span class="lineno">12008</span>&#160;</div>
<div class="line"><a name="l12009"></a><span class="lineno">12009</span>&#160;<span class="comment">/* S32K142.h, eof. */</span></div>
<div class="ttc" id="struct_l_p_i_t___type_html_a922ebe05d0d56dcf8821e8b1266be06f"><div class="ttname"><a href="struct_l_p_i_t___type.html#a922ebe05d0d56dcf8821e8b1266be06f">LPIT_Type::TVAL</a></div><div class="ttdeci">volatile uint32_t TVAL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06063">S32K142.h:6063</a></div></div>
<div class="ttc" id="group___f_t_m___peripheral___access___layer_html_gab3d306bd2caeaeb4b5b3ab2b02686f4a"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#gab3d306bd2caeaeb4b5b3ab2b02686f4a">FTM_CV_MIRROR_COUNT</a></div><div class="ttdeci">#define FTM_CV_MIRROR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04055">S32K142.h:4055</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_ab7c35534225a1aae1c9121a1964fc40a"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ab7c35534225a1aae1c9121a1964fc40a">LPI2C_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05426">S32K142.h:5426</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_aed5f8ab1b1ad0cfc8d8d2f7e067e46aa"><div class="ttname"><a href="struct_l_p_i2_c___type.html#aed5f8ab1b1ad0cfc8d8d2f7e067e46aa">LPI2C_Type::MIER</a></div><div class="ttdeci">volatile uint32_t MIER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05431">S32K142.h:5431</a></div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_a99563f3f0e3fec4e280d01d8741518e8"><div class="ttname"><a href="struct_l_p_i_t___type.html#a99563f3f0e3fec4e280d01d8741518e8">LPIT_Type::SETTEN</a></div><div class="ttdeci">volatile uint32_t SETTEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06059">S32K142.h:6059</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_abccc222eedaed32429b3764ca5b7d93b"><div class="ttname"><a href="struct_c_a_n___type.html#abccc222eedaed32429b3764ca5b7d93b">CAN_Type::WMBn_ID</a></div><div class="ttdeci">volatile const uint32_t WMBn_ID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01050">S32K142.h:1050</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_ad0a7561ce407ad052568fc58f2e9f546"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ad0a7561ce407ad052568fc58f2e9f546">S32_SCB_Type::CCR</a></div><div class="ttdeci">volatile uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10346">S32K142.h:10346</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a5841331018ca921774b566b78011dc7a"><div class="ttname"><a href="struct_f_t_m___type.html#a5841331018ca921774b566b78011dc7a">FTM_Type::CnSC</a></div><div class="ttdeci">volatile uint32_t CnSC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04063">S32K142.h:4063</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html"><div class="ttname"><a href="struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00363">S32K142.h:363</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a07f3a0627762eda831e83401b88ccbe8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a07f3a0627762eda831e83401b88ccbe8">FTFC_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00246">S32K142.h:246</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00238">S32K142.h:238</a></div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a59503c59534b24376a90e460f71e8495"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a59503c59534b24376a90e460f71e8495">LPUART_Type::WATER</a></div><div class="ttdeci">volatile uint32_t WATER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06780">S32K142.h:6780</a></div></div>
<div class="ttc" id="struct_l_m_e_m___type_html"><div class="ttname"><a href="struct_l_m_e_m___type.html">LMEM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05216">S32K142.h:5216</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1">CAN0_ORed_16_31_MB_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00281">S32K142.h:281</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html"><div class="ttname"><a href="struct_m_s_c_m___type.html">MSCM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07928">S32K142.h:7928</a></div></div>
<div class="ttc" id="struct_a_i_p_s___type_html_a9a54278694896418dc7ef2c9f6646603"><div class="ttname"><a href="struct_a_i_p_s___type.html#a9a54278694896418dc7ef2c9f6646603">AIPS_Type::PACRA</a></div><div class="ttdeci">volatile uint32_t PACRA</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00664">S32K142.h:664</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_aec720ec0de7f11e1159bd0d4aed9093e"><div class="ttname"><a href="struct_d_m_a___type.html#aec720ec0de7f11e1159bd0d4aed9093e">DMA_Type::INT</a></div><div class="ttdeci">volatile uint32_t INT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02333">S32K142.h:2333</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_aec8ab64c32413ae1042bfcbb45fd6476"><div class="ttname"><a href="struct_l_p_i2_c___type.html#aec8ab64c32413ae1042bfcbb45fd6476">LPI2C_Type::MRDR</a></div><div class="ttdeci">volatile const uint32_t MRDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05448">S32K142.h:5448</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a90553a408101d3a831d0f565254529bb"><div class="ttname"><a href="struct_s_i_m___type.html#a90553a408101d3a831d0f565254529bb">SIM_Type::PLATCGC</a></div><div class="ttdeci">volatile uint32_t PLATCGC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11296">S32K142.h:11296</a></div></div>
<div class="ttc" id="group___r_t_c___peripheral___access___layer_html_ga3bb3df20a2a1844e7dade1dc50ac3a27"><div class="ttname"><a href="group___r_t_c___peripheral___access___layer.html#ga3bb3df20a2a1844e7dade1dc50ac3a27">RTC_MemMapPtr</a></div><div class="ttdeci">struct RTC_Type * RTC_MemMapPtr</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a8eab67b17cc8c1c5fb4a56f9f5618784"><div class="ttname"><a href="struct_a_d_c___type.html#a8eab67b17cc8c1c5fb4a56f9f5618784">ADC_Type::CLP0_OFS</a></div><div class="ttdeci">volatile uint32_t CLP0_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00389">S32K142.h:389</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a8ecc38c42bd5d7f635cde21fd23023bd"><div class="ttname"><a href="struct_m_s_c_m___type.html#a8ecc38c42bd5d7f635cde21fd23023bd">MSCM_Type::CPxTYPE</a></div><div class="ttdeci">volatile const uint32_t CPxTYPE</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07929">S32K142.h:7929</a></div></div>
<div class="ttc" id="group___p_o_r_t___peripheral___access___layer_html_gaa0db94574a8e9a7d7de23f9fbecb0347"><div class="ttname"><a href="group___p_o_r_t___peripheral___access___layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a></div><div class="ttdeci">struct PORT_Type * PORT_MemMapPtr</div></div>
<div class="ttc" id="struct_m_p_u___type_html"><div class="ttname"><a href="struct_m_p_u___type.html">MPU_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07628">S32K142.h:7628</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a9075121493c2006027ac28e823b218c5"><div class="ttname"><a href="struct_a_d_c___type.html#a9075121493c2006027ac28e823b218c5">ADC_Type::CLP1_OFS</a></div><div class="ttdeci">volatile uint32_t CLP1_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00388">S32K142.h:388</a></div></div>
<div class="ttc" id="group___d_m_a_m_u_x___peripheral___access___layer_html_ga4af0bb6fbf66335c4e98bec5cc0b8055"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga4af0bb6fbf66335c4e98bec5cc0b8055">DMAMUX_MemMapPtr</a></div><div class="ttdeci">struct DMAMUX_Type * DMAMUX_MemMapPtr</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ac4d5564c8fae8b20d852e5d3b21403bd"><div class="ttname"><a href="struct_d_m_a___type.html#ac4d5564c8fae8b20d852e5d3b21403bd">DMA_Type::DOFF</a></div><div class="ttdeci">volatile uint16_t DOFF</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02354">S32K142.h:2354</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a8e924188656a9f000ec4235862af1dd4"><div class="ttname"><a href="struct_f_t_m___type.html#a8e924188656a9f000ec4235862af1dd4">FTM_Type::FLTCTRL</a></div><div class="ttdeci">volatile uint32_t FLTCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04078">S32K142.h:4078</a></div></div>
<div class="ttc" id="group___f_t_m___peripheral___access___layer_html_gab050b2cb66ee1d6cf811af5983b2319c"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c">FTM_CONTROLS_COUNT</a></div><div class="ttdeci">#define FTM_CONTROLS_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04054">S32K142.h:4054</a></div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a037fd3da18c31456030c11fac98cdec3"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a037fd3da18c31456030c11fac98cdec3">FLEXIO_Type::TIMIEN</a></div><div class="ttdeci">volatile uint32_t TIMIEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03558">S32K142.h:3558</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_ab7c35534225a1aae1c9121a1964fc40a"><div class="ttname"><a href="struct_s_c_g___type.html#ab7c35534225a1aae1c9121a1964fc40a">SCG_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10942">S32K142.h:10942</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a13d6ea3f241e23334754a00cf0cbd106"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a13d6ea3f241e23334754a00cf0cbd106">LPI2C_Type::SAMR</a></div><div class="ttdeci">volatile uint32_t SAMR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05458">S32K142.h:5458</a></div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a44d2d4cc772d91409837fb8827854974"><div class="ttname"><a href="struct_f_t_f_c___type.html#a44d2d4cc772d91409837fb8827854974">FTFC_Type::FOPT</a></div><div class="ttdeci">volatile const uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03852">S32K142.h:3852</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_aee582abedb8dae5af545362ca887f942"><div class="ttname"><a href="struct_s_i_m___type.html#aee582abedb8dae5af545362ca887f942">SIM_Type::SDID</a></div><div class="ttdeci">volatile const uint32_t SDID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11294">S32K142.h:11294</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b">FTM0_Ch4_Ch5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00287">S32K142.h:287</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a21a167011b73619d21bc075e755ab2af"><div class="ttname"><a href="struct_f_t_m___type.html#a21a167011b73619d21bc075e755ab2af">FTM_Type::SC</a></div><div class="ttdeci">volatile uint32_t SC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04059">S32K142.h:4059</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57">FTM3_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00307">S32K142.h:307</a></div></div>
<div class="ttc" id="group___f_l_e_x_i_o___peripheral___access___layer_html_ga5fd2177e2394e6ea374d5074bfd2284e"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga5fd2177e2394e6ea374d5074bfd2284e">FLEXIO_TIMCFG_COUNT</a></div><div class="ttdeci">#define FLEXIO_TIMCFG_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03543">S32K142.h:3543</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">LPUART0_RxTx_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00253">S32K142.h:253</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html_a073b6a16b426c30fdc98b78586072a81"><div class="ttname"><a href="struct_c_r_c___type.html#a073b6a16b426c30fdc98b78586072a81">CRC_Type::GPOLY</a></div><div class="ttdeci">volatile uint32_t GPOLY</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02090">S32K142.h:2090</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3">WDOG_EWM_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00247">S32K142.h:247</a></div></div>
<div class="ttc" id="struct_a_i_p_s___type_html_a754d90b47a8ef5190be3f94f13398b17"><div class="ttname"><a href="struct_a_i_p_s___type.html#a754d90b47a8ef5190be3f94f13398b17">AIPS_Type::PACRD</a></div><div class="ttdeci">volatile uint32_t PACRD</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00667">S32K142.h:667</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_aa4adb7d934cb7a83345c6827ca848de0"><div class="ttname"><a href="struct_s_i_m___type.html#aa4adb7d934cb7a83345c6827ca848de0">SIM_Type::UIDML</a></div><div class="ttdeci">volatile const uint32_t UIDML</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11302">S32K142.h:11302</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">FTM1_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00296">S32K142.h:296</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a1c1d12233ff0d4877543a1de3fa54536"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a1c1d12233ff0d4877543a1de3fa54536">LPSPI_Type::CFGR0</a></div><div class="ttdeci">volatile uint32_t CFGR0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06281">S32K142.h:6281</a></div></div>
<div class="ttc" id="group___l_p_u_a_r_t___peripheral___access___layer_html_gab1637be1717d400faede611a8fbc25da"><div class="ttname"><a href="group___l_p_u_a_r_t___peripheral___access___layer.html#gab1637be1717d400faede611a8fbc25da">LPUART_MemMapPtr</a></div><div class="ttdeci">struct LPUART_Type * LPUART_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa">FLEXIO_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00276">S32K142.h:276</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a15bf1ce3c77503731e5ea0f3e02afb9b"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a15bf1ce3c77503731e5ea0f3e02afb9b">LPSPI_Type::FCR</a></div><div class="ttdeci">volatile uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06289">S32K142.h:6289</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa4897ad7f6f60bb37f339af7cc9c4477"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00245">S32K142.h:245</a></div></div>
<div class="ttc" id="struct_m_p_u___type_html_a7476a43b28b7c0df7ecffa81bd879322"><div class="ttname"><a href="struct_m_p_u___type.html#a7476a43b28b7c0df7ecffa81bd879322">MPU_Type::EDR</a></div><div class="ttdeci">volatile const uint32_t EDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07635">S32K142.h:7635</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a05a2baa713ccb476375f9e8867af6b38"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a05a2baa713ccb476375f9e8867af6b38">LPI2C_Type::MCCR0</a></div><div class="ttdeci">volatile uint32_t MCCR0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05440">S32K142.h:5440</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_ab92d2a1cef22b377db49af2586207a84"><div class="ttname"><a href="struct_c_a_n___type.html#ab92d2a1cef22b377db49af2586207a84">CAN_Type::CTRL2</a></div><div class="ttdeci">volatile uint32_t CTRL2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01025">S32K142.h:1025</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9">FTM2_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00301">S32K142.h:301</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00220">S32K142.h:220</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_afa756be62e508de24156adf0f21dbe70"><div class="ttname"><a href="struct_f_t_m___type.html#afa756be62e508de24156adf0f21dbe70">FTM_Type::DEADTIME</a></div><div class="ttdeci">volatile uint32_t DEADTIME</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04073">S32K142.h:4073</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a4437cc3669af2e9120b1fefd89a6c271"><div class="ttname"><a href="struct_f_t_m___type.html#a4437cc3669af2e9120b1fefd89a6c271">FTM_Type::CONF</a></div><div class="ttdeci">volatile uint32_t CONF</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04080">S32K142.h:4080</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02317">S32K142.h:2317</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_a6964bf75397088a475c8981b7aa1f78b"><div class="ttname"><a href="struct_m_c_m___type.html#a6964bf75397088a475c8981b7aa1f78b">MCM_Type::LMDR2</a></div><div class="ttdeci">volatile uint32_t LMDR2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07305">S32K142.h:7305</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a7e7468c07dc2e85712e6905ef4f58ffb"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a7e7468c07dc2e85712e6905ef4f58ffb">LPI2C_Type::SIER</a></div><div class="ttdeci">volatile uint32_t SIER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05452">S32K142.h:5452</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a2715fb1086218441fb4f06db0b4d89f3"><div class="ttname"><a href="struct_d_m_a___type.html#a2715fb1086218441fb4f06db0b4d89f3">DMA_Type::ES</a></div><div class="ttdeci">volatile const uint32_t ES</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02319">S32K142.h:2319</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00278">S32K142.h:278</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_aa3398349aaef55ca8c9c83c475aa046a"><div class="ttname"><a href="struct_r_t_c___type.html#aa3398349aaef55ca8c9c83c475aa046a">RTC_Type::IER</a></div><div class="ttdeci">volatile uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09096">S32K142.h:9096</a></div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_a61c2dc6a4f69a4ff540b07e86b7c47b4"><div class="ttname"><a href="struct_l_p_i_t___type.html#a61c2dc6a4f69a4ff540b07e86b7c47b4">LPIT_Type::MSR</a></div><div class="ttdeci">volatile uint32_t MSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06057">S32K142.h:6057</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00266">S32K142.h:266</a></div></div>
<div class="ttc" id="group___e_i_m___peripheral___access___layer_html_ga03c568574945133d2b960a927c8ce874"><div class="ttname"><a href="group___e_i_m___peripheral___access___layer.html#ga03c568574945133d2b960a927c8ce874">EIM_EICHDn_COUNT</a></div><div class="ttdeci">#define EIM_EICHDn_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03247">S32K142.h:3247</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a90de35a6bef172e4e96f009c2e752d59"><div class="ttname"><a href="struct_g_p_i_o___type.html#a90de35a6bef172e4e96f009c2e752d59">GPIO_Type::PDDR</a></div><div class="ttdeci">volatile uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05114">S32K142.h:5114</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_ad0f39e8a7d7439365e262fb6d71615ab"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ad0f39e8a7d7439365e262fb6d71615ab">LPSPI_Type::RDR</a></div><div class="ttdeci">volatile const uint32_t RDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06295">S32K142.h:6295</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab">FTM1_Ch4_Ch5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00293">S32K142.h:293</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a113cb783795e730a044833ea9df8eaee"><div class="ttname"><a href="struct_g_p_i_o___type.html#a113cb783795e730a044833ea9df8eaee">GPIO_Type::PCOR</a></div><div class="ttdeci">volatile uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05111">S32K142.h:5111</a></div></div>
<div class="ttc" id="struct_e_w_m___type_html_af1915a961351e3f5492a40863b0e1020"><div class="ttname"><a href="struct_e_w_m___type.html#af1915a961351e3f5492a40863b0e1020">EWM_Type::SERV</a></div><div class="ttdeci">volatile uint8_t SERV</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03441">S32K142.h:3441</a></div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a49da95a5a490ccaae118e3c9e26c9b55"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a49da95a5a490ccaae118e3c9e26c9b55">FLEXIO_Type::SHIFTSDEN</a></div><div class="ttdeci">volatile uint32_t SHIFTSDEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03560">S32K142.h:3560</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a01183994e160f4fe6604e23abe1708f4"><div class="ttname"><a href="struct_d_m_a___type.html#a01183994e160f4fe6604e23abe1708f4">DMA_Type::SERQ</a></div><div class="ttdeci">volatile uint8_t SERQ</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02327">S32K142.h:2327</a></div></div>
<div class="ttc" id="group___s32___n_v_i_c___peripheral___access___layer_html_gac0a2ddb02a0d98c46f97b0979668319a"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#gac0a2ddb02a0d98c46f97b0979668319a">S32_NVIC_ICER_COUNT</a></div><div class="ttdeci">#define S32_NVIC_ICER_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09270">S32K142.h:9270</a></div></div>
<div class="ttc" id="group___f_l_e_x_i_o___peripheral___access___layer_html_ga589d817ace86aa306a38b35bdfcf85b5"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga589d817ace86aa306a38b35bdfcf85b5">FLEXIO_SHIFTCFG_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTCFG_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03537">S32K142.h:3537</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_ad85ea7ff36b7910a33264cf1e4d79126"><div class="ttname"><a href="struct_d_m_a___type.html#ad85ea7ff36b7910a33264cf1e4d79126">DMA_Type::HRS</a></div><div class="ttdeci">volatile const uint32_t HRS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02337">S32K142.h:2337</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_ab3b979ccdbc625bf2123ce821cb8afa0"><div class="ttname"><a href="struct_a_d_c___type.html#ab3b979ccdbc625bf2123ce821cb8afa0">ADC_Type::CLP2_OFS</a></div><div class="ttdeci">volatile uint32_t CLP2_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00387">S32K142.h:387</a></div></div>
<div class="ttc" id="group___p_o_r_t___peripheral___access___layer_html_gae9d33dd352fbda70db758fa6daabf495"><div class="ttname"><a href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495">PORT_PCR_COUNT</a></div><div class="ttdeci">#define PORT_PCR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08628">S32K142.h:8628</a></div></div>
<div class="ttc" id="struct_c_s_e___p_r_a_m___type_html_a99ce66a435438d0e8e39a6697052f593"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#a99ce66a435438d0e8e39a6697052f593">CSE_PRAM_Type::DATA_8HU</a></div><div class="ttdeci">volatile uint8_t DATA_8HU</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02226">S32K142.h:2226</a></div></div>
<div class="ttc" id="_s32_k142_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="_s32_k142_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00148">S32K142.h:148</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_a38b3ac786a7bca456bb00875186a0665"><div class="ttname"><a href="struct_s_c_g___type.html#a38b3ac786a7bca456bb00875186a0665">SCG_Type::FIRCDIV</a></div><div class="ttdeci">volatile uint32_t FIRCDIV</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10960">S32K142.h:10960</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a3e96667d8463d744b77f08466144c4cc"><div class="ttname"><a href="struct_d_m_a___type.html#a3e96667d8463d744b77f08466144c4cc">DMA_Type::CERR</a></div><div class="ttdeci">volatile uint8_t CERR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02330">S32K142.h:2330</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00271">S32K142.h:271</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_aecf4c04595fd544b547ded0e511a568c"><div class="ttname"><a href="struct_l_p_i2_c___type.html#aecf4c04595fd544b547ded0e511a568c">LPI2C_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05427">S32K142.h:5427</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a506222e5371d5d7869c4c068c54cd54a"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a506222e5371d5d7869c4c068c54cd54a">LPI2C_Type::STDR</a></div><div class="ttdeci">volatile uint32_t STDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05463">S32K142.h:5463</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a5259a613dc6b9dcc8d3580fa98901ec5"><div class="ttname"><a href="struct_a_d_c___type.html#a5259a613dc6b9dcc8d3580fa98901ec5">ADC_Type::CLPX_OFS</a></div><div class="ttdeci">volatile uint32_t CLPX_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00390">S32K142.h:390</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a8679d7027b1ea719ad4d3b523bbb20e6"><div class="ttname"><a href="struct_s_i_m___type.html#a8679d7027b1ea719ad4d3b523bbb20e6">SIM_Type::FTMOPT1</a></div><div class="ttdeci">volatile uint32_t FTMOPT1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11292">S32K142.h:11292</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222">FTM3_Ch2_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00304">S32K142.h:304</a></div></div>
<div class="ttc" id="group___t_r_g_m_u_x___peripheral___access___layer_html_gafd341c8e7ec3d9a98e48677e32f56714"><div class="ttname"><a href="group___t_r_g_m_u_x___peripheral___access___layer.html#gafd341c8e7ec3d9a98e48677e32f56714">TRGMUX_MemMapPtr</a></div><div class="ttdeci">struct TRGMUX_Type * TRGMUX_MemMapPtr</div></div>
<div class="ttc" id="struct_s32___n_v_i_c___type_html_a5ffced4614a9cf98b65bc2b04e336c46"><div class="ttname"><a href="struct_s32___n_v_i_c___type.html#a5ffced4614a9cf98b65bc2b04e336c46">S32_NVIC_Type::STIR</a></div><div class="ttdeci">volatile uint32_t STIR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09290">S32K142.h:9290</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_a5741cf0a79a57f81c828b29660b55d35"><div class="ttname"><a href="struct_r_t_c___type.html#a5741cf0a79a57f81c828b29660b55d35">RTC_Type::SR</a></div><div class="ttdeci">volatile uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09094">S32K142.h:9094</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a54069e67aebef50cab62c11a0ec0c1cb"><div class="ttname"><a href="struct_f_t_m___type.html#a54069e67aebef50cab62c11a0ec0c1cb">FTM_Type::EXTTRIG</a></div><div class="ttdeci">volatile uint32_t EXTTRIG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04074">S32K142.h:4074</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a690ac4f7e11f5e3f8e1909f2de98c364"><div class="ttname"><a href="struct_f_t_m___type.html#a690ac4f7e11f5e3f8e1909f2de98c364">FTM_Type::OUTINIT</a></div><div class="ttdeci">volatile uint32_t OUTINIT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04070">S32K142.h:4070</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00214">S32K142.h:214</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00230">S32K142.h:230</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a6010bfe153bb7c546adcd33f3dd0c23a"><div class="ttname"><a href="struct_a_d_c___type.html#a6010bfe153bb7c546adcd33f3dd0c23a">ADC_Type::CFG2</a></div><div class="ttdeci">volatile uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00366">S32K142.h:366</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_aa95c758c7bb3f33e36288bdda2a19e38"><div class="ttname"><a href="struct_l_p_i2_c___type.html#aa95c758c7bb3f33e36288bdda2a19e38">LPI2C_Type::SCR</a></div><div class="ttdeci">volatile uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05450">S32K142.h:5450</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html_a8bfddf7d1e1268f76bc1276ef7356150"><div class="ttname"><a href="struct_c_r_c___type.html#a8bfddf7d1e1268f76bc1276ef7356150">CRC_Type::DATA</a></div><div class="ttdeci">volatile uint32_t DATA</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02078">S32K142.h:2078</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a5c56be0dfb812d01f40e8421be926e10"><div class="ttname"><a href="struct_d_m_a___type.html#a5c56be0dfb812d01f40e8421be926e10">DMA_Type::CDNE</a></div><div class="ttdeci">volatile uint8_t CDNE</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02328">S32K142.h:2328</a></div></div>
<div class="ttc" id="struct_p_m_c___type_html_a1360bcf23785ba9adf4da7c149a3d4ae"><div class="ttname"><a href="struct_p_m_c___type.html#a1360bcf23785ba9adf4da7c149a3d4ae">PMC_Type::LVDSC1</a></div><div class="ttdeci">volatile uint8_t LVDSC1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08514">S32K142.h:8514</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html_aef373cce26047a86b45d68dca8b6ee07"><div class="ttname"><a href="struct_s_m_c___type.html#aef373cce26047a86b45d68dca8b6ee07">SMC_Type::STOPCTRL</a></div><div class="ttdeci">volatile uint32_t STOPCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11640">S32K142.h:11640</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a20d6aa8a8d2cd4a160c9d4a5a2c41863"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a20d6aa8a8d2cd4a160c9d4a5a2c41863">S32_SCB_Type::DFSR</a></div><div class="ttdeci">volatile uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10353">S32K142.h:10353</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a552005d7eec9f5e6003546859363c01f"><div class="ttname"><a href="struct_m_s_c_m___type.html#a552005d7eec9f5e6003546859363c01f">MSCM_Type::CPxNUM</a></div><div class="ttdeci">volatile const uint32_t CPxNUM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07930">S32K142.h:7930</a></div></div>
<div class="ttc" id="struct_p_d_b___type_html_a2f2dfdd4db0d4050d278e7238eed4ef8"><div class="ttname"><a href="struct_p_d_b___type.html#a2f2dfdd4db0d4050d278e7238eed4ef8">PDB_Type::S</a></div><div class="ttdeci">volatile uint32_t S</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08327">S32K142.h:8327</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_a9894bd9c77da56b1de2b8efd1d5d2be9"><div class="ttname"><a href="struct_m_c_m___type.html#a9894bd9c77da56b1de2b8efd1d5d2be9">MCM_Type::LMPEIR</a></div><div class="ttdeci">volatile uint32_t LMPEIR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07309">S32K142.h:7309</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_ac491f66f3e4c2344e28e7c790d75b911"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ac491f66f3e4c2344e28e7c790d75b911">LPI2C_Type::MCFGR1</a></div><div class="ttdeci">volatile uint32_t MCFGR1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05434">S32K142.h:5434</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00236">S32K142.h:236</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html_af0b871793f5fdc2e7da2792021b269b9"><div class="ttname"><a href="struct_s_m_c___type.html#af0b871793f5fdc2e7da2792021b269b9">SMC_Type::PMCTRL</a></div><div class="ttdeci">volatile uint32_t PMCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11639">S32K142.h:11639</a></div></div>
<div class="ttc" id="group___s32___n_v_i_c___peripheral___access___layer_html_ga807f01a7b9216334116726ed9d691b59"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">S32_NVIC_ISER_COUNT</a></div><div class="ttdeci">#define S32_NVIC_ISER_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09269">S32K142.h:9269</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a2bd0ed2cc1443cac0817a338b04db32f"><div class="ttname"><a href="struct_a_d_c___type.html#a2bd0ed2cc1443cac0817a338b04db32f">ADC_Type::OFS</a></div><div class="ttdeci">volatile uint32_t OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00372">S32K142.h:372</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_aca43d413cfd18385d921a7a166c32684"><div class="ttname"><a href="struct_l_p_i2_c___type.html#aca43d413cfd18385d921a7a166c32684">LPI2C_Type::MCFGR3</a></div><div class="ttdeci">volatile uint32_t MCFGR3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05436">S32K142.h:5436</a></div></div>
<div class="ttc" id="struct_m_p_u___type_html_abab43ee13229af015a04f2e84bdfee05"><div class="ttname"><a href="struct_m_p_u___type.html#abab43ee13229af015a04f2e84bdfee05">MPU_Type::WORD1</a></div><div class="ttdeci">volatile uint32_t WORD1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07642">S32K142.h:7642</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_adda076e64439ab820a94da85ec66b066"><div class="ttname"><a href="struct_a_d_c___type.html#adda076e64439ab820a94da85ec66b066">ADC_Type::UG</a></div><div class="ttdeci">volatile uint32_t UG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00377">S32K142.h:377</a></div></div>
<div class="ttc" id="group___c_a_n___peripheral___access___layer_html_ga36550870fb66103634284e98ec2dbaed"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#ga36550870fb66103634284e98ec2dbaed">CAN_MemMapPtr</a></div><div class="ttdeci">struct CAN_Type * CAN_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00217">S32K142.h:217</a></div></div>
<div class="ttc" id="group___d_m_a___peripheral___access___layer_html_gaf500b02a8cf36350d74bcb8c7a924b5d"><div class="ttname"><a href="group___d_m_a___peripheral___access___layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a></div><div class="ttdeci">struct DMA_Type * DMA_MemMapPtr</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a737eacb3d0de1200fdb83b30896595d4"><div class="ttname"><a href="struct_w_d_o_g___type.html#a737eacb3d0de1200fdb83b30896595d4">WDOG_Type::CNT</a></div><div class="ttdeci">volatile uint32_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11850">S32K142.h:11850</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html"><div class="ttname"><a href="struct_c_a_n___type.html">CAN_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01011">S32K142.h:1011</a></div></div>
<div class="ttc" id="struct_e_r_m___type_html_a6451eff1024e95c063a8f9474ddd99e5"><div class="ttname"><a href="struct_e_r_m___type.html#a6451eff1024e95c063a8f9474ddd99e5">ERM_Type::CR0</a></div><div class="ttdeci">volatile uint32_t CR0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03334">S32K142.h:3334</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">CAN1_ORed_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00282">S32K142.h:282</a></div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_ae21b008c44cd8a16c99903f87cb87d5f"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#ae21b008c44cd8a16c99903f87cb87d5f">LPUART_Type::BAUD</a></div><div class="ttdeci">volatile uint32_t BAUD</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06773">S32K142.h:6773</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_aa43a4d623a9f2e0d8a04a34df5fc3464"><div class="ttname"><a href="struct_s_i_m___type.html#aa43a4d623a9f2e0d8a04a34df5fc3464">SIM_Type::CLKDIV4</a></div><div class="ttdeci">volatile uint32_t CLKDIV4</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11305">S32K142.h:11305</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a8fbb8dd255fb9c412f2a0b03240aefbb"><div class="ttname"><a href="struct_s_i_m___type.html#a8fbb8dd255fb9c412f2a0b03240aefbb">SIM_Type::CHIPCTL</a></div><div class="ttdeci">volatile uint32_t CHIPCTL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11286">S32K142.h:11286</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_ab94b8de794b34e23aecc5c446822a652"><div class="ttname"><a href="struct_d_m_a___type.html#ab94b8de794b34e23aecc5c446822a652">DMA_Type::ERR</a></div><div class="ttdeci">volatile uint32_t ERR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02335">S32K142.h:2335</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a2583b8f0feb2d8b115f1717d1437eb70"><div class="ttname"><a href="struct_f_t_m___type.html#a2583b8f0feb2d8b115f1717d1437eb70">FTM_Type::PWMLOAD</a></div><div class="ttdeci">volatile uint32_t PWMLOAD</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04085">S32K142.h:4085</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a4c08aaa1094eb8eece8db673ca464e9b"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a4c08aaa1094eb8eece8db673ca464e9b">LPTMR_Type::CNR</a></div><div class="ttdeci">volatile uint32_t CNR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06656">S32K142.h:6656</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html"><div class="ttname"><a href="struct_c_r_c___type.html">CRC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02076">S32K142.h:2076</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_aef92588211d75ee1d96356ea94ad0e18"><div class="ttname"><a href="struct_m_c_m___type.html#aef92588211d75ee1d96356ea94ad0e18">MCM_Type::LMFDHR</a></div><div class="ttdeci">volatile const uint32_t LMFDHR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07314">S32K142.h:7314</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a42a070e0c97c1a2ee3112bf9baf2adb5"><div class="ttname"><a href="struct_m_s_c_m___type.html#a42a070e0c97c1a2ee3112bf9baf2adb5">MSCM_Type::CP0NUM</a></div><div class="ttdeci">volatile const uint32_t CP0NUM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07938">S32K142.h:7938</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_aec6f775b8e3ec9a0ff5efea583d36f2a"><div class="ttname"><a href="struct_f_t_m___type.html#aec6f775b8e3ec9a0ff5efea583d36f2a">FTM_Type::CNTIN</a></div><div class="ttdeci">volatile uint32_t CNTIN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04066">S32K142.h:4066</a></div></div>
<div class="ttc" id="struct_e_i_m___type_html_a266663108db9e43769fb13581a9e2ece"><div class="ttname"><a href="struct_e_i_m___type.html#a266663108db9e43769fb13581a9e2ece">EIM_Type::EIMCR</a></div><div class="ttdeci">volatile uint32_t EIMCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03251">S32K142.h:3251</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a93490c667704e57d46d49b8e8dbf2eb4"><div class="ttname"><a href="struct_p_o_r_t___type.html#a93490c667704e57d46d49b8e8dbf2eb4">PORT_Type::GICHR</a></div><div class="ttdeci">volatile uint32_t GICHR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08636">S32K142.h:8636</a></div></div>
<div class="ttc" id="group___l_p_t_m_r___peripheral___access___layer_html_ga52c31e0582a47d2a19155fb601b708ce"><div class="ttname"><a href="group___l_p_t_m_r___peripheral___access___layer.html#ga52c31e0582a47d2a19155fb601b708ce">LPTMR_MemMapPtr</a></div><div class="ttdeci">struct LPTMR_Type * LPTMR_MemMapPtr</div></div>
<div class="ttc" id="group___a_d_c___peripheral___access___layer_html_gad14f87345d10ff9d531b7b1235f191e3"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a></div><div class="ttdeci">struct ADC_Type * ADC_MemMapPtr</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a0c3b21d7c861fe8c8546d5a16f3edbe6"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a0c3b21d7c861fe8c8546d5a16f3edbe6">LPI2C_Type::MDER</a></div><div class="ttdeci">volatile uint32_t MDER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05432">S32K142.h:5432</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_ae5d2817e9584a06e7b2620e79d29861f"><div class="ttname"><a href="struct_d_m_a___type.html#ae5d2817e9584a06e7b2620e79d29861f">DMA_Type::CERQ</a></div><div class="ttdeci">volatile uint8_t CERQ</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02326">S32K142.h:2326</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_ae6a519b7ebbc6ce59cce3eda3676688e"><div class="ttname"><a href="struct_f_t_m___type.html#ae6a519b7ebbc6ce59cce3eda3676688e">FTM_Type::OUTMASK</a></div><div class="ttdeci">volatile uint32_t OUTMASK</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04071">S32K142.h:4071</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a3294ad0a047191420c2d21c374e85b8f"><div class="ttname"><a href="struct_c_a_n___type.html#a3294ad0a047191420c2d21c374e85b8f">CAN_Type::FDCTRL</a></div><div class="ttdeci">volatile uint32_t FDCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01055">S32K142.h:1055</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a6efece216a1255eb8eff57fcb934b70c"><div class="ttname"><a href="struct_s_i_m___type.html#a6efece216a1255eb8eff57fcb934b70c">SIM_Type::LPOCLKS</a></div><div class="ttdeci">volatile uint32_t LPOCLKS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11289">S32K142.h:11289</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a471079b20c94c8557c235569b3b5d77e"><div class="ttname"><a href="struct_d_m_a___type.html#a471079b20c94c8557c235569b3b5d77e">DMA_Type::MLOFFYES</a></div><div class="ttdeci">volatile uint32_t MLOFFYES</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02350">S32K142.h:2350</a></div></div>
<div class="ttc" id="group___f_t_f_c___peripheral___access___layer_html_gaef96aa04e620c822dffb78de849650cc"><div class="ttname"><a href="group___f_t_f_c___peripheral___access___layer.html#gaef96aa04e620c822dffb78de849650cc">FTFC_FPROT_COUNT</a></div><div class="ttdeci">#define FTFC_FPROT_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03845">S32K142.h:3845</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_a8ccac71ad0f71c9c950430023e82fe22"><div class="ttname"><a href="struct_s_c_g___type.html#a8ccac71ad0f71c9c950430023e82fe22">SCG_Type::CSR</a></div><div class="ttdeci">volatile const uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10945">S32K142.h:10945</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15">CAN1_ORed_0_15_MB_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00284">S32K142.h:284</a></div></div>
<div class="ttc" id="group___l_m_e_m___peripheral___access___layer_html_ga92fd54d165d5085bb6d5dcb0018eeda5"><div class="ttname"><a href="group___l_m_e_m___peripheral___access___layer.html#ga92fd54d165d5085bb6d5dcb0018eeda5">LMEM_MemMapPtr</a></div><div class="ttdeci">struct LMEM_Type * LMEM_MemMapPtr</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a08af3c28d9b8fab801293acd65f9b841"><div class="ttname"><a href="struct_c_m_p___type.html#a08af3c28d9b8fab801293acd65f9b841">CMP_Type::C2</a></div><div class="ttdeci">volatile uint32_t C2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01829">S32K142.h:1829</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00229">S32K142.h:229</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86">LPIT0_Ch0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00262">S32K142.h:262</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a8e6fb1a84cbf45c9ed27f304257d85ca"><div class="ttname"><a href="struct_d_m_a___type.html#a8e6fb1a84cbf45c9ed27f304257d85ca">DMA_Type::SSRT</a></div><div class="ttdeci">volatile uint8_t SSRT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02329">S32K142.h:2329</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_afdb791b13054ccac66e71ab4dc96a57f"><div class="ttname"><a href="struct_m_c_m___type.html#afdb791b13054ccac66e71ab4dc96a57f">MCM_Type::CPO</a></div><div class="ttdeci">volatile uint32_t CPO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07302">S32K142.h:7302</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251">FTM1_Ch2_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00292">S32K142.h:292</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00228">S32K142.h:228</a></div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a26ad82de85add2a19ca5b09f7aab5795"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a26ad82de85add2a19ca5b09f7aab5795">LPUART_Type::GLOBAL</a></div><div class="ttdeci">volatile uint32_t GLOBAL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06771">S32K142.h:6771</a></div></div>
<div class="ttc" id="group___f_t_m___peripheral___access___layer_html_ga16aff9c08c6a317497cacd203b654db5"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#ga16aff9c08c6a317497cacd203b654db5">FTM_MemMapPtr</a></div><div class="ttdeci">struct FTM_Type * FTM_MemMapPtr</div></div>
<div class="ttc" id="struct_p_d_b___type_html_a43e0ed86b44d49c0d86ffe3d294d9dfd"><div class="ttname"><a href="struct_p_d_b___type.html#a43e0ed86b44d49c0d86ffe3d294d9dfd">PDB_Type::DLY2</a></div><div class="ttdeci">volatile uint16_t DLY2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08335">S32K142.h:8335</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a7b6f9246fec0a4929df72de23aa96fa4"><div class="ttname"><a href="struct_g_p_i_o___type.html#a7b6f9246fec0a4929df72de23aa96fa4">GPIO_Type::PTOR</a></div><div class="ttdeci">volatile uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05112">S32K142.h:5112</a></div></div>
<div class="ttc" id="struct_e_i_m___type_html"><div class="ttname"><a href="struct_e_i_m___type.html">EIM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03250">S32K142.h:3250</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3">CAN0_ORed_0_15_MB_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00280">S32K142.h:280</a></div></div>
<div class="ttc" id="group___l_p_s_p_i___peripheral___access___layer_html_ga5a136ef9440c9fbf2e65029ca517a262"><div class="ttname"><a href="group___l_p_s_p_i___peripheral___access___layer.html#ga5a136ef9440c9fbf2e65029ca517a262">LPSPI_MemMapPtr</a></div><div class="ttdeci">struct LPSPI_Type * LPSPI_MemMapPtr</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a7dad8a31984c61182f3d2015e276bd5c"><div class="ttname"><a href="struct_d_m_a___type.html#a7dad8a31984c61182f3d2015e276bd5c">DMA_Type::SLAST</a></div><div class="ttdeci">volatile uint32_t SLAST</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02352">S32K142.h:2352</a></div></div>
<div class="ttc" id="group___p_d_b___peripheral___access___layer_html_gaba31f191d3fa71e1d13749b343214794"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#gaba31f191d3fa71e1d13749b343214794">PDB_POnDLY_COUNT</a></div><div class="ttdeci">#define PDB_POnDLY_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08317">S32K142.h:8317</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">FTM1_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00295">S32K142.h:295</a></div></div>
<div class="ttc" id="struct_p_d_b___type_html_a21a167011b73619d21bc075e755ab2af"><div class="ttname"><a href="struct_p_d_b___type.html#a21a167011b73619d21bc075e755ab2af">PDB_Type::SC</a></div><div class="ttdeci">volatile uint32_t SC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08321">S32K142.h:8321</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a3a5d817e8c75ceee3cd1e5ba473b18f0"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a3a5d817e8c75ceee3cd1e5ba473b18f0">LPTMR_Type::PSR</a></div><div class="ttdeci">volatile uint32_t PSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06654">S32K142.h:6654</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a61c2dc6a4f69a4ff540b07e86b7c47b4"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a61c2dc6a4f69a4ff540b07e86b7c47b4">LPI2C_Type::MSR</a></div><div class="ttdeci">volatile uint32_t MSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05430">S32K142.h:5430</a></div></div>
<div class="ttc" id="struct_e_w_m___type_html_a7df321d2d75f61f8ac92a89c76fb92fc"><div class="ttname"><a href="struct_e_w_m___type.html#a7df321d2d75f61f8ac92a89c76fb92fc">EWM_Type::CLKPRESCALER</a></div><div class="ttdeci">volatile uint8_t CLKPRESCALER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03445">S32K142.h:3445</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_a4fd1a724480fecf650bd5ec7e100c5de"><div class="ttname"><a href="struct_m_c_m___type.html#a4fd1a724480fecf650bd5ec7e100c5de">MCM_Type::LMPECR</a></div><div class="ttdeci">volatile uint32_t LMPECR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07307">S32K142.h:7307</a></div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_ac6117c62293c8b2fed245bc7a55ad294"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#ac6117c62293c8b2fed245bc7a55ad294">LPUART_Type::MODIR</a></div><div class="ttdeci">volatile uint32_t MODIR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06778">S32K142.h:6778</a></div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_aecf4c04595fd544b547ded0e511a568c"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#aecf4c04595fd544b547ded0e511a568c">FLEXIO_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03549">S32K142.h:3549</a></div></div>
<div class="ttc" id="group___f_l_e_x_i_o___peripheral___access___layer_html_ga21674dd608172db30db851b6ce014d86"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga21674dd608172db30db851b6ce014d86">FLEXIO_SHIFTBUFBYS_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTBUFBYS_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03540">S32K142.h:3540</a></div></div>
<div class="ttc" id="struct_c_s_e___p_r_a_m___type_html"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html">CSE_PRAM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02219">S32K142.h:2219</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a57f3b9fd40f748ff127405f59a629afe"><div class="ttname"><a href="struct_m_s_c_m___type.html#a57f3b9fd40f748ff127405f59a629afe">MSCM_Type::CP0CFG2</a></div><div class="ttdeci">volatile const uint32_t CP0CFG2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07943">S32K142.h:7943</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_aa595908a4d3f3e66a4b9362e50d64666"><div class="ttname"><a href="struct_s_i_m___type.html#aa595908a4d3f3e66a4b9362e50d64666">SIM_Type::MISCTRL1</a></div><div class="ttdeci">volatile uint32_t MISCTRL1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11306">S32K142.h:11306</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a7899b629cddb8cf8bfb2b2b6c14be35d"><div class="ttname"><a href="struct_a_d_c___type.html#a7899b629cddb8cf8bfb2b2b6c14be35d">ADC_Type::YOFS</a></div><div class="ttdeci">volatile uint32_t YOFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00375">S32K142.h:375</a></div></div>
<div class="ttc" id="struct_m_p_u___type_html_a5c67fb73e0bdf41e675afeae5c2e25a8"><div class="ttname"><a href="struct_m_p_u___type.html#a5c67fb73e0bdf41e675afeae5c2e25a8">MPU_Type::WORD2</a></div><div class="ttdeci">volatile uint32_t WORD2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07643">S32K142.h:7643</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_ae3e767be67589090cc713c74d0e1fa37"><div class="ttname"><a href="struct_s_i_m___type.html#ae3e767be67589090cc713c74d0e1fa37">SIM_Type::FCFG1</a></div><div class="ttdeci">volatile const uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11298">S32K142.h:11298</a></div></div>
<div class="ttc" id="group___s_i_m___peripheral___access___layer_html_ga6b1611de1c2f6ea4b04ac7475d128850"><div class="ttname"><a href="group___s_i_m___peripheral___access___layer.html#ga6b1611de1c2f6ea4b04ac7475d128850">SIM_MemMapPtr</a></div><div class="ttdeci">struct SIM_Type * SIM_MemMapPtr</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a4e623e3042c4e5a69c7c03e841604f06"><div class="ttname"><a href="struct_a_d_c___type.html#a4e623e3042c4e5a69c7c03e841604f06">ADC_Type::CLP2</a></div><div class="ttdeci">volatile uint32_t CLP2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00380">S32K142.h:380</a></div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a784b3bea5eb31d0bdb7e4602ee388b00"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a784b3bea5eb31d0bdb7e4602ee388b00">FLEXIO_Type::SHIFTEIEN</a></div><div class="ttdeci">volatile uint32_t SHIFTEIEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03557">S32K142.h:3557</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb5a57206d153fc2508abfedb2aec17d"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb5a57206d153fc2508abfedb2aec17d">LPI2C0_Master_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00249">S32K142.h:249</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a24cd0555fe1fe7218ceecc0ec9f48bae"><div class="ttname"><a href="struct_c_a_n___type.html#a24cd0555fe1fe7218ceecc0ec9f48bae">CAN_Type::RXMGMASK</a></div><div class="ttdeci">volatile uint32_t RXMGMASK</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01016">S32K142.h:1016</a></div></div>
<div class="ttc" id="struct_e_i_m___type_html_a208b9eb163073128244ba02235eca508"><div class="ttname"><a href="struct_e_i_m___type.html#a208b9eb163073128244ba02235eca508">EIM_Type::EICHEN</a></div><div class="ttdeci">volatile uint32_t EICHEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03252">S32K142.h:3252</a></div></div>
<div class="ttc" id="struct_c_m_p___type_html_acdb592a2cb1d3ec599f5e232dd16b352"><div class="ttname"><a href="struct_c_m_p___type.html#acdb592a2cb1d3ec599f5e232dd16b352">CMP_Type::C1</a></div><div class="ttdeci">volatile uint32_t C1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01828">S32K142.h:1828</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a">CAN1_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00283">S32K142.h:283</a></div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a13c1e4a0208575f4997ed81076b0e2da"><div class="ttname"><a href="struct_f_t_f_c___type.html#a13c1e4a0208575f4997ed81076b0e2da">FTFC_Type::FERCNFG</a></div><div class="ttdeci">volatile uint8_t FERCNFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03862">S32K142.h:3862</a></div></div>
<div class="ttc" id="group___f_l_e_x_i_o___peripheral___access___layer_html_ga3299dbdc80dd36a93f5b5902fd566a73"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3299dbdc80dd36a93f5b5902fd566a73">FLEXIO_SHIFTBUFBIS_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTBUFBIS_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03539">S32K142.h:3539</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a34ead9d1eb23a56b698ea046670da368"><div class="ttname"><a href="struct_g_p_i_o___type.html#a34ead9d1eb23a56b698ea046670da368">GPIO_Type::PDOR</a></div><div class="ttdeci">volatile uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05109">S32K142.h:5109</a></div></div>
<div class="ttc" id="group___e_i_m___peripheral___access___layer_html_ga14ec9dbd440b5b1ed87dea109e9e5d0a"><div class="ttname"><a href="group___e_i_m___peripheral___access___layer.html#ga14ec9dbd440b5b1ed87dea109e9e5d0a">EIM_MemMapPtr</a></div><div class="ttdeci">struct EIM_Type * EIM_MemMapPtr</div></div>
<div class="ttc" id="group___p_m_c___peripheral___access___layer_html_gae98c417d506aa6b64d7d08b225a7a27c"><div class="ttname"><a href="group___p_m_c___peripheral___access___layer.html#gae98c417d506aa6b64d7d08b225a7a27c">PMC_MemMapPtr</a></div><div class="ttdeci">struct PMC_Type * PMC_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6fd3054a4bfa086fa044b625e7365fcf"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fd3054a4bfa086fa044b625e7365fcf">LPI2C0_Slave_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00250">S32K142.h:250</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76">FTM3_Ch6_Ch7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00306">S32K142.h:306</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html"><div class="ttname"><a href="struct_l_p_i2_c___type.html">LPI2C_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05425">S32K142.h:5425</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00241">S32K142.h:241</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a4e30d8f867f95cec8a49c98935dedac9"><div class="ttname"><a href="struct_d_m_a___type.html#a4e30d8f867f95cec8a49c98935dedac9">DMA_Type::DLASTSGA</a></div><div class="ttdeci">volatile uint32_t DLASTSGA</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02359">S32K142.h:2359</a></div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a85c53ddb231031f963d4d29eef2ffa1a"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a85c53ddb231031f963d4d29eef2ffa1a">FLEXIO_Type::SHIFTSIEN</a></div><div class="ttdeci">volatile uint32_t SHIFTSIEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03556">S32K142.h:3556</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a2312903aa54f6cbb214a76e4be0486cb"><div class="ttname"><a href="struct_f_t_m___type.html#a2312903aa54f6cbb214a76e4be0486cb">FTM_Type::FMS</a></div><div class="ttdeci">volatile uint32_t FMS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04076">S32K142.h:4076</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html_a6950a868d9c57295da0ade9e64459e1f"><div class="ttname"><a href="struct_c_r_c___type.html#a6950a868d9c57295da0ade9e64459e1f">CRC_Type::LU</a></div><div class="ttdeci">volatile uint8_t LU</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02085">S32K142.h:2085</a></div></div>
<div class="ttc" id="group___s32___n_v_i_c___peripheral___access___layer_html_ga599e71609b658c3f5daaf9d05f657f74"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga599e71609b658c3f5daaf9d05f657f74">S32_NVIC_IP_COUNT</a></div><div class="ttdeci">#define S32_NVIC_IP_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09274">S32K142.h:9274</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_ace3bd87a1622b4d5165419791148062b"><div class="ttname"><a href="struct_c_a_n___type.html#ace3bd87a1622b4d5165419791148062b">CAN_Type::ESR2</a></div><div class="ttdeci">volatile const uint32_t ESR2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01026">S32K142.h:1026</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_af10d10c4edb8381633c0a01a1d77cbf9"><div class="ttname"><a href="struct_s_c_g___type.html#af10d10c4edb8381633c0a01a1d77cbf9">SCG_Type::SOSCCFG</a></div><div class="ttdeci">volatile uint32_t SOSCCFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10953">S32K142.h:10953</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_aa45ce6224da9114e20259ae786bf0dfa"><div class="ttname"><a href="struct_p_o_r_t___type.html#aa45ce6224da9114e20259ae786bf0dfa">PORT_Type::ISFR</a></div><div class="ttdeci">volatile uint32_t ISFR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08638">S32K142.h:8638</a></div></div>
<div class="ttc" id="struct_a_i_p_s___type_html_a06fe152674b55735b1e6a7e29bcc773d"><div class="ttname"><a href="struct_a_i_p_s___type.html#a06fe152674b55735b1e6a7e29bcc773d">AIPS_Type::PACRB</a></div><div class="ttdeci">volatile uint32_t PACRB</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00665">S32K142.h:665</a></div></div>
<div class="ttc" id="group___a_d_c___peripheral___access___layer_html_ga2017fd646769acfc9ad3fab489690612"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#ga2017fd646769acfc9ad3fab489690612">ADC_R_COUNT</a></div><div class="ttdeci">#define ADC_R_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00359">S32K142.h:359</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a9f5d3a3e649b1e91d0ce4dc26fd8b8d7"><div class="ttname"><a href="struct_c_a_n___type.html#a9f5d3a3e649b1e91d0ce4dc26fd8b8d7">CAN_Type::RX14MASK</a></div><div class="ttdeci">volatile uint32_t RX14MASK</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01017">S32K142.h:1017</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_aa968357f1c9a842f17377614f0138cfe"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#aa968357f1c9a842f17377614f0138cfe">LPSPI_Type::DMR1</a></div><div class="ttdeci">volatile uint32_t DMR1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06285">S32K142.h:6285</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a35ff884325d38b960b9480bdd96c69a7"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a35ff884325d38b960b9480bdd96c69a7">LPSPI_Type::DER</a></div><div class="ttdeci">volatile uint32_t DER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06280">S32K142.h:6280</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html_a3e604730608bb6e033186020fa65893d"><div class="ttname"><a href="struct_r_c_m___type.html#a3e604730608bb6e033186020fa65893d">RCM_Type::SRIE</a></div><div class="ttdeci">volatile uint32_t SRIE</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08810">S32K142.h:8810</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a12c881e7bbd1b5cc3919247735d99ea2"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a12c881e7bbd1b5cc3919247735d99ea2">LPI2C_Type::MFCR</a></div><div class="ttdeci">volatile uint32_t MFCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05444">S32K142.h:5444</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae8a3344fccdd744fcc9e864c05c6d1ad"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8a3344fccdd744fcc9e864c05c6d1ad">SCG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00267">S32K142.h:267</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a09e6629c4fbe99f513bba25c7ca69873"><div class="ttname"><a href="struct_c_a_n___type.html#a09e6629c4fbe99f513bba25c7ca69873">CAN_Type::FLT_ID1</a></div><div class="ttdeci">volatile uint32_t FLT_ID1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01040">S32K142.h:1040</a></div></div>
<div class="ttc" id="group___e_r_m___peripheral___access___layer_html_ga9931843f4ffe70302ff8aa5fc438f15a"><div class="ttname"><a href="group___e_r_m___peripheral___access___layer.html#ga9931843f4ffe70302ff8aa5fc438f15a">ERM_EARn_COUNT</a></div><div class="ttdeci">#define ERM_EARn_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03330">S32K142.h:3330</a></div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a5bc88e5eb70c78eec2a807f64fdaadf8"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a5bc88e5eb70c78eec2a807f64fdaadf8">LPUART_Type::MATCH</a></div><div class="ttdeci">volatile uint32_t MATCH</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06777">S32K142.h:6777</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00237">S32K142.h:237</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_a26a2369edcda88de610e0394c0e5ae8e"><div class="ttname"><a href="struct_m_c_m___type.html#a26a2369edcda88de610e0394c0e5ae8e">MCM_Type::PLASC</a></div><div class="ttdeci">volatile const uint16_t PLASC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07295">S32K142.h:7295</a></div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_aecf4c04595fd544b547ded0e511a568c"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#aecf4c04595fd544b547ded0e511a568c">LPUART_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06770">S32K142.h:6770</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00215">S32K142.h:215</a></div></div>
<div class="ttc" id="group___m_s_c_m___peripheral___access___layer_html_gae7e2f2251996e80e2c7b62d453e3cac7"><div class="ttname"><a href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7">MSCM_OCMDR_COUNT</a></div><div class="ttdeci">#define MSCM_OCMDR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07925">S32K142.h:7925</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_a5fd528b790775b8f80d653c1699f6106"><div class="ttname"><a href="struct_s_c_g___type.html#a5fd528b790775b8f80d653c1699f6106">SCG_Type::SIRCCFG</a></div><div class="ttdeci">volatile uint32_t SIRCCFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10957">S32K142.h:10957</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00231">S32K142.h:231</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a41c40e48b5123fad5e06a1ade1075e38"><div class="ttname"><a href="struct_c_a_n___type.html#a41c40e48b5123fad5e06a1ade1075e38">CAN_Type::FLT_ID2_IDMASK</a></div><div class="ttdeci">volatile uint32_t FLT_ID2_IDMASK</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01044">S32K142.h:1044</a></div></div>
<div class="ttc" id="group___w_d_o_g___peripheral___access___layer_html_ga2ede0926c93f1cde46423a386bfdcaa2"><div class="ttname"><a href="group___w_d_o_g___peripheral___access___layer.html#ga2ede0926c93f1cde46423a386bfdcaa2">WDOG_MemMapPtr</a></div><div class="ttdeci">struct WDOG_Type * WDOG_MemMapPtr</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_ae9f2438f496cf350ea0883d1886336b5"><div class="ttname"><a href="struct_g_p_i_o___type.html#ae9f2438f496cf350ea0883d1886336b5">GPIO_Type::PIDR</a></div><div class="ttdeci">volatile uint32_t PIDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05115">S32K142.h:5115</a></div></div>
<div class="ttc" id="struct_a_i_p_s___type_html"><div class="ttname"><a href="struct_a_i_p_s___type.html">AIPS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00661">S32K142.h:661</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_abcf1b2f24347735324fb34ff523825d1"><div class="ttname"><a href="struct_c_a_n___type.html#abcf1b2f24347735324fb34ff523825d1">CAN_Type::PL1_LO</a></div><div class="ttdeci">volatile uint32_t PL1_LO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01042">S32K142.h:1042</a></div></div>
<div class="ttc" id="struct_a_i_p_s___type_html_a78f0746723bab332a3d5fa341ea60561"><div class="ttname"><a href="struct_a_i_p_s___type.html#a78f0746723bab332a3d5fa341ea60561">AIPS_Type::MPRA</a></div><div class="ttdeci">volatile uint32_t MPRA</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00662">S32K142.h:662</a></div></div>
<div class="ttc" id="struct_p_d_b___type_html_af9287e1e1157d490ed145c7b855d9370"><div class="ttname"><a href="struct_p_d_b___type.html#af9287e1e1157d490ed145c7b855d9370">PDB_Type::POEN</a></div><div class="ttdeci">volatile uint32_t POEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08331">S32K142.h:8331</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00256">S32K142.h:256</a></div></div>
<div class="ttc" id="group___m_p_u___peripheral___access___layer_html_gae30dba501b3da4beef962e366777d2e0"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#gae30dba501b3da4beef962e366777d2e0">MPU_MemMapPtr</a></div><div class="ttdeci">struct MPU_Type * MPU_MemMapPtr</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a1750bdb44961e612f465fd4de5f96409"><div class="ttname"><a href="struct_s_i_m___type.html#a1750bdb44961e612f465fd4de5f96409">SIM_Type::UIDL</a></div><div class="ttdeci">volatile const uint32_t UIDL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11303">S32K142.h:11303</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a2314d393ce787ca615413fa5facc0d09"><div class="ttname"><a href="struct_a_d_c___type.html#a2314d393ce787ca615413fa5facc0d09">ADC_Type::CFG1</a></div><div class="ttdeci">volatile uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00365">S32K142.h:365</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a596bc5b22163fc78f852ff173a44eb28"><div class="ttname"><a href="struct_f_t_m___type.html#a596bc5b22163fc78f852ff173a44eb28">FTM_Type::SYNCONF</a></div><div class="ttdeci">volatile uint32_t SYNCONF</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04082">S32K142.h:4082</a></div></div>
<div class="ttc" id="group___l_p_i_t___peripheral___access___layer_html_ga64f036c76bcc32fa8ea42d76f2ee1b9b"><div class="ttname"><a href="group___l_p_i_t___peripheral___access___layer.html#ga64f036c76bcc32fa8ea42d76f2ee1b9b">LPIT_TMR_COUNT</a></div><div class="ttdeci">#define LPIT_TMR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06050">S32K142.h:6050</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a4e968ee38bd7903e165459d2e604cfaa"><div class="ttname"><a href="struct_c_a_n___type.html#a4e968ee38bd7903e165459d2e604cfaa">CAN_Type::FLT_DLC</a></div><div class="ttdeci">volatile uint32_t FLT_DLC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01041">S32K142.h:1041</a></div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_acc539c9ddc2ca217f7977155acbead90"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#acc539c9ddc2ca217f7977155acbead90">LPUART_Type::CTRL</a></div><div class="ttdeci">volatile uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06775">S32K142.h:6775</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_ab2fa25bb097fcb1ae7c5ef95fa190b24"><div class="ttname"><a href="struct_d_m_a___type.html#ab2fa25bb097fcb1ae7c5ef95fa190b24">DMA_Type::SOFF</a></div><div class="ttdeci">volatile uint16_t SOFF</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02345">S32K142.h:2345</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html"><div class="ttname"><a href="struct_s_c_g___type.html">SCG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10941">S32K142.h:10941</a></div></div>
<div class="ttc" id="struct_c_s_e___p_r_a_m___type_html_ae7a412d6798eb7827cabb2fdaf688033"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#ae7a412d6798eb7827cabb2fdaf688033">CSE_PRAM_Type::DATA_32</a></div><div class="ttdeci">volatile uint32_t DATA_32</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02221">S32K142.h:2221</a></div></div>
<div class="ttc" id="struct_e_r_m___type_html_a37998d3890ba9b9dde5449218d27e7f1"><div class="ttname"><a href="struct_e_r_m___type.html#a37998d3890ba9b9dde5449218d27e7f1">ERM_Type::SR0</a></div><div class="ttdeci">volatile uint32_t SR0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03336">S32K142.h:3336</a></div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a8e2712ecf5e7a8c2705483f3eb4a86c5"><div class="ttname"><a href="struct_f_t_f_c___type.html#a8e2712ecf5e7a8c2705483f3eb4a86c5">FTFC_Type::FERSTAT</a></div><div class="ttdeci">volatile uint8_t FERSTAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03861">S32K142.h:3861</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_ad83210a2c7a2eed14e45665e7a5c20e7"><div class="ttname"><a href="struct_m_s_c_m___type.html#ad83210a2c7a2eed14e45665e7a5c20e7">MSCM_Type::CPxCOUNT</a></div><div class="ttdeci">volatile const uint32_t CPxCOUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07932">S32K142.h:7932</a></div></div>
<div class="ttc" id="group___d_m_a___peripheral___access___layer_html_gab54fdcd1cb3972833de0cc1e30035149"><div class="ttname"><a href="group___d_m_a___peripheral___access___layer.html#gab54fdcd1cb3972833de0cc1e30035149">DMA_TCD_COUNT</a></div><div class="ttdeci">#define DMA_TCD_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02314">S32K142.h:2314</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_abb024be4a4d7417e33e2d0c1b639b290"><div class="ttname"><a href="struct_a_d_c___type.html#abb024be4a4d7417e33e2d0c1b639b290">ADC_Type::CLPS_OFS</a></div><div class="ttdeci">volatile uint32_t CLPS_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00385">S32K142.h:385</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3caf4837979a4a300de12aa1ec8fc74"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00244">S32K142.h:244</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59">FTM0_Ch2_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00286">S32K142.h:286</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_ad559120ca986210d7428c2751722de7d"><div class="ttname"><a href="struct_c_a_n___type.html#ad559120ca986210d7428c2751722de7d">CAN_Type::CRCR</a></div><div class="ttdeci">volatile const uint32_t CRCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01028">S32K142.h:1028</a></div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_adc0eb037106dee4779d8ef49027d6bb7"><div class="ttname"><a href="struct_f_t_f_c___type.html#adc0eb037106dee4779d8ef49027d6bb7">FTFC_Type::FCSESTAT</a></div><div class="ttdeci">volatile const uint8_t FCSESTAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03859">S32K142.h:3859</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_ab6b94d549f89cc6c8d4cf0c8f7aaa2bf"><div class="ttname"><a href="struct_f_t_m___type.html#ab6b94d549f89cc6c8d4cf0c8f7aaa2bf">FTM_Type::QDCTRL</a></div><div class="ttdeci">volatile uint32_t QDCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04079">S32K142.h:4079</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_ac74ea74f0c91f202e50d8ecded42b22c"><div class="ttname"><a href="struct_s_i_m___type.html#ac74ea74f0c91f202e50d8ecded42b22c">SIM_Type::FTMOPT0</a></div><div class="ttdeci">volatile uint32_t FTMOPT0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11288">S32K142.h:11288</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_ad8b0af89b35d8296b2c338fdef9192e3"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ad8b0af89b35d8296b2c338fdef9192e3">LPI2C_Type::SDER</a></div><div class="ttdeci">volatile uint32_t SDER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05453">S32K142.h:5453</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00272">S32K142.h:272</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a2f861522420b17b121e43017bb54137f"><div class="ttname"><a href="struct_p_o_r_t___type.html#a2f861522420b17b121e43017bb54137f">PORT_Type::GPCHR</a></div><div class="ttdeci">volatile uint32_t GPCHR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08634">S32K142.h:8634</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">LPSPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00251">S32K142.h:251</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a51888be6953ee814fbd7a185be143aff"><div class="ttname"><a href="struct_f_t_m___type.html#a51888be6953ee814fbd7a185be143aff">FTM_Type::MODE</a></div><div class="ttdeci">volatile uint32_t MODE</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04068">S32K142.h:4068</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_aa8d6a9677378d43b821a5d7ca520f85f"><div class="ttname"><a href="struct_d_m_a___type.html#aa8d6a9677378d43b821a5d7ca520f85f">DMA_Type::MLNO</a></div><div class="ttdeci">volatile uint32_t MLNO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02348">S32K142.h:2348</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a9cf961898bffd2b81a6ad4ac2820ea08"><div class="ttname"><a href="struct_a_d_c___type.html#a9cf961898bffd2b81a6ad4ac2820ea08">ADC_Type::CLPS</a></div><div class="ttdeci">volatile uint32_t CLPS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00378">S32K142.h:378</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_a5aa08cc273ca6d0788046799cdcc9a7e"><div class="ttname"><a href="struct_r_t_c___type.html#a5aa08cc273ca6d0788046799cdcc9a7e">RTC_Type::TPR</a></div><div class="ttdeci">volatile uint32_t TPR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09090">S32K142.h:9090</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_aceec86abd3bd818e9139f909a3285912"><div class="ttname"><a href="struct_c_a_n___type.html#aceec86abd3bd818e9139f909a3285912">CAN_Type::IFLAG1</a></div><div class="ttdeci">volatile uint32_t IFLAG1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01024">S32K142.h:1024</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a737aa0f12ddcde2b848708ee6673ac77"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a737aa0f12ddcde2b848708ee6673ac77">S32_SCB_Type::CPUID</a></div><div class="ttdeci">volatile const uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10341">S32K142.h:10341</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a49a71f1fb4805f84ae1df8c48d8afbae"><div class="ttname"><a href="struct_g_p_i_o___type.html#a49a71f1fb4805f84ae1df8c48d8afbae">GPIO_Type::PSOR</a></div><div class="ttdeci">volatile uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05110">S32K142.h:5110</a></div></div>
<div class="ttc" id="group___m_s_c_m___peripheral___access___layer_html_ga3b9c4fb554ba9aed4c0af829abba0a7a"><div class="ttname"><a href="group___m_s_c_m___peripheral___access___layer.html#ga3b9c4fb554ba9aed4c0af829abba0a7a">MSCM_MemMapPtr</a></div><div class="ttdeci">struct MSCM_Type * MSCM_MemMapPtr</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a47966cb22e228101393958a921829a34"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a47966cb22e228101393958a921829a34">LPI2C_Type::SCFGR1</a></div><div class="ttdeci">volatile uint32_t SCFGR1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05455">S32K142.h:5455</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00255">S32K142.h:255</a></div></div>
<div class="ttc" id="group___s32___n_v_i_c___peripheral___access___layer_html_gaecc09cb7205d7455861a1d77783c7acc"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#gaecc09cb7205d7455861a1d77783c7acc">S32_NVIC_ISPR_COUNT</a></div><div class="ttdeci">#define S32_NVIC_ISPR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09271">S32K142.h:9271</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a87a4e54d043a761ed8d26a669971169a"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a87a4e54d043a761ed8d26a669971169a">S32_SCB_Type::SHPR2</a></div><div class="ttdeci">volatile uint32_t SHPR2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10348">S32K142.h:10348</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_a9eeb24edef6e2462d30089873fd8e04a"><div class="ttname"><a href="struct_m_c_m___type.html#a9eeb24edef6e2462d30089873fd8e04a">MCM_Type::PLAMC</a></div><div class="ttdeci">volatile const uint16_t PLAMC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07296">S32K142.h:7296</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a5404ec95913283c3c5c7ce5468073d0a"><div class="ttname"><a href="struct_f_t_m___type.html#a5404ec95913283c3c5c7ce5468073d0a">FTM_Type::STATUS</a></div><div class="ttdeci">volatile uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04067">S32K142.h:4067</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_aa62590caa149b1c2fc57801a41414973"><div class="ttname"><a href="struct_f_t_m___type.html#aa62590caa149b1c2fc57801a41414973">FTM_Type::PAIR1DEADTIME</a></div><div class="ttdeci">volatile uint32_t PAIR1DEADTIME</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04089">S32K142.h:4089</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528">FTM1_Ch0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00291">S32K142.h:291</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00273">S32K142.h:273</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_adfd6dd5ac96c5bb872af3e04639d4c99"><div class="ttname"><a href="struct_f_t_m___type.html#adfd6dd5ac96c5bb872af3e04639d4c99">FTM_Type::SYNC</a></div><div class="ttdeci">volatile uint32_t SYNC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04069">S32K142.h:4069</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c">FTM2_Ch4_Ch5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00299">S32K142.h:299</a></div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a350295cbaa2ca6e1a39dad2073152ae5"><div class="ttname"><a href="struct_f_t_f_c___type.html#a350295cbaa2ca6e1a39dad2073152ae5">FTFC_Type::FEPROT</a></div><div class="ttdeci">volatile uint8_t FEPROT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03856">S32K142.h:3856</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a5741cf0a79a57f81c828b29660b55d35"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a5741cf0a79a57f81c828b29660b55d35">LPSPI_Type::SR</a></div><div class="ttdeci">volatile uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06278">S32K142.h:6278</a></div></div>
<div class="ttc" id="struct_p_m_c___type_html_a5d0b4652bbd2558b548d9658b210f613"><div class="ttname"><a href="struct_p_m_c___type.html#a5d0b4652bbd2558b548d9658b210f613">PMC_Type::REGSC</a></div><div class="ttdeci">volatile uint8_t REGSC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08516">S32K142.h:8516</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_ae8f3fc8c17867bbad0cfed126ca9f202"><div class="ttname"><a href="struct_a_d_c___type.html#ae8f3fc8c17867bbad0cfed126ca9f202">ADC_Type::CLP0</a></div><div class="ttdeci">volatile uint32_t CLP0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00382">S32K142.h:382</a></div></div>
<div class="ttc" id="group___p_d_b___peripheral___access___layer_html_ga307cfc08b382a95ae86e5422472caeeb"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#ga307cfc08b382a95ae86e5422472caeeb">PDB_MemMapPtr</a></div><div class="ttdeci">struct PDB_Type * PDB_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00218">S32K142.h:218</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00279">S32K142.h:279</a></div></div>
<div class="ttc" id="group___t_r_g_m_u_x___peripheral___access___layer_html_gaaa25b97fc1f1505e961dd3b28e947165"><div class="ttname"><a href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaaa25b97fc1f1505e961dd3b28e947165">TRGMUX_TRGMUXn_COUNT</a></div><div class="ttdeci">#define TRGMUX_TRGMUXn_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11751">S32K142.h:11751</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_ae0bb835ec3e0357010ef73771302272b"><div class="ttname"><a href="struct_m_c_m___type.html#ae0bb835ec3e0357010ef73771302272b">MCM_Type::LMFAR</a></div><div class="ttdeci">volatile const uint32_t LMFAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07311">S32K142.h:7311</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html"><div class="ttname"><a href="struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08631">S32K142.h:8631</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_acaf1ac1f92556e0f5a99de65c6a8b804"><div class="ttname"><a href="struct_c_a_n___type.html#acaf1ac1f92556e0f5a99de65c6a8b804">CAN_Type::PL1_HI</a></div><div class="ttdeci">volatile uint32_t PL1_HI</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01043">S32K142.h:1043</a></div></div>
<div class="ttc" id="group___c_a_n___peripheral___access___layer_html_gaf6eba9dfa1f7077b183d7cf804810f16"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#gaf6eba9dfa1f7077b183d7cf804810f16">CAN_WMB_COUNT</a></div><div class="ttdeci">#define CAN_WMB_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01008">S32K142.h:1008</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a9641a24fd71bce5ddbb00a3efe6e2eb0"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a9641a24fd71bce5ddbb00a3efe6e2eb0">LPI2C_Type::SCFGR2</a></div><div class="ttdeci">volatile uint32_t SCFGR2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05456">S32K142.h:5456</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_ae756ee319ea84bba4635f7fad92775f3"><div class="ttname"><a href="struct_a_d_c___type.html#ae756ee319ea84bba4635f7fad92775f3">ADC_Type::CLP3</a></div><div class="ttdeci">volatile uint32_t CLP3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00379">S32K142.h:379</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6">LPSPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00252">S32K142.h:252</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a22eee88c771f55f89a59533638a4cdc6"><div class="ttname"><a href="struct_c_a_n___type.html#a22eee88c771f55f89a59533638a4cdc6">CAN_Type::PL2_PLMASK_LO</a></div><div class="ttdeci">volatile uint32_t PL2_PLMASK_LO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01045">S32K142.h:1045</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html_ab7c35534225a1aae1c9121a1964fc40a"><div class="ttname"><a href="struct_r_c_m___type.html#ab7c35534225a1aae1c9121a1964fc40a">RCM_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08804">S32K142.h:8804</a></div></div>
<div class="ttc" id="struct_l_m_e_m___type_html_a90f33eb6da269173d8cc1dcb98d4ff16"><div class="ttname"><a href="struct_l_m_e_m___type.html#a90f33eb6da269173d8cc1dcb98d4ff16">LMEM_Type::PCCCR</a></div><div class="ttdeci">volatile uint32_t PCCCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05217">S32K142.h:5217</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae0be22e8a72e850a4febb9c6dc9788a0"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0be22e8a72e850a4febb9c6dc9788a0">ERM_single_fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00258">S32K142.h:258</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a3614ec4f9602cd83887b806172539cd7"><div class="ttname"><a href="struct_d_m_a___type.html#a3614ec4f9602cd83887b806172539cd7">DMA_Type::EARS</a></div><div class="ttdeci">volatile uint32_t EARS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02339">S32K142.h:2339</a></div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html">FLEXIO_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03547">S32K142.h:3547</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">FTM0_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00290">S32K142.h:290</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00235">S32K142.h:235</a></div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_aecf4c04595fd544b547ded0e511a568c"><div class="ttname"><a href="struct_l_p_i_t___type.html#aecf4c04595fd544b547ded0e511a568c">LPIT_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06055">S32K142.h:6055</a></div></div>
<div class="ttc" id="struct_l_p_i_t___type_html"><div class="ttname"><a href="struct_l_p_i_t___type.html">LPIT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06053">S32K142.h:6053</a></div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a81ab639b15302bffdc48d6dd9d9fcd50"><div class="ttname"><a href="struct_w_d_o_g___type.html#a81ab639b15302bffdc48d6dd9d9fcd50">WDOG_Type::TOVAL</a></div><div class="ttdeci">volatile uint32_t TOVAL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11851">S32K142.h:11851</a></div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_ad3c0913041a0bb730c55fb725b58c247"><div class="ttname"><a href="struct_l_p_i_t___type.html#ad3c0913041a0bb730c55fb725b58c247">LPIT_Type::MCR</a></div><div class="ttdeci">volatile uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06056">S32K142.h:6056</a></div></div>
<div class="ttc" id="struct_e_r_m___type_html_a106bf94fb6bbc4fb74ed4fd7604ffea1"><div class="ttname"><a href="struct_e_r_m___type.html#a106bf94fb6bbc4fb74ed4fd7604ffea1">ERM_Type::EAR</a></div><div class="ttdeci">volatile const uint32_t EAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03339">S32K142.h:3339</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00222">S32K142.h:222</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a84e118f47ee4ed784baab81d403e8fe3"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a84e118f47ee4ed784baab81d403e8fe3">LPI2C_Type::MCFGR0</a></div><div class="ttdeci">volatile uint32_t MCFGR0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05433">S32K142.h:5433</a></div></div>
<div class="ttc" id="struct_s32___sys_tick___type_html"><div class="ttname"><a href="struct_s32___sys_tick___type.html">S32_SysTick_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10841">S32K142.h:10841</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00219">S32K142.h:219</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_abc0509296f9ce6e0bb64d33c00378c93"><div class="ttname"><a href="struct_p_o_r_t___type.html#abc0509296f9ce6e0bb64d33c00378c93">PORT_Type::DFCR</a></div><div class="ttdeci">volatile uint32_t DFCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08641">S32K142.h:8641</a></div></div>
<div class="ttc" id="struct_p_d_b___type_html"><div class="ttname"><a href="struct_p_d_b___type.html">PDB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08320">S32K142.h:8320</a></div></div>
<div class="ttc" id="struct_c_s_e___p_r_a_m___type_html_a297946d4a486aa51afa0a5c90150266c"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#a297946d4a486aa51afa0a5c90150266c">CSE_PRAM_Type::DATA_8LL</a></div><div class="ttdeci">volatile uint8_t DATA_8LL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02223">S32K142.h:2223</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_ad3c0913041a0bb730c55fb725b58c247"><div class="ttname"><a href="struct_c_a_n___type.html#ad3c0913041a0bb730c55fb725b58c247">CAN_Type::MCR</a></div><div class="ttdeci">volatile uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01012">S32K142.h:1012</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a62e42976d7ca374c19c6826ca0991989"><div class="ttname"><a href="struct_c_a_n___type.html#a62e42976d7ca374c19c6826ca0991989">CAN_Type::ECR</a></div><div class="ttdeci">volatile uint32_t ECR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01019">S32K142.h:1019</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html_a5c4122878ec1f6aaaa9d7993e10c063b"><div class="ttname"><a href="struct_c_r_c___type.html#a5c4122878ec1f6aaaa9d7993e10c063b">CRC_Type::H</a></div><div class="ttdeci">volatile uint16_t H</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02081">S32K142.h:2081</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_ad0a7561ce407ad052568fc58f2e9f546"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ad0a7561ce407ad052568fc58f2e9f546">LPSPI_Type::CCR</a></div><div class="ttdeci">volatile uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06287">S32K142.h:6287</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_ace19d9f0f8f3700c41bd78b9e767e92c"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ace19d9f0f8f3700c41bd78b9e767e92c">LPI2C_Type::SSR</a></div><div class="ttdeci">volatile uint32_t SSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05451">S32K142.h:5451</a></div></div>
<div class="ttc" id="group___c_a_n___peripheral___access___layer_html_ga29658d0ecefbb4bfdbb1d3ec87b9dbe4"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">CAN_RAMn_COUNT</a></div><div class="ttdeci">#define CAN_RAMn_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01006">S32K142.h:1006</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a0d8fc2cf6737398c501c733b835fd013"><div class="ttname"><a href="struct_p_o_r_t___type.html#a0d8fc2cf6737398c501c733b835fd013">PORT_Type::GICLR</a></div><div class="ttdeci">volatile uint32_t GICLR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08635">S32K142.h:8635</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_a65fa05a5f73f33435863e15ae0223369"><div class="ttname"><a href="struct_s_c_g___type.html#a65fa05a5f73f33435863e15ae0223369">SCG_Type::CLKOUTCNFG</a></div><div class="ttdeci">volatile uint32_t CLKOUTCNFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10949">S32K142.h:10949</a></div></div>
<div class="ttc" id="struct_s32___n_v_i_c___type_html"><div class="ttname"><a href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09277">S32K142.h:9277</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html_a373d07806eeee8c69e336650dda9ded3"><div class="ttname"><a href="struct_s_m_c___type.html#a373d07806eeee8c69e336650dda9ded3">SMC_Type::PMSTAT</a></div><div class="ttdeci">volatile const uint32_t PMSTAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11641">S32K142.h:11641</a></div></div>
<div class="ttc" id="group___f_t_f_c___peripheral___access___layer_html_ga70cc4456d44c6fd92935876e202d9382"><div class="ttname"><a href="group___f_t_f_c___peripheral___access___layer.html#ga70cc4456d44c6fd92935876e202d9382">FTFC_FCCOB_COUNT</a></div><div class="ttdeci">#define FTFC_FCCOB_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03844">S32K142.h:3844</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc">FTM3_Ch4_Ch5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00305">S32K142.h:305</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_ad5ec5c7f51a1cf8ae99ce85397fddbca"><div class="ttname"><a href="struct_a_d_c___type.html#ad5ec5c7f51a1cf8ae99ce85397fddbca">ADC_Type::CLP1</a></div><div class="ttdeci">volatile uint32_t CLP1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00381">S32K142.h:381</a></div></div>
<div class="ttc" id="group___c_r_c___peripheral___access___layer_html_ga4c3ab595a4fab17012b960ac751032e0"><div class="ttname"><a href="group___c_r_c___peripheral___access___layer.html#ga4c3ab595a4fab17012b960ac751032e0">CRC_MemMapPtr</a></div><div class="ttdeci">struct CRC_Type * CRC_MemMapPtr</div></div>
<div class="ttc" id="struct_e_i_m___type_html_abab43ee13229af015a04f2e84bdfee05"><div class="ttname"><a href="struct_e_i_m___type.html#abab43ee13229af015a04f2e84bdfee05">EIM_Type::WORD1</a></div><div class="ttdeci">volatile uint32_t WORD1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03256">S32K142.h:3256</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_a50d47daf79bc749faa16ad6e16927c61"><div class="ttname"><a href="struct_s_c_g___type.html#a50d47daf79bc749faa16ad6e16927c61">SCG_Type::SIRCCSR</a></div><div class="ttdeci">volatile uint32_t SIRCCSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10955">S32K142.h:10955</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00257">S32K142.h:257</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a7023434818d13fc0d19731bb86a84385"><div class="ttname"><a href="struct_a_d_c___type.html#a7023434818d13fc0d19731bb86a84385">ADC_Type::SC3</a></div><div class="ttdeci">volatile uint32_t SC3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00370">S32K142.h:370</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a664d6a0715d288f5847d17b22a4230ee"><div class="ttname"><a href="struct_f_t_m___type.html#a664d6a0715d288f5847d17b22a4230ee">FTM_Type::MOD_MIRROR</a></div><div class="ttdeci">volatile uint32_t MOD_MIRROR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04095">S32K142.h:4095</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a4231fcc2d2f03e898fe52edec0a8afcd"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a4231fcc2d2f03e898fe52edec0a8afcd">LPSPI_Type::TCR</a></div><div class="ttdeci">volatile uint32_t TCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06291">S32K142.h:6291</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html_a08203fde726a54b74b04ac5aa584441b"><div class="ttname"><a href="struct_r_c_m___type.html#a08203fde726a54b74b04ac5aa584441b">RCM_Type::RPC</a></div><div class="ttdeci">volatile uint32_t RPC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08807">S32K142.h:8807</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_aac81f829db0595e5f259b5473550b9c1"><div class="ttname"><a href="struct_r_t_c___type.html#aac81f829db0595e5f259b5473550b9c1">RTC_Type::LR</a></div><div class="ttdeci">volatile uint32_t LR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09095">S32K142.h:9095</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a57c22f5ded93156d12cef2833d8a5a45"><div class="ttname"><a href="struct_a_d_c___type.html#a57c22f5ded93156d12cef2833d8a5a45">ADC_Type::CLP3_OFS</a></div><div class="ttdeci">volatile uint32_t CLP3_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00386">S32K142.h:386</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00269">S32K142.h:269</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_aecf4c04595fd544b547ded0e511a568c"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#aecf4c04595fd544b547ded0e511a568c">LPSPI_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06275">S32K142.h:6275</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a9ab09f0911747e5a442704e7ad34fb2d"><div class="ttname"><a href="struct_m_s_c_m___type.html#a9ab09f0911747e5a442704e7ad34fb2d">MSCM_Type::CP0CFG0</a></div><div class="ttdeci">volatile const uint32_t CP0CFG0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07941">S32K142.h:7941</a></div></div>
<div class="ttc" id="group___m_p_u___peripheral___access___layer_html_ga3c9e3005f465d9c7fa3eac67cc8e2890"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#ga3c9e3005f465d9c7fa3eac67cc8e2890">MPU_RGDAAC_COUNT</a></div><div class="ttdeci">#define MPU_RGDAAC_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07625">S32K142.h:7625</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_ae668f1d519f3c9c90399c7ba6242e6d9"><div class="ttname"><a href="struct_m_c_m___type.html#ae668f1d519f3c9c90399c7ba6242e6d9">MCM_Type::ISCR</a></div><div class="ttdeci">volatile uint32_t ISCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07298">S32K142.h:7298</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00239">S32K142.h:239</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_aabb42a30c107405bc7c3ca21c1b62a55"><div class="ttname"><a href="struct_m_c_m___type.html#aabb42a30c107405bc7c3ca21c1b62a55">MCM_Type::LMFATR</a></div><div class="ttdeci">volatile const uint32_t LMFATR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07312">S32K142.h:7312</a></div></div>
<div class="ttc" id="group___g_p_i_o___peripheral___access___layer_html_ga9275f70cfdeadb6b6c69be29a471cb0b"><div class="ttname"><a href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a></div><div class="ttdeci">struct GPIO_Type * GPIO_MemMapPtr</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_ae424c80843c26ca6750524d3cb4bdc62"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ae424c80843c26ca6750524d3cb4bdc62">S32_SCB_Type::SHPR3</a></div><div class="ttdeci">volatile uint32_t SHPR3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10349">S32K142.h:10349</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a6abad4411d6724fd580ab27799cbb348"><div class="ttname"><a href="struct_a_d_c___type.html#a6abad4411d6724fd580ab27799cbb348">ADC_Type::USR_OFS</a></div><div class="ttdeci">volatile uint32_t USR_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00373">S32K142.h:373</a></div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a24d4c8befea46c6d47ef7167eba17285"><div class="ttname"><a href="struct_f_t_f_c___type.html#a24d4c8befea46c6d47ef7167eba17285">FTFC_Type::FSEC</a></div><div class="ttdeci">volatile const uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03851">S32K142.h:3851</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html_aec3ade4f343dbe131f826f4934bad943"><div class="ttname"><a href="struct_r_c_m___type.html#aec3ade4f343dbe131f826f4934bad943">RCM_Type::SSRS</a></div><div class="ttdeci">volatile uint32_t SSRS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08809">S32K142.h:8809</a></div></div>
<div class="ttc" id="group___s32___n_v_i_c___peripheral___access___layer_html_gabf2b9c5491194c9f7b346812702ce6af"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#gabf2b9c5491194c9f7b346812702ce6af">S32_NVIC_MemMapPtr</a></div><div class="ttdeci">struct S32_NVIC_Type * S32_NVIC_MemMapPtr</div></div>
<div class="ttc" id="group___p_c_c___peripheral___access___layer_html_ga2c925864ef60bd39b5c5c32beb9500f0"><div class="ttname"><a href="group___p_c_c___peripheral___access___layer.html#ga2c925864ef60bd39b5c5c32beb9500f0">PCC_PCCn_COUNT</a></div><div class="ttdeci">#define PCC_PCCn_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08211">S32K142.h:8211</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_acf9d937106921c5a17280d7d8425425f"><div class="ttname"><a href="struct_s_c_g___type.html#acf9d937106921c5a17280d7d8425425f">SCG_Type::VCCR</a></div><div class="ttdeci">volatile uint32_t VCCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10947">S32K142.h:10947</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8acec5abaef46914fb83dfed6cde5cd9a4"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8acec5abaef46914fb83dfed6cde5cd9a4">ERM_double_fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00259">S32K142.h:259</a></div></div>
<div class="ttc" id="group___s_c_g___peripheral___access___layer_html_ga219b6cd28834b21fd469092f7bfcaf17"><div class="ttname"><a href="group___s_c_g___peripheral___access___layer.html#ga219b6cd28834b21fd469092f7bfcaf17">SCG_MemMapPtr</a></div><div class="ttdeci">struct SCG_Type * SCG_MemMapPtr</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_ab7c35534225a1aae1c9121a1964fc40a"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#ab7c35534225a1aae1c9121a1964fc40a">FLEXIO_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03548">S32K142.h:3548</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a8aebc49f87aef56e59b251d22be36cca"><div class="ttname"><a href="struct_c_a_n___type.html#a8aebc49f87aef56e59b251d22be36cca">CAN_Type::RX15MASK</a></div><div class="ttdeci">volatile uint32_t RX15MASK</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01018">S32K142.h:1018</a></div></div>
<div class="ttc" id="struct_p_m_c___type_html_ab422bf378a7d7281047e6a0c96b1a2fd"><div class="ttname"><a href="struct_p_m_c___type.html#ab422bf378a7d7281047e6a0c96b1a2fd">PMC_Type::LPOTRIM</a></div><div class="ttdeci">volatile uint8_t LPOTRIM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08518">S32K142.h:8518</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_a4085a81856811f54bd389d4be8785093"><div class="ttname"><a href="struct_s_c_g___type.html#a4085a81856811f54bd389d4be8785093">SCG_Type::FIRCCSR</a></div><div class="ttdeci">volatile uint32_t FIRCCSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10959">S32K142.h:10959</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_afa8ba49c3c8db3ed2d7f4312226bad5e"><div class="ttname"><a href="struct_r_t_c___type.html#afa8ba49c3c8db3ed2d7f4312226bad5e">RTC_Type::CR</a></div><div class="ttdeci">volatile uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09093">S32K142.h:9093</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_ad334c2d954d936abf84cc4671695de6a"><div class="ttname"><a href="struct_d_m_a___type.html#ad334c2d954d936abf84cc4671695de6a">DMA_Type::MLOFFNO</a></div><div class="ttdeci">volatile uint32_t MLOFFNO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02349">S32K142.h:2349</a></div></div>
<div class="ttc" id="group___e_r_m___peripheral___access___layer_html_ga00b04fa1d6315ec7d27691bb82b94025"><div class="ttname"><a href="group___e_r_m___peripheral___access___layer.html#ga00b04fa1d6315ec7d27691bb82b94025">ERM_MemMapPtr</a></div><div class="ttdeci">struct ERM_Type * ERM_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00260">S32K142.h:260</a></div></div>
<div class="ttc" id="struct_m_p_u___type_html_a106bf94fb6bbc4fb74ed4fd7604ffea1"><div class="ttname"><a href="struct_m_p_u___type.html#a106bf94fb6bbc4fb74ed4fd7604ffea1">MPU_Type::EAR</a></div><div class="ttdeci">volatile const uint32_t EAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07632">S32K142.h:7632</a></div></div>
<div class="ttc" id="group___c_m_p___peripheral___access___layer_html_gad7bff9ded6421471c40ec46ca6c69e64"><div class="ttname"><a href="group___c_m_p___peripheral___access___layer.html#gad7bff9ded6421471c40ec46ca6c69e64">CMP_MemMapPtr</a></div><div class="ttdeci">struct CMP_Type * CMP_MemMapPtr</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a2bed29a2c167de62d2b4aa47d697a1ca"><div class="ttname"><a href="struct_s_c_g___type.html#a2bed29a2c167de62d2b4aa47d697a1ca">SCG_Type::SPLLCFG</a></div><div class="ttdeci">volatile uint32_t SPLLCFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10965">S32K142.h:10965</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad">FTM2_Ch2_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00298">S32K142.h:298</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html_a71658dd65c131b6aff26b6196a359dd5"><div class="ttname"><a href="struct_r_c_m___type.html#a71658dd65c131b6aff26b6196a359dd5">RCM_Type::SRS</a></div><div class="ttdeci">volatile const uint32_t SRS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08806">S32K142.h:8806</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00221">S32K142.h:221</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a5a1d353500881801bebc09517931b206"><div class="ttname"><a href="struct_f_t_m___type.html#a5a1d353500881801bebc09517931b206">FTM_Type::PAIR3DEADTIME</a></div><div class="ttdeci">volatile uint32_t PAIR3DEADTIME</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04093">S32K142.h:4093</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a6a23346a736e03067845307349d7afdf"><div class="ttname"><a href="struct_m_s_c_m___type.html#a6a23346a736e03067845307349d7afdf">MSCM_Type::CP0COUNT</a></div><div class="ttdeci">volatile const uint32_t CP0COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07940">S32K142.h:7940</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a1a8e102cede24da7a795850f2e698877"><div class="ttname"><a href="struct_c_a_n___type.html#a1a8e102cede24da7a795850f2e698877">CAN_Type::PL2_PLMASK_HI</a></div><div class="ttdeci">volatile uint32_t PL2_PLMASK_HI</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01046">S32K142.h:1046</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00216">S32K142.h:216</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html"><div class="ttname"><a href="struct_l_p_s_p_i___type.html">LPSPI_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06273">S32K142.h:6273</a></div></div>
<div class="ttc" id="group___m_p_u___peripheral___access___layer_html_ga50a1987748ccc3a679c3c470c8a0e6f7"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#ga50a1987748ccc3a679c3c470c8a0e6f7">MPU_RGD_COUNT</a></div><div class="ttdeci">#define MPU_RGD_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07624">S32K142.h:7624</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a3267e2a9d41a0e0e4e4b6b3184f6caf6"><div class="ttname"><a href="struct_d_m_a___type.html#a3267e2a9d41a0e0e4e4b6b3184f6caf6">DMA_Type::SADDR</a></div><div class="ttdeci">volatile uint32_t SADDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02344">S32K142.h:2344</a></div></div>
<div class="ttc" id="group___s32___n_v_i_c___peripheral___access___layer_html_ga2799389a071f74c38615c0df0ee49789"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2799389a071f74c38615c0df0ee49789">S32_NVIC_ICPR_COUNT</a></div><div class="ttdeci">#define S32_NVIC_ICPR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09272">S32K142.h:9272</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a2b4d2c05ad8e7369a5e413ca4e2bf739"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a2b4d2c05ad8e7369a5e413ca4e2bf739">LPI2C_Type::SRDR</a></div><div class="ttdeci">volatile const uint32_t SRDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05465">S32K142.h:5465</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a59e287a993a9a536affdfff96bf1052f"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a59e287a993a9a536affdfff96bf1052f">S32_SCB_Type::SHCSR</a></div><div class="ttdeci">volatile uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10350">S32K142.h:10350</a></div></div>
<div class="ttc" id="struct_c_s_e___p_r_a_m___type_html_a0862b2c4d6e317af19b31b5b5299d9a7"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#a0862b2c4d6e317af19b31b5b5299d9a7">CSE_PRAM_Type::DATA_8HL</a></div><div class="ttdeci">volatile uint8_t DATA_8HL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02225">S32K142.h:2225</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_aa3398349aaef55ca8c9c83c475aa046a"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#aa3398349aaef55ca8c9c83c475aa046a">LPSPI_Type::IER</a></div><div class="ttdeci">volatile uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06279">S32K142.h:6279</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a870d697614b8c0afb925ba714d7c3a08"><div class="ttname"><a href="struct_m_s_c_m___type.html#a870d697614b8c0afb925ba714d7c3a08">MSCM_Type::CPxCFG1</a></div><div class="ttdeci">volatile const uint32_t CPxCFG1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07934">S32K142.h:7934</a></div></div>
<div class="ttc" id="group___d_m_a_m_u_x___peripheral___access___layer_html_ga142bd4d929a1397622dd8a716558f3bb"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga142bd4d929a1397622dd8a716558f3bb">DMAMUX_CHCFG_COUNT</a></div><div class="ttdeci">#define DMAMUX_CHCFG_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03182">S32K142.h:3182</a></div></div>
<div class="ttc" id="group___f_l_e_x_i_o___peripheral___access___layer_html_ga94759a6d0a800e1b6db8263fd03ffd26"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga94759a6d0a800e1b6db8263fd03ffd26">FLEXIO_SHIFTBUF_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTBUF_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03538">S32K142.h:3538</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a1f0b1755e53d42e230ff5bc0c2f8d640"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a1f0b1755e53d42e230ff5bc0c2f8d640">S32_SCB_Type::FPCAR</a></div><div class="ttdeci">volatile uint32_t FPCAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10361">S32K142.h:10361</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a80c19da1cd4893b5f10a8f84d29f66e5"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a80c19da1cd4893b5f10a8f84d29f66e5">S32_SCB_Type::CPACR</a></div><div class="ttdeci">volatile uint32_t CPACR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10358">S32K142.h:10358</a></div></div>
<div class="ttc" id="struct_p_d_b___type_html_ad65eff76e0930e61be7223eaf009971c"><div class="ttname"><a href="struct_p_d_b___type.html#ad65eff76e0930e61be7223eaf009971c">PDB_Type::PODLY</a></div><div class="ttdeci">volatile uint32_t PODLY</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08333">S32K142.h:8333</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_ae254db696c9e3ac2682a95c89b5830d5"><div class="ttname"><a href="struct_s_i_m___type.html#ae254db696c9e3ac2682a95c89b5830d5">SIM_Type::MISCTRL0</a></div><div class="ttdeci">volatile uint32_t MISCTRL0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11293">S32K142.h:11293</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a775688b9b241fc777d0e13ed941c1609"><div class="ttname"><a href="struct_f_t_m___type.html#a775688b9b241fc777d0e13ed941c1609">FTM_Type::SWOCTRL</a></div><div class="ttdeci">volatile uint32_t SWOCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04084">S32K142.h:4084</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_afad7be4e8a40c4f0b3b709814ee88a3e"><div class="ttname"><a href="struct_s32___s_c_b___type.html#afad7be4e8a40c4f0b3b709814ee88a3e">S32_SCB_Type::FPCCR</a></div><div class="ttdeci">volatile uint32_t FPCCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10360">S32K142.h:10360</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_a629b710856957655a34fe5f2c9c4839e"><div class="ttname"><a href="struct_r_t_c___type.html#a629b710856957655a34fe5f2c9c4839e">RTC_Type::TAR</a></div><div class="ttdeci">volatile uint32_t TAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09091">S32K142.h:9091</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_af3df8542249fc4cd9b760ad407477a3f"><div class="ttname"><a href="struct_c_a_n___type.html#af3df8542249fc4cd9b760ad407477a3f">CAN_Type::WMBn_D03</a></div><div class="ttdeci">volatile const uint32_t WMBn_D03</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01051">S32K142.h:1051</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_ad146ad61097c765cbf69fe3f3f3411e7"><div class="ttname"><a href="struct_c_a_n___type.html#ad146ad61097c765cbf69fe3f3f3411e7">CAN_Type::WMBn_CS</a></div><div class="ttdeci">volatile const uint32_t WMBn_CS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01049">S32K142.h:1049</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8">FTFC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00243">S32K142.h:243</a></div></div>
<div class="ttc" id="struct_e_w_m___type_html_a791cc004560cbd4e8122abff4b5b1fe9"><div class="ttname"><a href="struct_e_w_m___type.html#a791cc004560cbd4e8122abff4b5b1fe9">EWM_Type::CTRL</a></div><div class="ttdeci">volatile uint8_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03440">S32K142.h:3440</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_af4ca5278a602c650ad3f47e04a60ec7f"><div class="ttname"><a href="struct_a_d_c___type.html#af4ca5278a602c650ad3f47e04a60ec7f">ADC_Type::BASE_OFS</a></div><div class="ttdeci">volatile uint32_t BASE_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00371">S32K142.h:371</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_aff5b132638c3492e41f42511c706ba35"><div class="ttname"><a href="struct_f_t_m___type.html#aff5b132638c3492e41f42511c706ba35">FTM_Type::CnV</a></div><div class="ttdeci">volatile uint32_t CnV</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04064">S32K142.h:4064</a></div></div>
<div class="ttc" id="struct_c_m_p___type_html_af67bf007beafe1e9a4f0972f4953296a"><div class="ttname"><a href="struct_c_m_p___type.html#af67bf007beafe1e9a4f0972f4953296a">CMP_Type::C0</a></div><div class="ttdeci">volatile uint32_t C0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01827">S32K142.h:1827</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a36d8f22d7db98a323afe2d7c875ac4f9"><div class="ttname"><a href="struct_s_i_m___type.html#a36d8f22d7db98a323afe2d7c875ac4f9">SIM_Type::UIDMH</a></div><div class="ttdeci">volatile const uint32_t UIDMH</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11301">S32K142.h:11301</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a523823994078ad514e107ecaac96fcd0"><div class="ttname"><a href="struct_c_a_n___type.html#a523823994078ad514e107ecaac96fcd0">CAN_Type::CTRL2_PN</a></div><div class="ttdeci">volatile uint32_t CTRL2_PN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01038">S32K142.h:1038</a></div></div>
<div class="ttc" id="group___l_p_i_t___peripheral___access___layer_html_ga04469fd3aacdd5027857a0a06105b96a"><div class="ttname"><a href="group___l_p_i_t___peripheral___access___layer.html#ga04469fd3aacdd5027857a0a06105b96a">LPIT_MemMapPtr</a></div><div class="ttdeci">struct LPIT_Type * LPIT_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00270">S32K142.h:270</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html_acc539c9ddc2ca217f7977155acbead90"><div class="ttname"><a href="struct_c_r_c___type.html#acc539c9ddc2ca217f7977155acbead90">CRC_Type::CTRL</a></div><div class="ttdeci">volatile uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02091">S32K142.h:2091</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a286fb3fad9077f9c1e637ded2902d8d2"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a286fb3fad9077f9c1e637ded2902d8d2">S32_SCB_Type::CFSR</a></div><div class="ttdeci">volatile uint32_t CFSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10351">S32K142.h:10351</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09088">S32K142.h:9088</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c">FTM2_Ch6_Ch7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00300">S32K142.h:300</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a16b833c696101bf1abe520ee7dacf8d3"><div class="ttname"><a href="struct_d_m_a___type.html#a16b833c696101bf1abe520ee7dacf8d3">DMA_Type::CEEI</a></div><div class="ttdeci">volatile uint8_t CEEI</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02324">S32K142.h:2324</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_aecf4c04595fd544b547ded0e511a568c"><div class="ttname"><a href="struct_s_c_g___type.html#aecf4c04595fd544b547ded0e511a568c">SCG_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10943">S32K142.h:10943</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_aa806888c6453a40e643f206738e44f4c"><div class="ttname"><a href="struct_c_a_n___type.html#aa806888c6453a40e643f206738e44f4c">CAN_Type::IMASK1</a></div><div class="ttdeci">volatile uint32_t IMASK1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01022">S32K142.h:1022</a></div></div>
<div class="ttc" id="struct_p_m_c___type_html"><div class="ttname"><a href="struct_p_m_c___type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08513">S32K142.h:8513</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a92ae77f4b8d3a823bdea4f26e586d52e"><div class="ttname"><a href="struct_f_t_m___type.html#a92ae77f4b8d3a823bdea4f26e586d52e">FTM_Type::FILTER</a></div><div class="ttdeci">volatile uint32_t FILTER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04077">S32K142.h:4077</a></div></div>
<div class="ttc" id="struct_e_w_m___type_html_a285bf55f750d760a0594f2268793a8b4"><div class="ttname"><a href="struct_e_w_m___type.html#a285bf55f750d760a0594f2268793a8b4">EWM_Type::CMPL</a></div><div class="ttdeci">volatile uint8_t CMPL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03442">S32K142.h:3442</a></div></div>
<div class="ttc" id="group___m_c_m___peripheral___access___layer_html_gad6061cc2e68f7c03970d2f22222ce817"><div class="ttname"><a href="group___m_c_m___peripheral___access___layer.html#gad6061cc2e68f7c03970d2f22222ce817">MCM_MemMapPtr</a></div><div class="ttdeci">struct MCM_Type * MCM_MemMapPtr</div></div>
<div class="ttc" id="struct_c_r_c___type_html_ae45f1ff81f54156421905fa2f09b2ab5"><div class="ttname"><a href="struct_c_r_c___type.html#ae45f1ff81f54156421905fa2f09b2ab5">CRC_Type::LL</a></div><div class="ttdeci">volatile uint8_t LL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02084">S32K142.h:2084</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_aabe574618303c04161b15ce38a004a47"><div class="ttname"><a href="struct_a_d_c___type.html#aabe574618303c04161b15ce38a004a47">ADC_Type::SC2</a></div><div class="ttdeci">volatile uint32_t SC2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00369">S32K142.h:369</a></div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a6e850c3266baa6da1d6a6d356d801db7"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a6e850c3266baa6da1d6a6d356d801db7">LPUART_Type::PINCFG</a></div><div class="ttdeci">volatile uint32_t PINCFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06772">S32K142.h:6772</a></div></div>
<div class="ttc" id="struct_m_p_u___type_html_afd8519789dcb2660ca6b3c2de3aaf998"><div class="ttname"><a href="struct_m_p_u___type.html#afd8519789dcb2660ca6b3c2de3aaf998">MPU_Type::WORD3</a></div><div class="ttdeci">volatile uint32_t WORD3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07644">S32K142.h:7644</a></div></div>
<div class="ttc" id="struct_l_m_e_m___type_html_a6a3774fec4111f1e335f3ad6d74d228c"><div class="ttname"><a href="struct_l_m_e_m___type.html#a6a3774fec4111f1e335f3ad6d74d228c">LMEM_Type::PCCSAR</a></div><div class="ttdeci">volatile uint32_t PCCSAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05219">S32K142.h:5219</a></div></div>
<div class="ttc" id="struct_p_d_b___type_html_a80073f386a63fb2eb30dc08195e6d810"><div class="ttname"><a href="struct_p_d_b___type.html#a80073f386a63fb2eb30dc08195e6d810">PDB_Type::MOD</a></div><div class="ttdeci">volatile uint32_t MOD</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08322">S32K142.h:8322</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a0124538c41e84a3f291d454e4d56ec7a"><div class="ttname"><a href="struct_a_d_c___type.html#a0124538c41e84a3f291d454e4d56ec7a">ADC_Type::XOFS</a></div><div class="ttdeci">volatile uint32_t XOFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00374">S32K142.h:374</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html_a67c2daf4df64087e07db7a8e67e7a49d"><div class="ttname"><a href="struct_c_r_c___type.html#a67c2daf4df64087e07db7a8e67e7a49d">CRC_Type::HL</a></div><div class="ttdeci">volatile uint8_t HL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02086">S32K142.h:2086</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a84b46bae6493a73989b62460e1a14bd2"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a84b46bae6493a73989b62460e1a14bd2">LPI2C_Type::MTDR</a></div><div class="ttdeci">volatile uint32_t MTDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05446">S32K142.h:5446</a></div></div>
<div class="ttc" id="struct_l_m_e_m___type_html_ad6d33bf603c8d5c029ed4db88c587d7a"><div class="ttname"><a href="struct_l_m_e_m___type.html#ad6d33bf603c8d5c029ed4db88c587d7a">LMEM_Type::PCCRMR</a></div><div class="ttdeci">volatile uint32_t PCCRMR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05222">S32K142.h:5222</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00240">S32K142.h:240</a></div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a57eaa9587d4326281b8af83852b5db89"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a57eaa9587d4326281b8af83852b5db89">FLEXIO_Type::SHIFTERR</a></div><div class="ttdeci">volatile uint32_t SHIFTERR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03553">S32K142.h:3553</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a8c98b63dea8e8ab6a4e84c7ab8d589b0"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a8c98b63dea8e8ab6a4e84c7ab8d589b0">LPI2C_Type::MCCR1</a></div><div class="ttdeci">volatile uint32_t MCCR1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05442">S32K142.h:5442</a></div></div>
<div class="ttc" id="struct_s32___sys_tick___type_html_a446eda0fdd620669276017c4f32f0926"><div class="ttname"><a href="struct_s32___sys_tick___type.html#a446eda0fdd620669276017c4f32f0926">S32_SysTick_Type::CSR</a></div><div class="ttdeci">volatile uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10842">S32K142.h:10842</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_acc91338dce9a3be26214f3f974fd2548"><div class="ttname"><a href="struct_f_t_m___type.html#acc91338dce9a3be26214f3f974fd2548">FTM_Type::PAIR2DEADTIME</a></div><div class="ttdeci">volatile uint32_t PAIR2DEADTIME</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04091">S32K142.h:4091</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a0cf0c4637831461dbcb36607da2782fb"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a0cf0c4637831461dbcb36607da2782fb">LPI2C_Type::MFSR</a></div><div class="ttdeci">volatile const uint32_t MFSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05445">S32K142.h:5445</a></div></div>
<div class="ttc" id="struct_p_c_c___type_html"><div class="ttname"><a href="struct_p_c_c___type.html">PCC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08214">S32K142.h:8214</a></div></div>
<div class="ttc" id="struct_e_w_m___type_html"><div class="ttname"><a href="struct_e_w_m___type.html">EWM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03439">S32K142.h:3439</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_ad17c902a0cbf659b39ad100720c905d6"><div class="ttname"><a href="struct_s_c_g___type.html#ad17c902a0cbf659b39ad100720c905d6">SCG_Type::SPLLCSR</a></div><div class="ttdeci">volatile uint32_t SPLLCSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10963">S32K142.h:10963</a></div></div>
<div class="ttc" id="struct_p_d_b___type_html_aeebbf48356ed94477140e7bd8934811e"><div class="ttname"><a href="struct_p_d_b___type.html#aeebbf48356ed94477140e7bd8934811e">PDB_Type::DLY1</a></div><div class="ttdeci">volatile uint16_t DLY1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08336">S32K142.h:8336</a></div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_aed5f8ab1b1ad0cfc8d8d2f7e067e46aa"><div class="ttname"><a href="struct_l_p_i_t___type.html#aed5f8ab1b1ad0cfc8d8d2f7e067e46aa">LPIT_Type::MIER</a></div><div class="ttdeci">volatile uint32_t MIER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06058">S32K142.h:6058</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a7b32cd234ba4a96c61d74b0bf618c2d6"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a7b32cd234ba4a96c61d74b0bf618c2d6">S32_SCB_Type::HFSR</a></div><div class="ttdeci">volatile uint32_t HFSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10352">S32K142.h:10352</a></div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_acc539c9ddc2ca217f7977155acbead90"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#acc539c9ddc2ca217f7977155acbead90">FLEXIO_Type::CTRL</a></div><div class="ttdeci">volatile uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03550">S32K142.h:3550</a></div></div>
<div class="ttc" id="group___f_l_e_x_i_o___peripheral___access___layer_html_ga1074fc1e6d1d57fabb786734209ac775"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga1074fc1e6d1d57fabb786734209ac775">FLEXIO_SHIFTBUFBBS_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTBUFBBS_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03541">S32K142.h:3541</a></div></div>
<div class="ttc" id="struct_c_m_p___type_html"><div class="ttname"><a href="struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01826">S32K142.h:1826</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a68ed0907f054e340efe31f7275ab3a8e"><div class="ttname"><a href="struct_m_s_c_m___type.html#a68ed0907f054e340efe31f7275ab3a8e">MSCM_Type::CPxCFG2</a></div><div class="ttdeci">volatile const uint32_t CPxCFG2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07935">S32K142.h:7935</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_ab1a78b7b4e4789c9a26f65bc14a15626"><div class="ttname"><a href="struct_c_a_n___type.html#ab1a78b7b4e4789c9a26f65bc14a15626">CAN_Type::TIMER</a></div><div class="ttdeci">volatile uint32_t TIMER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01014">S32K142.h:1014</a></div></div>
<div class="ttc" id="group___e_w_m___peripheral___access___layer_html_ga8c6d5c20c0d2bce4882678dc99f5f89a"><div class="ttname"><a href="group___e_w_m___peripheral___access___layer.html#ga8c6d5c20c0d2bce4882678dc99f5f89a">EWM_MemMapPtr</a></div><div class="ttdeci">struct EWM_Type * EWM_MemMapPtr</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a3a8b3cb1387d805a5dfe464feadfe289"><div class="ttname"><a href="struct_r_t_c___type.html#a3a8b3cb1387d805a5dfe464feadfe289">RTC_Type::TSR</a></div><div class="ttdeci">volatile uint32_t TSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09089">S32K142.h:9089</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a50d7f45888ea0f83a4ebb27c024b5c22"><div class="ttname"><a href="struct_f_t_m___type.html#a50d7f45888ea0f83a4ebb27c024b5c22">FTM_Type::COMBINE</a></div><div class="ttdeci">volatile uint32_t COMBINE</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04072">S32K142.h:4072</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a0461af88069f8e28204eae5bc7f043cd"><div class="ttname"><a href="struct_m_s_c_m___type.html#a0461af88069f8e28204eae5bc7f043cd">MSCM_Type::CPxCFG3</a></div><div class="ttdeci">volatile const uint32_t CPxCFG3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07936">S32K142.h:7936</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00274">S32K142.h:274</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_afa8ba49c3c8db3ed2d7f4312226bad5e"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#afa8ba49c3c8db3ed2d7f4312226bad5e">LPSPI_Type::CR</a></div><div class="ttdeci">volatile uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06277">S32K142.h:6277</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_a525cf437dbeeb1c2d1990f35fe57cc81"><div class="ttname"><a href="struct_s_c_g___type.html#a525cf437dbeeb1c2d1990f35fe57cc81">SCG_Type::FIRCCFG</a></div><div class="ttdeci">volatile uint32_t FIRCCFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10961">S32K142.h:10961</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a427b7d0a0948f7522cb759a019bd3a32"><div class="ttname"><a href="struct_p_o_r_t___type.html#a427b7d0a0948f7522cb759a019bd3a32">PORT_Type::DFWR</a></div><div class="ttdeci">volatile uint32_t DFWR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08642">S32K142.h:8642</a></div></div>
<div class="ttc" id="group___f_l_e_x_i_o___peripheral___access___layer_html_ga3290fd2e6e3c063a89827141f0d8f169"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3290fd2e6e3c063a89827141f0d8f169">FLEXIO_TIMCTL_COUNT</a></div><div class="ttdeci">#define FLEXIO_TIMCTL_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03542">S32K142.h:3542</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00227">S32K142.h:227</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a3b5ae6b6044cf08383708ddf52a67259"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a3b5ae6b6044cf08383708ddf52a67259">LPSPI_Type::RSR</a></div><div class="ttdeci">volatile const uint32_t RSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06294">S32K142.h:6294</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a4fef1318486b1b40aa3089f201d81b2e"><div class="ttname"><a href="struct_a_d_c___type.html#a4fef1318486b1b40aa3089f201d81b2e">ADC_Type::CLPX</a></div><div class="ttdeci">volatile uint32_t CLPX</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00383">S32K142.h:383</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c">FTM1_Ch6_Ch7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00294">S32K142.h:294</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html"><div class="ttname"><a href="struct_m_c_m___type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07293">S32K142.h:7293</a></div></div>
<div class="ttc" id="group___s_m_c___peripheral___access___layer_html_ga37188a60163a816cb6fa751b2400d9ee"><div class="ttname"><a href="group___s_m_c___peripheral___access___layer.html#ga37188a60163a816cb6fa751b2400d9ee">SMC_MemMapPtr</a></div><div class="ttdeci">struct SMC_Type * SMC_MemMapPtr</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ad85fa46cd23135ac4c665f64bdf4b4e4"><div class="ttname"><a href="struct_d_m_a___type.html#ad85fa46cd23135ac4c665f64bdf4b4e4">DMA_Type::ELINKNO</a></div><div class="ttdeci">volatile uint16_t ELINKNO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02356">S32K142.h:2356</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00268">S32K142.h:268</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a800a055380906befe581d0e6a17e2de4"><div class="ttname"><a href="struct_m_s_c_m___type.html#a800a055380906befe581d0e6a17e2de4">MSCM_Type::CP0CFG3</a></div><div class="ttdeci">volatile const uint32_t CP0CFG3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07944">S32K142.h:7944</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_aeb444249982c2c57baeef43e72fd67a9"><div class="ttname"><a href="struct_s_c_g___type.html#aeb444249982c2c57baeef43e72fd67a9">SCG_Type::HCCR</a></div><div class="ttdeci">volatile uint32_t HCCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10948">S32K142.h:10948</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a448da8e002b8a3ebd642fbf48bbdc6c5"><div class="ttname"><a href="struct_f_t_m___type.html#a448da8e002b8a3ebd642fbf48bbdc6c5">FTM_Type::HCR</a></div><div class="ttdeci">volatile uint32_t HCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04086">S32K142.h:4086</a></div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_ad84de42eac5ef1981fcb0a068005c10b"><div class="ttname"><a href="struct_w_d_o_g___type.html#ad84de42eac5ef1981fcb0a068005c10b">WDOG_Type::CS</a></div><div class="ttdeci">volatile uint32_t CS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11849">S32K142.h:11849</a></div></div>
<div class="ttc" id="group___f_l_e_x_i_o___peripheral___access___layer_html_gaa94734dbae28741815d51536078cb652"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#gaa94734dbae28741815d51536078cb652">FLEXIO_SHIFTCTL_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTCTL_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03536">S32K142.h:3536</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a0ccc5646ce88c58224e8c2ba7d4d89f2"><div class="ttname"><a href="struct_d_m_a___type.html#a0ccc5646ce88c58224e8c2ba7d4d89f2">DMA_Type::CSR</a></div><div class="ttdeci">volatile uint16_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02360">S32K142.h:2360</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_aaeddf37501b77a9840058e3aea6d8619"><div class="ttname"><a href="struct_s32___s_c_b___type.html#aaeddf37501b77a9840058e3aea6d8619">S32_SCB_Type::ACTLR</a></div><div class="ttdeci">volatile uint32_t ACTLR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10339">S32K142.h:10339</a></div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a57c171b668adfe377720d6f2f9e03b2d"><div class="ttname"><a href="struct_f_t_f_c___type.html#a57c171b668adfe377720d6f2f9e03b2d">FTFC_Type::FCNFG</a></div><div class="ttdeci">volatile uint8_t FCNFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03850">S32K142.h:3850</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a366ba5cd3585ed025cc4386b9a8ceff6"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a366ba5cd3585ed025cc4386b9a8ceff6">LPSPI_Type::DMR0</a></div><div class="ttdeci">volatile uint32_t DMR0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06284">S32K142.h:6284</a></div></div>
<div class="ttc" id="group___l_p_i2_c___peripheral___access___layer_html_ga3cacc94cce26bfc1d686e0105da1afa2"><div class="ttname"><a href="group___l_p_i2_c___peripheral___access___layer.html#ga3cacc94cce26bfc1d686e0105da1afa2">LPI2C_MemMapPtr</a></div><div class="ttdeci">struct LPI2C_Type * LPI2C_MemMapPtr</div></div>
<div class="ttc" id="struct_d_m_a___type_html_afa8ba49c3c8db3ed2d7f4312226bad5e"><div class="ttname"><a href="struct_d_m_a___type.html#afa8ba49c3c8db3ed2d7f4312226bad5e">DMA_Type::CR</a></div><div class="ttdeci">volatile uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02318">S32K142.h:2318</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a57822080261c6ab1ffb45b6cdcc396e0"><div class="ttname"><a href="struct_p_o_r_t___type.html#a57822080261c6ab1ffb45b6cdcc396e0">PORT_Type::DFER</a></div><div class="ttdeci">volatile uint32_t DFER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08640">S32K142.h:8640</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_acd2d7c44b261ff6862bd0f7685c797d1"><div class="ttname"><a href="struct_l_p_i2_c___type.html#acd2d7c44b261ff6862bd0f7685c797d1">LPI2C_Type::SASR</a></div><div class="ttdeci">volatile const uint32_t SASR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05460">S32K142.h:5460</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_a7b52a87024bdc2455fd76603df87eb48"><div class="ttname"><a href="struct_m_c_m___type.html#a7b52a87024bdc2455fd76603df87eb48">MCM_Type::CPCR</a></div><div class="ttdeci">volatile uint32_t CPCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07297">S32K142.h:7297</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a58f3e2cfe7aebe5f96a1ba07813384ba"><div class="ttname"><a href="struct_f_t_m___type.html#a58f3e2cfe7aebe5f96a1ba07813384ba">FTM_Type::PAIR0DEADTIME</a></div><div class="ttdeci">volatile uint32_t PAIR0DEADTIME</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04087">S32K142.h:4087</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a7caaf6ca70b254480ec9189444f98107"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a7caaf6ca70b254480ec9189444f98107">LPSPI_Type::FSR</a></div><div class="ttdeci">volatile const uint32_t FSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06290">S32K142.h:6290</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00242">S32K142.h:242</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_ad28a0500e0915c5d70f46cafec4996e2"><div class="ttname"><a href="struct_s_i_m___type.html#ad28a0500e0915c5d70f46cafec4996e2">SIM_Type::UIDH</a></div><div class="ttdeci">volatile const uint32_t UIDH</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11300">S32K142.h:11300</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_a606ca8f9cfd1d2fedbf70b7a116be45f"><div class="ttname"><a href="struct_s_c_g___type.html#a606ca8f9cfd1d2fedbf70b7a116be45f">SCG_Type::RCCR</a></div><div class="ttdeci">volatile uint32_t RCCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10946">S32K142.h:10946</a></div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06768">S32K142.h:6768</a></div></div>
<div class="ttc" id="struct_w_d_o_g___type_html"><div class="ttname"><a href="struct_w_d_o_g___type.html">WDOG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11848">S32K142.h:11848</a></div></div>
<div class="ttc" id="group___c_a_n___peripheral___access___layer_html_gaf43c8a3f50f289b5bb877205570ac1cc"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#gaf43c8a3f50f289b5bb877205570ac1cc">CAN_RXIMR_COUNT</a></div><div class="ttdeci">#define CAN_RXIMR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01007">S32K142.h:1007</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_ab48136e50bd4f95d4675b7d98960cc3f"><div class="ttname"><a href="struct_s_c_g___type.html#ab48136e50bd4f95d4675b7d98960cc3f">SCG_Type::SPLLDIV</a></div><div class="ttdeci">volatile uint32_t SPLLDIV</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10964">S32K142.h:10964</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_ae72cefa5698c49a76dfc3f7e6008f738"><div class="ttname"><a href="struct_s_c_g___type.html#ae72cefa5698c49a76dfc3f7e6008f738">SCG_Type::SOSCDIV</a></div><div class="ttdeci">volatile uint32_t SOSCDIV</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10952">S32K142.h:10952</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_affb3e71b226d76f7277b27d968e2bcd7"><div class="ttname"><a href="struct_f_t_m___type.html#affb3e71b226d76f7277b27d968e2bcd7">FTM_Type::INVCTRL</a></div><div class="ttdeci">volatile uint32_t INVCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04083">S32K142.h:4083</a></div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a4f4054db5c2d0d14b91bbd18c1a23f6b"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a4f4054db5c2d0d14b91bbd18c1a23f6b">FLEXIO_Type::PIN</a></div><div class="ttdeci">volatile const uint32_t PIN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03551">S32K142.h:3551</a></div></div>
<div class="ttc" id="struct_e_w_m___type_html_a44575cd6d91478e11b5651f94de90a88"><div class="ttname"><a href="struct_e_w_m___type.html#a44575cd6d91478e11b5651f94de90a88">EWM_Type::CMPH</a></div><div class="ttdeci">volatile uint8_t CMPH</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03443">S32K142.h:3443</a></div></div>
<div class="ttc" id="group___m_p_u___peripheral___access___layer_html_gaede95f5b619d44a23385d208d8463ee6"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#gaede95f5b619d44a23385d208d8463ee6">MPU_EAR_EDR_COUNT</a></div><div class="ttdeci">#define MPU_EAR_EDR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07623">S32K142.h:7623</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf">FTM2_Ch0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00297">S32K142.h:297</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a91451b20f8f32132ea1bd405eb63d52f"><div class="ttname"><a href="struct_g_p_i_o___type.html#a91451b20f8f32132ea1bd405eb63d52f">GPIO_Type::PDIR</a></div><div class="ttdeci">volatile const uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05113">S32K142.h:5113</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html_a253c20a0543cb8bff2db08f268ae0fd5"><div class="ttname"><a href="struct_s_i_m___type.html#a253c20a0543cb8bff2db08f268ae0fd5">SIM_Type::ADCOPT</a></div><div class="ttdeci">volatile uint32_t ADCOPT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11291">S32K142.h:11291</a></div></div>
<div class="ttc" id="group___a_i_p_s___peripheral___access___layer_html_ga87c70c8b8ae4bd5c488bd1e36989719c"><div class="ttname"><a href="group___a_i_p_s___peripheral___access___layer.html#ga87c70c8b8ae4bd5c488bd1e36989719c">AIPS_MemMapPtr</a></div><div class="ttdeci">struct AIPS_Type * AIPS_MemMapPtr</div></div>
<div class="ttc" id="struct_e_r_m___type_html"><div class="ttname"><a href="struct_e_r_m___type.html">ERM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03333">S32K142.h:3333</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_adc076b55b867eb88152909ce7addee9d"><div class="ttname"><a href="struct_d_m_a___type.html#adc076b55b867eb88152909ce7addee9d">DMA_Type::SEEI</a></div><div class="ttdeci">volatile uint8_t SEEI</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02325">S32K142.h:2325</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d">FTM0_Ch0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00285">S32K142.h:285</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a40e05a8c665341a31eb5910f88922e55"><div class="ttname"><a href="struct_c_a_n___type.html#a40e05a8c665341a31eb5910f88922e55">CAN_Type::WU_MTC</a></div><div class="ttdeci">volatile uint32_t WU_MTC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01039">S32K142.h:1039</a></div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_ab7c35534225a1aae1c9121a1964fc40a"><div class="ttname"><a href="struct_l_p_i_t___type.html#ab7c35534225a1aae1c9121a1964fc40a">LPIT_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06054">S32K142.h:6054</a></div></div>
<div class="ttc" id="group___a_i_p_s___peripheral___access___layer_html_ga1eb778bc7ddf0465c7951b4f172b958b"><div class="ttname"><a href="group___a_i_p_s___peripheral___access___layer.html#ga1eb778bc7ddf0465c7951b4f172b958b">AIPS_OPACR_COUNT</a></div><div class="ttdeci">#define AIPS_OPACR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00658">S32K142.h:658</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a41536b27cf815e400faa65612ade73e5"><div class="ttname"><a href="struct_a_d_c___type.html#a41536b27cf815e400faa65612ade73e5">ADC_Type::G</a></div><div class="ttdeci">volatile uint32_t G</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00376">S32K142.h:376</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00234">S32K142.h:234</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_aff98f2c9efb445aeaa8dd40161eb762f"><div class="ttname"><a href="struct_d_m_a___type.html#aff98f2c9efb445aeaa8dd40161eb762f">DMA_Type::DADDR</a></div><div class="ttdeci">volatile uint32_t DADDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02353">S32K142.h:2353</a></div></div>
<div class="ttc" id="struct_t_r_g_m_u_x___type_html"><div class="ttname"><a href="struct_t_r_g_m_u_x___type.html">TRGMUX_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11754">S32K142.h:11754</a></div></div>
<div class="ttc" id="struct_m_p_u___type_html_a9a0286cef2a718f6e651c820bb12776a"><div class="ttname"><a href="struct_m_p_u___type.html#a9a0286cef2a718f6e651c820bb12776a">MPU_Type::WORD0</a></div><div class="ttdeci">volatile uint32_t WORD0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07641">S32K142.h:7641</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a073fd51f685033fe60d20f1a299d6560"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a073fd51f685033fe60d20f1a299d6560">S32_SCB_Type::VTOR</a></div><div class="ttdeci">volatile uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10343">S32K142.h:10343</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_abc01d9fc29e511884e6189e374a65880"><div class="ttname"><a href="struct_c_a_n___type.html#abc01d9fc29e511884e6189e374a65880">CAN_Type::CTRL1_PN</a></div><div class="ttdeci">volatile uint32_t CTRL1_PN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01037">S32K142.h:1037</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">LPUART1_RxTx_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00254">S32K142.h:254</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_ab546d9c18ae7d8027631ad202ffb04b6"><div class="ttname"><a href="struct_c_a_n___type.html#ab546d9c18ae7d8027631ad202ffb04b6">CAN_Type::RXFIR</a></div><div class="ttdeci">volatile const uint32_t RXFIR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01030">S32K142.h:1030</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a3a1d0076c42561e62e2c34cf816c5653"><div class="ttname"><a href="struct_d_m_a___type.html#a3a1d0076c42561e62e2c34cf816c5653">DMA_Type::ELINKYES</a></div><div class="ttdeci">volatile uint16_t ELINKYES</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02357">S32K142.h:2357</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a284d8436b14ee74511cfe66c6d73bc13"><div class="ttname"><a href="struct_c_a_n___type.html#a284d8436b14ee74511cfe66c6d73bc13">CAN_Type::CTRL1</a></div><div class="ttdeci">volatile uint32_t CTRL1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01013">S32K142.h:1013</a></div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a8bfddf7d1e1268f76bc1276ef7356150"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a8bfddf7d1e1268f76bc1276ef7356150">LPUART_Type::DATA</a></div><div class="ttdeci">volatile uint32_t DATA</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06776">S32K142.h:6776</a></div></div>
<div class="ttc" id="group___m_c_m___peripheral___access___layer_html_ga784905167eca5e706aab403ca53ffff7"><div class="ttname"><a href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7">MCM_LMDR_COUNT</a></div><div class="ttdeci">#define MCM_LMDR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07290">S32K142.h:7290</a></div></div>
<div class="ttc" id="struct_l_m_e_m___type_html_a1ba5d9486fab9ae2173dfde98e38f26f"><div class="ttname"><a href="struct_l_m_e_m___type.html#a1ba5d9486fab9ae2173dfde98e38f26f">LMEM_Type::PCCLCR</a></div><div class="ttdeci">volatile uint32_t PCCLCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05218">S32K142.h:5218</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_ae14d0e4515a5a07073d35d75c07866f2"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ae14d0e4515a5a07073d35d75c07866f2">S32_SCB_Type::FPDSCR</a></div><div class="ttdeci">volatile uint32_t FPDSCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10362">S32K142.h:10362</a></div></div>
<div class="ttc" id="struct_c_s_e___p_r_a_m___type_html_af6c1aadbc127af9fd990824c7d9e9753"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#af6c1aadbc127af9fd990824c7d9e9753">CSE_PRAM_Type::DATA_8LU</a></div><div class="ttdeci">volatile uint8_t DATA_8LU</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02224">S32K142.h:2224</a></div></div>
<div class="ttc" id="group___r_c_m___peripheral___access___layer_html_gac95728e1838541dba02817daa27f147a"><div class="ttname"><a href="group___r_c_m___peripheral___access___layer.html#gac95728e1838541dba02817daa27f147a">RCM_MemMapPtr</a></div><div class="ttdeci">struct RCM_Type * RCM_MemMapPtr</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a567a424413bac9a1c0b71a52a8dc4c7a"><div class="ttname"><a href="struct_s_c_g___type.html#a567a424413bac9a1c0b71a52a8dc4c7a">SCG_Type::SIRCDIV</a></div><div class="ttdeci">volatile uint32_t SIRCDIV</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10956">S32K142.h:10956</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_ac7ff11fc454143e6e75e41425415e595"><div class="ttname"><a href="struct_a_d_c___type.html#ac7ff11fc454143e6e75e41425415e595">ADC_Type::CLP9</a></div><div class="ttdeci">volatile uint32_t CLP9</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00384">S32K142.h:384</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7">LPIT0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00263">S32K142.h:263</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a860d43c5f6fc8e397dc0c07c6140d4d0"><div class="ttname"><a href="struct_d_m_a___type.html#a860d43c5f6fc8e397dc0c07c6140d4d0">DMA_Type::ERQ</a></div><div class="ttdeci">volatile uint32_t ERQ</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02321">S32K142.h:2321</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_aa2c8684ec6f2b3bddb7f4c38dd09b676"><div class="ttname"><a href="struct_d_m_a___type.html#aa2c8684ec6f2b3bddb7f4c38dd09b676">DMA_Type::ATTR</a></div><div class="ttdeci">volatile uint16_t ATTR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02346">S32K142.h:2346</a></div></div>
<div class="ttc" id="group___s32___s_c_b___peripheral___access___layer_html_gadfb6bc1776fa1d3fbb4d99b7cef8f5ee"><div class="ttname"><a href="group___s32___s_c_b___peripheral___access___layer.html#gadfb6bc1776fa1d3fbb4d99b7cef8f5ee">S32_SCB_MemMapPtr</a></div><div class="ttdeci">struct S32_SCB_Type * S32_SCB_MemMapPtr</div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_aced90df3267dd4567c2570a9beeafbd0"><div class="ttname"><a href="struct_l_p_i_t___type.html#aced90df3267dd4567c2570a9beeafbd0">LPIT_Type::CLRTEN</a></div><div class="ttdeci">volatile uint32_t CLRTEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06060">S32K142.h:6060</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_adfca0fc6dea53382ffbd3eedea63fe92"><div class="ttname"><a href="struct_m_c_m___type.html#adfca0fc6dea53382ffbd3eedea63fe92">MCM_Type::PID</a></div><div class="ttdeci">volatile uint32_t PID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07300">S32K142.h:7300</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00232">S32K142.h:232</a></div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a5f1ee4878f7af8fefe57543f39437241"><div class="ttname"><a href="struct_w_d_o_g___type.html#a5f1ee4878f7af8fefe57543f39437241">WDOG_Type::WIN</a></div><div class="ttdeci">volatile uint32_t WIN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11852">S32K142.h:11852</a></div></div>
<div class="ttc" id="group___f_l_e_x_i_o___peripheral___access___layer_html_ga6f1ee2e33631c00d7a6013af76ed6887"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga6f1ee2e33631c00d7a6013af76ed6887">FLEXIO_MemMapPtr</a></div><div class="ttdeci">struct FLEXIO_Type * FLEXIO_MemMapPtr</div></div>
<div class="ttc" id="struct_f_t_f_c___type_html"><div class="ttname"><a href="struct_f_t_f_c___type.html">FTFC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03848">S32K142.h:3848</a></div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a9e4cb33814ec5623ff16db17efdf2657"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a9e4cb33814ec5623ff16db17efdf2657">FLEXIO_Type::SHIFTSTAT</a></div><div class="ttdeci">volatile uint32_t SHIFTSTAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03552">S32K142.h:3552</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a8bf20b39a8b56d6f7b28e43418a22bde"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a8bf20b39a8b56d6f7b28e43418a22bde">LPSPI_Type::CFGR1</a></div><div class="ttdeci">volatile uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06282">S32K142.h:6282</a></div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03185">S32K142.h:3185</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">FTM0_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00289">S32K142.h:289</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_aec245db698bc04ec9e9ca13d1472f19e"><div class="ttname"><a href="struct_m_s_c_m___type.html#aec245db698bc04ec9e9ca13d1472f19e">MSCM_Type::CPxCFG0</a></div><div class="ttdeci">volatile const uint32_t CPxCFG0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07933">S32K142.h:7933</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a3744ec603f9bde04eddaa77b2e725816"><div class="ttname"><a href="struct_c_a_n___type.html#a3744ec603f9bde04eddaa77b2e725816">CAN_Type::FDCRC</a></div><div class="ttdeci">volatile const uint32_t FDCRC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01057">S32K142.h:1057</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b">FTM2_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00302">S32K142.h:302</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83">LPIT0_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00265">S32K142.h:265</a></div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a600a8724a82efe4028e2b4fd3e8e61fe"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a600a8724a82efe4028e2b4fd3e8e61fe">LPUART_Type::STAT</a></div><div class="ttdeci">volatile uint32_t STAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06774">S32K142.h:6774</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_ac6951d0cf6fd1cb046eb05cebd1d0ecd"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ac6951d0cf6fd1cb046eb05cebd1d0ecd">S32_SCB_Type::ICSR</a></div><div class="ttdeci">volatile uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10342">S32K142.h:10342</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html"><div class="ttname"><a href="struct_s32___s_c_b___type.html">S32_SCB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10337">S32K142.h:10337</a></div></div>
<div class="ttc" id="struct_l_m_e_m___type_html_a05fbb5c6fc05358ca44fa27f9d64e08d"><div class="ttname"><a href="struct_l_m_e_m___type.html#a05fbb5c6fc05358ca44fa27f9d64e08d">LMEM_Type::PCCCVR</a></div><div class="ttdeci">volatile uint32_t PCCCVR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05220">S32K142.h:5220</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html"><div class="ttname"><a href="struct_f_t_m___type.html">FTM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04058">S32K142.h:4058</a></div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_a20be1edfea51246a799203b3692ad493"><div class="ttname"><a href="struct_l_p_i_t___type.html#a20be1edfea51246a799203b3692ad493">LPIT_Type::CVAL</a></div><div class="ttdeci">volatile const uint32_t CVAL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06064">S32K142.h:6064</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00226">S32K142.h:226</a></div></div>
<div class="ttc" id="group___c_s_e___p_r_a_m___peripheral___access___layer_html_ga8ffbf8bef235bf0fc733e714e2183ce7"><div class="ttname"><a href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga8ffbf8bef235bf0fc733e714e2183ce7">CSE_PRAM_MemMapPtr</a></div><div class="ttdeci">struct CSE_PRAM_Type * CSE_PRAM_MemMapPtr</div></div>
<div class="ttc" id="_s32_k142_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="_s32_k142_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00145">S32K142.h:145</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a206a3a1375eabc46d1cb0f30eea9fced"><div class="ttname"><a href="struct_m_s_c_m___type.html#a206a3a1375eabc46d1cb0f30eea9fced">MSCM_Type::CPxMASTER</a></div><div class="ttdeci">volatile const uint32_t CPxMASTER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07931">S32K142.h:7931</a></div></div>
<div class="ttc" id="group___d_m_a___peripheral___access___layer_html_gaf21b2eab27b6c8b4bb2f79acbfa14a10"><div class="ttname"><a href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10">DMA_DCHPRI_COUNT</a></div><div class="ttdeci">#define DMA_DCHPRI_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02313">S32K142.h:2313</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a7d93b23abf0d31434a64075472c3c17a"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a7d93b23abf0d31434a64075472c3c17a">S32_SCB_Type::AIRCR</a></div><div class="ttdeci">volatile uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10344">S32K142.h:10344</a></div></div>
<div class="ttc" id="group___a_d_c___peripheral___access___layer_html_ga2ef8fd71cc55a49d26442b33afccd6d4"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#ga2ef8fd71cc55a49d26442b33afccd6d4">ADC_CV_COUNT</a></div><div class="ttdeci">#define ADC_CV_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00360">S32K142.h:360</a></div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a4770968e8fbfc6f761621ef4144f85f2"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a4770968e8fbfc6f761621ef4144f85f2">LPUART_Type::FIFO</a></div><div class="ttdeci">volatile uint32_t FIFO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06779">S32K142.h:6779</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a737eacb3d0de1200fdb83b30896595d4"><div class="ttname"><a href="struct_f_t_m___type.html#a737eacb3d0de1200fdb83b30896595d4">FTM_Type::CNT</a></div><div class="ttdeci">volatile uint32_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04060">S32K142.h:4060</a></div></div>
<div class="ttc" id="struct_p_d_b___type_html_abd132e17c6f1d13d2a8d31aaebc5cf3c"><div class="ttname"><a href="struct_p_d_b___type.html#abd132e17c6f1d13d2a8d31aaebc5cf3c">PDB_Type::CNT</a></div><div class="ttdeci">volatile const uint32_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08323">S32K142.h:8323</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a2ad9620d398878a19016b36bb0bd444c"><div class="ttname"><a href="struct_f_t_m___type.html#a2ad9620d398878a19016b36bb0bd444c">FTM_Type::FLTPOL</a></div><div class="ttdeci">volatile uint32_t FLTPOL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04081">S32K142.h:4081</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_ae0c4ddfad355575fb929fe5bb773c8c4"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#ae0c4ddfad355575fb929fe5bb773c8c4">LPTMR_Type::CMR</a></div><div class="ttdeci">volatile uint32_t CMR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06655">S32K142.h:6655</a></div></div>
<div class="ttc" id="struct_s32___sys_tick___type_html_a397d9aba8b9679658952d07612501bbc"><div class="ttname"><a href="struct_s32___sys_tick___type.html#a397d9aba8b9679658952d07612501bbc">S32_SysTick_Type::CVR</a></div><div class="ttdeci">volatile uint32_t CVR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10844">S32K142.h:10844</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html_a9db78852ccf8cfdab51f76f053d7bd58"><div class="ttname"><a href="struct_a_d_c___type.html#a9db78852ccf8cfdab51f76f053d7bd58">ADC_Type::CLP9_OFS</a></div><div class="ttdeci">volatile uint32_t CLP9_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00391">S32K142.h:391</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html"><div class="ttname"><a href="struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06652">S32K142.h:6652</a></div></div>
<div class="ttc" id="struct_p_d_b___type_html_acdb592a2cb1d3ec599f5e232dd16b352"><div class="ttname"><a href="struct_p_d_b___type.html#acdb592a2cb1d3ec599f5e232dd16b352">PDB_Type::C1</a></div><div class="ttdeci">volatile uint32_t C1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08326">S32K142.h:8326</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_af480454d6ad41afa42add27ad977a8bf"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#af480454d6ad41afa42add27ad977a8bf">LPSPI_Type::TDR</a></div><div class="ttdeci">volatile uint32_t TDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06292">S32K142.h:6292</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00233">S32K142.h:233</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html_af416aca8c276ed1c661a0b83aa1d367f"><div class="ttname"><a href="struct_c_r_c___type.html#af416aca8c276ed1c661a0b83aa1d367f">CRC_Type::L</a></div><div class="ttdeci">volatile uint16_t L</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02080">S32K142.h:2080</a></div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_ab7c35534225a1aae1c9121a1964fc40a"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#ab7c35534225a1aae1c9121a1964fc40a">LPUART_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06769">S32K142.h:6769</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_aab42122603060e9d11b3bd54b7a371fa"><div class="ttname"><a href="struct_s32___s_c_b___type.html#aab42122603060e9d11b3bd54b7a371fa">S32_SCB_Type::AFSR</a></div><div class="ttdeci">volatile uint32_t AFSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10356">S32K142.h:10356</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html_aecf4c04595fd544b547ded0e511a568c"><div class="ttname"><a href="struct_r_c_m___type.html#aecf4c04595fd544b547ded0e511a568c">RCM_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08805">S32K142.h:8805</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html"><div class="ttname"><a href="struct_s_m_c___type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11635">S32K142.h:11635</a></div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_af96fbd528506635c7f09514451e5e23e"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#af96fbd528506635c7f09514451e5e23e">FLEXIO_Type::TIMSTAT</a></div><div class="ttdeci">volatile uint32_t TIMSTAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03554">S32K142.h:3554</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a993b0bbb6a242ef5300dbe193039e39d"><div class="ttname"><a href="struct_m_s_c_m___type.html#a993b0bbb6a242ef5300dbe193039e39d">MSCM_Type::CP0CFG1</a></div><div class="ttdeci">volatile const uint32_t CP0CFG1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07942">S32K142.h:7942</a></div></div>
<div class="ttc" id="group___s32___n_v_i_c___peripheral___access___layer_html_ga5fe58a79b251c42f1d68a41984160c3c"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga5fe58a79b251c42f1d68a41984160c3c">S32_NVIC_IABR_COUNT</a></div><div class="ttdeci">#define S32_NVIC_IABR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09273">S32K142.h:9273</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_ad385b7c43c509dbc1c6ad62cb21a6cca"><div class="ttname"><a href="struct_f_t_m___type.html#ad385b7c43c509dbc1c6ad62cb21a6cca">FTM_Type::POL</a></div><div class="ttdeci">volatile uint32_t POL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04075">S32K142.h:4075</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_ad7605588a774ea8c48f2618abf9289cf"><div class="ttname"><a href="struct_c_a_n___type.html#ad7605588a774ea8c48f2618abf9289cf">CAN_Type::WMBn_D47</a></div><div class="ttdeci">volatile const uint32_t WMBn_D47</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01052">S32K142.h:1052</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html_a6b736ce2d15ce1be415347fffd741376"><div class="ttname"><a href="struct_c_r_c___type.html#a6b736ce2d15ce1be415347fffd741376">CRC_Type::HU</a></div><div class="ttdeci">volatile uint8_t HU</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02087">S32K142.h:2087</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_ae119c8d5d30c0786926758e8660d9a99"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ae119c8d5d30c0786926758e8660d9a99">LPI2C_Type::MCFGR2</a></div><div class="ttdeci">volatile uint32_t MCFGR2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05435">S32K142.h:5435</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html_a80073f386a63fb2eb30dc08195e6d810"><div class="ttname"><a href="struct_f_t_m___type.html#a80073f386a63fb2eb30dc08195e6d810">FTM_Type::MOD</a></div><div class="ttdeci">volatile uint32_t MOD</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04061">S32K142.h:4061</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">CAN0_ORed_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00277">S32K142.h:277</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a2d40beb0a85783e8e1a441b426dc33b1"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a2d40beb0a85783e8e1a441b426dc33b1">S32_SCB_Type::SHPR1</a></div><div class="ttdeci">volatile uint32_t SHPR1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10347">S32K142.h:10347</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00261">S32K142.h:261</a></div></div>
<div class="ttc" id="group___f_t_f_c___peripheral___access___layer_html_gafd0778c584834287a7011bf7e242521b"><div class="ttname"><a href="group___f_t_f_c___peripheral___access___layer.html#gafd0778c584834287a7011bf7e242521b">FTFC_MemMapPtr</a></div><div class="ttdeci">struct FTFC_Type * FTFC_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936">RCM_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00248">S32K142.h:248</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_a4231fcc2d2f03e898fe52edec0a8afcd"><div class="ttname"><a href="struct_r_t_c___type.html#a4231fcc2d2f03e898fe52edec0a8afcd">RTC_Type::TCR</a></div><div class="ttdeci">volatile uint32_t TCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l09092">S32K142.h:9092</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a789cd743e930dfe612ced954acd47d1b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a789cd743e930dfe612ced954acd47d1b">PDB1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00275">S32K142.h:275</a></div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_ad9c2414deff43697d519501804fc1f4a"><div class="ttname"><a href="struct_f_t_f_c___type.html#ad9c2414deff43697d519501804fc1f4a">FTFC_Type::FDPROT</a></div><div class="ttdeci">volatile uint8_t FDPROT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03857">S32K142.h:3857</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a1d0e86ba8264cc9a0432a8514304dd22"><div class="ttname"><a href="struct_c_a_n___type.html#a1d0e86ba8264cc9a0432a8514304dd22">CAN_Type::ESR1</a></div><div class="ttdeci">volatile uint32_t ESR1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01020">S32K142.h:1020</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a5f7c47beaad7f224ce13d25b669daf3e"><div class="ttname"><a href="struct_m_s_c_m___type.html#a5f7c47beaad7f224ce13d25b669daf3e">MSCM_Type::CP0MASTER</a></div><div class="ttdeci">volatile const uint32_t CP0MASTER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07939">S32K142.h:7939</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00211">S32K142.h:211</a></div></div>
<div class="ttc" id="group___a_d_c___peripheral___access___layer_html_gad1b5275cc9fbdba08614fca93c5e30ef"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">ADC_SC1_COUNT</a></div><div class="ttdeci">#define ADC_SC1_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00358">S32K142.h:358</a></div></div>
<div class="ttc" id="struct_e_i_m___type_html_a9a0286cef2a718f6e651c820bb12776a"><div class="ttname"><a href="struct_e_i_m___type.html#a9a0286cef2a718f6e651c820bb12776a">EIM_Type::WORD0</a></div><div class="ttdeci">volatile uint32_t WORD0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03255">S32K142.h:3255</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_abdfcc28e007333d613101838cdd0e2b5"><div class="ttname"><a href="struct_p_o_r_t___type.html#abdfcc28e007333d613101838cdd0e2b5">PORT_Type::GPCLR</a></div><div class="ttdeci">volatile uint32_t GPCLR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08633">S32K142.h:8633</a></div></div>
<div class="ttc" id="group___s32___sys_tick___peripheral___access___layer_html_ga697170368168c348ec1e97741a52736b"><div class="ttname"><a href="group___s32___sys_tick___peripheral___access___layer.html#ga697170368168c348ec1e97741a52736b">S32_SysTick_MemMapPtr</a></div><div class="ttdeci">struct S32_SysTick_Type * S32_SysTick_MemMapPtr</div></div>
<div class="ttc" id="group___p_d_b___peripheral___access___layer_html_ga92fcafb0da11b7d2a8a5740281ffbdcb"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#ga92fcafb0da11b7d2a8a5740281ffbdcb">PDB_DLY_COUNT</a></div><div class="ttdeci">#define PDB_DLY_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08316">S32K142.h:8316</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a446eda0fdd620669276017c4f32f0926"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a446eda0fdd620669276017c4f32f0926">LPTMR_Type::CSR</a></div><div class="ttdeci">volatile uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06653">S32K142.h:6653</a></div></div>
<div class="ttc" id="group___p_c_c___peripheral___access___layer_html_ga4d0f071897e6775e6ee92eee8218b8c4"><div class="ttname"><a href="group___p_c_c___peripheral___access___layer.html#ga4d0f071897e6775e6ee92eee8218b8c4">PCC_MemMapPtr</a></div><div class="ttdeci">struct PCC_Type * PCC_MemMapPtr</div></div>
<div class="ttc" id="group___c_s_e___p_r_a_m___peripheral___access___layer_html_ga0975a9a61032573c2232fa5a14576931"><div class="ttname"><a href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931">CSE_PRAM_RAMn_COUNT</a></div><div class="ttdeci">#define CSE_PRAM_RAMn_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02216">S32K142.h:2216</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c">LPIT0_Ch2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00264">S32K142.h:264</a></div></div>
<div class="ttc" id="struct_s_c_g___type_html_aedebd9cc80744ebf5f5597bbc8ec8d3e"><div class="ttname"><a href="struct_s_c_g___type.html#aedebd9cc80744ebf5f5597bbc8ec8d3e">SCG_Type::SOSCCSR</a></div><div class="ttdeci">volatile uint32_t SOSCCSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10951">S32K142.h:10951</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_ae3529478191d22e6cd8844739630d9db"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ae3529478191d22e6cd8844739630d9db">LPI2C_Type::MDMR</a></div><div class="ttdeci">volatile uint32_t MDMR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05438">S32K142.h:5438</a></div></div>
<div class="ttc" id="group___f_l_e_x_i_o___peripheral___access___layer_html_gad43b95c740d12e20bb5804c0e310932a"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad43b95c740d12e20bb5804c0e310932a">FLEXIO_TIMCMP_COUNT</a></div><div class="ttdeci">#define FLEXIO_TIMCMP_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03544">S32K142.h:3544</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html_aecf4c04595fd544b547ded0e511a568c"><div class="ttname"><a href="struct_s_m_c___type.html#aecf4c04595fd544b547ded0e511a568c">SMC_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11637">S32K142.h:11637</a></div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_ab7c35534225a1aae1c9121a1964fc40a"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ab7c35534225a1aae1c9121a1964fc40a">LPSPI_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06274">S32K142.h:6274</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a25fb768963147e18beed915f2b51db5c"><div class="ttname"><a href="struct_c_a_n___type.html#a25fb768963147e18beed915f2b51db5c">CAN_Type::CBT</a></div><div class="ttdeci">volatile uint32_t CBT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01031">S32K142.h:1031</a></div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_ae3bf51db79864b627220ee52e725d308"><div class="ttname"><a href="struct_m_s_c_m___type.html#ae3bf51db79864b627220ee52e725d308">MSCM_Type::CP0TYPE</a></div><div class="ttdeci">volatile const uint32_t CP0TYPE</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07937">S32K142.h:7937</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html"><div class="ttname"><a href="struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05108">S32K142.h:5108</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_ad3c0913041a0bb730c55fb725b58c247"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ad3c0913041a0bb730c55fb725b58c247">LPI2C_Type::MCR</a></div><div class="ttdeci">volatile uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05429">S32K142.h:5429</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00225">S32K142.h:225</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_a7fade9bae0904e418f1ef95f5602e529"><div class="ttname"><a href="struct_c_a_n___type.html#a7fade9bae0904e418f1ef95f5602e529">CAN_Type::FDCBT</a></div><div class="ttdeci">volatile uint32_t FDCBT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01056">S32K142.h:1056</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html"><div class="ttname"><a href="struct_r_c_m___type.html">RCM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08803">S32K142.h:8803</a></div></div>
<div class="ttc" id="struct_s32___sys_tick___type_html_a45246f79ade8318b437cd7fb9499d107"><div class="ttname"><a href="struct_s32___sys_tick___type.html#a45246f79ade8318b437cd7fb9499d107">S32_SysTick_Type::CALIB</a></div><div class="ttdeci">volatile const uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10845">S32K142.h:10845</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe">FTM3_Ch0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00303">S32K142.h:303</a></div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a3699a8a24ae5f834456fd926dcbb72cf"><div class="ttname"><a href="struct_f_t_f_c___type.html#a3699a8a24ae5f834456fd926dcbb72cf">FTFC_Type::FSTAT</a></div><div class="ttdeci">volatile uint8_t FSTAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l03849">S32K142.h:3849</a></div></div>
<div class="ttc" id="struct_s32___sys_tick___type_html_adcde34bb7d16a75563c5bf08260aa839"><div class="ttname"><a href="struct_s32___sys_tick___type.html#adcde34bb7d16a75563c5bf08260aa839">S32_SysTick_Type::RVR</a></div><div class="ttdeci">volatile uint32_t RVR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10843">S32K142.h:10843</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html_ad8c8037f918643ed664aee91d4cc688a"><div class="ttname"><a href="struct_c_a_n___type.html#ad8c8037f918643ed664aee91d4cc688a">CAN_Type::RXFGMASK</a></div><div class="ttdeci">volatile uint32_t RXFGMASK</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l01029">S32K142.h:1029</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_aa95c758c7bb3f33e36288bdda2a19e38"><div class="ttname"><a href="struct_s32___s_c_b___type.html#aa95c758c7bb3f33e36288bdda2a19e38">S32_SCB_Type::SCR</a></div><div class="ttdeci">volatile uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10345">S32K142.h:10345</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_af45e56f3921355afc079ccc8655a0915"><div class="ttname"><a href="struct_s32___s_c_b___type.html#af45e56f3921355afc079ccc8655a0915">S32_SCB_Type::MMFAR</a></div><div class="ttdeci">volatile uint32_t MMFAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10354">S32K142.h:10354</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html"><div class="ttname"><a href="struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11284">S32K142.h:11284</a></div></div>
<div class="ttc" id="struct_m_p_u___type_html_a27808c739d1ea491da1a7922a31af54d"><div class="ttname"><a href="struct_m_p_u___type.html#a27808c739d1ea491da1a7922a31af54d">MPU_Type::CESR</a></div><div class="ttdeci">volatile uint32_t CESR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07629">S32K142.h:7629</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a3c31ae96618dd76af2e4a0aa8a682f22"><div class="ttname"><a href="struct_d_m_a___type.html#a3c31ae96618dd76af2e4a0aa8a682f22">DMA_Type::EEI</a></div><div class="ttdeci">volatile uint32_t EEI</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02323">S32K142.h:2323</a></div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a38f92384757905e19e82859e78dd6a19"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a38f92384757905e19e82859e78dd6a19">LPI2C_Type::STAR</a></div><div class="ttdeci">volatile uint32_t STAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l05461">S32K142.h:5461</a></div></div>
<div class="ttc" id="struct_p_d_b___type_html_a9f8c79b98bd1dae339a8ee033c2a5767"><div class="ttname"><a href="struct_p_d_b___type.html#a9f8c79b98bd1dae339a8ee033c2a5767">PDB_Type::IDLY</a></div><div class="ttdeci">volatile uint32_t IDLY</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08324">S32K142.h:8324</a></div></div>
<div class="ttc" id="group___p_d_b___peripheral___access___layer_html_ga08f3c32e2166b314f400e1fc6203bc61"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#ga08f3c32e2166b314f400e1fc6203bc61">PDB_CH_COUNT</a></div><div class="ttdeci">#define PDB_CH_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08315">S32K142.h:8315</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html_ab7c35534225a1aae1c9121a1964fc40a"><div class="ttname"><a href="struct_s_m_c___type.html#ab7c35534225a1aae1c9121a1964fc40a">SMC_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11636">S32K142.h:11636</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">Defines the Interrupt Numbers definitions. </div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00208">S32K142.h:208</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_a70d0e5d337ce972a363080af9ed6c4bc"><div class="ttname"><a href="struct_d_m_a___type.html#a70d0e5d337ce972a363080af9ed6c4bc">DMA_Type::CINT</a></div><div class="ttdeci">volatile uint8_t CINT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l02331">S32K142.h:2331</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc">FTM0_Ch6_Ch7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00288">S32K142.h:288</a></div></div>
<div class="ttc" id="_s32_k142_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="_s32_k142_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00147">S32K142.h:147</a></div></div>
<div class="ttc" id="struct_p_m_c___type_html_ab8120820151c5233803a105b6cf96185"><div class="ttname"><a href="struct_p_m_c___type.html#ab8120820151c5233803a105b6cf96185">PMC_Type::LVDSC2</a></div><div class="ttdeci">volatile uint8_t LVDSC2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l08515">S32K142.h:8515</a></div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_ac27f26d05653fd0b4804f41cfce68aca"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ac27f26d05653fd0b4804f41cfce68aca">S32_SCB_Type::BFAR</a></div><div class="ttdeci">volatile uint32_t BFAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l10355">S32K142.h:10355</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html_ad0f1040b88cbff94726818a30370e255"><div class="ttname"><a href="struct_s_m_c___type.html#ad0f1040b88cbff94726818a30370e255">SMC_Type::PMPROT</a></div><div class="ttdeci">volatile uint32_t PMPROT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l11638">S32K142.h:11638</a></div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_a18013d2a503af9d25082462a9d52db40"><div class="ttname"><a href="struct_l_p_i_t___type.html#a18013d2a503af9d25082462a9d52db40">LPIT_Type::TCTRL</a></div><div class="ttdeci">volatile uint32_t TCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l06065">S32K142.h:6065</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_a8e89ae5ac4bccd1338a78c9c99c94b2b"><div class="ttname"><a href="struct_m_c_m___type.html#a8e89ae5ac4bccd1338a78c9c99c94b2b">MCM_Type::LMFDLR</a></div><div class="ttdeci">volatile const uint32_t LMFDLR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l07315">S32K142.h:7315</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k142_html_gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k142.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488">FTM3_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l00308">S32K142.h:308</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c5a52a81292cf9a5167198f4f346d6d9.html">platform</a></li><li class="navelem"><a class="el" href="dir_f1c3d7b8a7218f07a77177ab7e9beab2.html">devices</a></li><li class="navelem"><a class="el" href="dir_65e16a6a0a6bd3e9fe9680d6aafcb58e.html">S32K142</a></li><li class="navelem"><a class="el" href="dir_d2bb077fd30b7daf4ce0eef566b39981.html">include</a></li><li class="navelem"><a class="el" href="_s32_k142_8h.html">S32K142.h</a></li>
    <li class="footer">Generated on Fri Jun 11 2021 08:16:05 for S32 SDK by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
