

================================================================
== Vivado HLS Report for 'eq'
================================================================
* Date:           Thu Dec 16 16:15:53 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        c_to_rtl
* Solution:       sol
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.743 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5| 50.000 ns | 50.000 ns |    5|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.63>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b) nounwind" [C_code/eq.c:2]   --->   Operation 7 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln4 = sext i32 %b_read to i65" [C_code/eq.c:4]   --->   Operation 8 'sext' 'sext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (6.63ns)   --->   "%mul_ln4 = mul i65 %sext_ln4, 6871947674" [C_code/eq.c:4]   --->   Operation 9 'mul' 'mul_ln4' <Predicate = true> <Delay = 6.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %b_read, i32 31)" [C_code/eq.c:4]   --->   Operation 10 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln4, i32 36, i32 64)" [C_code/eq.c:4]   --->   Operation 11 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.26>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a) nounwind" [C_code/eq.c:2]   --->   Operation 12 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.00ns)   --->   "%sub_ln4 = sub i65 0, %mul_ln4" [C_code/eq.c:4]   --->   Operation 13 'sub' 'sub_ln4' <Predicate = (tmp_2)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node sub_ln4_1)   --->   "%tmp_3 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %sub_ln4, i32 36, i32 64)" [C_code/eq.c:4]   --->   Operation 14 'partselect' 'tmp_3' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node sub_ln4_1)   --->   "%sext_ln4_1 = sext i29 %tmp_3 to i32" [C_code/eq.c:4]   --->   Operation 15 'sext' 'sext_ln4_1' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln4_2 = sext i29 %tmp to i32" [C_code/eq.c:4]   --->   Operation 16 'sext' 'sext_ln4_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node sub_ln4_1)   --->   "%select_ln4 = select i1 %tmp_2, i32 %sext_ln4_1, i32 %sext_ln4_2" [C_code/eq.c:4]   --->   Operation 17 'select' 'select_ln4' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.62ns) (out node of the LUT)   --->   "%sub_ln4_1 = sub i32 0, %select_ln4" [C_code/eq.c:4]   --->   Operation 18 'sub' 'sub_ln4_1' <Predicate = (tmp_2)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln4)   --->   "%select_ln4_1 = select i1 %tmp_2, i32 %sub_ln4_1, i32 %sext_ln4_2" [C_code/eq.c:4]   --->   Operation 19 'select' 'select_ln4_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln4 = add nsw i32 %a_read, %select_ln4_1" [C_code/eq.c:4]   --->   Operation 20 'add' 'add_ln4' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.74>
ST_3 : Operation 21 [4/4] (6.74ns)   --->   "%sum = sitofp i32 %add_ln4 to float" [C_code/eq.c:4]   --->   Operation 21 'sitofp' 'sum' <Predicate = true> <Delay = 6.74> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.74> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.74>
ST_4 : Operation 22 [3/4] (6.74ns)   --->   "%sum = sitofp i32 %add_ln4 to float" [C_code/eq.c:4]   --->   Operation 22 'sitofp' 'sum' <Predicate = true> <Delay = 6.74> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.74> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.74>
ST_5 : Operation 23 [2/4] (6.74ns)   --->   "%sum = sitofp i32 %add_ln4 to float" [C_code/eq.c:4]   --->   Operation 23 'sitofp' 'sum' <Predicate = true> <Delay = 6.74> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.74> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.74>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !17"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([3 x i8]* @eq_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/4] (6.74ns)   --->   "%sum = sitofp i32 %add_ln4 to float" [C_code/eq.c:4]   --->   Operation 28 'sitofp' 'sum' <Predicate = true> <Delay = 6.74> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.74> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "ret float %sum" [C_code/eq.c:5]   --->   Operation 29 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.63ns
The critical path consists of the following:
	wire read on port 'b' (C_code/eq.c:2) [7]  (0 ns)
	'mul' operation ('mul_ln4', C_code/eq.c:4) [10]  (6.63 ns)

 <State 2>: 5.26ns
The critical path consists of the following:
	'sub' operation ('sub_ln4', C_code/eq.c:4) [11]  (2.01 ns)
	'select' operation ('select_ln4', C_code/eq.c:4) [17]  (0 ns)
	'sub' operation ('sub_ln4_1', C_code/eq.c:4) [18]  (1.62 ns)
	'select' operation ('select_ln4_1', C_code/eq.c:4) [19]  (0 ns)
	'add' operation ('add_ln4', C_code/eq.c:4) [20]  (1.63 ns)

 <State 3>: 6.74ns
The critical path consists of the following:
	'sitofp' operation ('sum', C_code/eq.c:4) [21]  (6.74 ns)

 <State 4>: 6.74ns
The critical path consists of the following:
	'sitofp' operation ('sum', C_code/eq.c:4) [21]  (6.74 ns)

 <State 5>: 6.74ns
The critical path consists of the following:
	'sitofp' operation ('sum', C_code/eq.c:4) [21]  (6.74 ns)

 <State 6>: 6.74ns
The critical path consists of the following:
	'sitofp' operation ('sum', C_code/eq.c:4) [21]  (6.74 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
