{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699985221113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699985221113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 10:07:01 2023 " "Processing started: Tue Nov 14 10:07:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699985221113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985221113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullCalculator -c FullCalculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off FullCalculator -c FullCalculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985221122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699985221455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699985221455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator-CalcFunc " "Found design unit 1: Calculator-CalcFunc" {  } { { "Calculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/Calculator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699985228894 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/Calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699985228894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullcalculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullcalculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullCalculator-FullCalcBody " "Found design unit 1: FullCalculator-FullCalcBody" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699985228894 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullCalculator " "Found entity 1: FullCalculator" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699985228894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FullCalculator " "Elaborating entity \"FullCalculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699985228943 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Disp1 FullCalculator.vhd(8) " "VHDL Signal Declaration warning at FullCalculator.vhd(8): used implicit default value for signal \"Disp1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699985228943 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Disp2 FullCalculator.vhd(8) " "VHDL Signal Declaration warning at FullCalculator.vhd(8): used implicit default value for signal \"Disp2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699985228943 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Disp3 FullCalculator.vhd(8) " "VHDL Signal Declaration warning at FullCalculator.vhd(8): used implicit default value for signal \"Disp3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699985228943 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Disp4 FullCalculator.vhd(8) " "VHDL Signal Declaration warning at FullCalculator.vhd(8): used implicit default value for signal \"Disp4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699985228943 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Disp5 FullCalculator.vhd(8) " "VHDL Signal Declaration warning at FullCalculator.vhd(8): used implicit default value for signal \"Disp5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699985228943 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero FullCalculator.vhd(19) " "VHDL Signal Declaration warning at FullCalculator.vhd(19): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699985228943 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Edit FullCalculator.vhd(48) " "VHDL Process Statement warning at FullCalculator.vhd(48): signal \"Edit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699985228943 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputValue FullCalculator.vhd(49) " "VHDL Process Statement warning at FullCalculator.vhd(49): signal \"InputValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699985228943 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputValue FullCalculator.vhd(51) " "VHDL Process Statement warning at FullCalculator.vhd(51): signal \"InputValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699985228943 "|FullCalculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CurrentOp FullCalculator.vhd(28) " "VHDL Process Statement warning at FullCalculator.vhd(28): inferring latch(es) for signal or variable \"CurrentOp\", which holds its previous value in one or more paths through the process" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699985228943 "|FullCalculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Edit FullCalculator.vhd(28) " "VHDL Process Statement warning at FullCalculator.vhd(28): inferring latch(es) for signal or variable \"Edit\", which holds its previous value in one or more paths through the process" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699985228943 "|FullCalculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Saved0 FullCalculator.vhd(28) " "VHDL Process Statement warning at FullCalculator.vhd(28): inferring latch(es) for signal or variable \"Saved0\", which holds its previous value in one or more paths through the process" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699985228943 "|FullCalculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Saved1 FullCalculator.vhd(28) " "VHDL Process Statement warning at FullCalculator.vhd(28): inferring latch(es) for signal or variable \"Saved1\", which holds its previous value in one or more paths through the process" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[0\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[0\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[1\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[1\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[2\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[2\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[3\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[3\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[4\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[4\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[5\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[5\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[6\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[6\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[7\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[7\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[0\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[0\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[1\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[1\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[2\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[2\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[3\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[3\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[4\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[4\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[5\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[5\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[6\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[6\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[7\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[7\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Edit FullCalculator.vhd(28) " "Inferred latch for \"Edit\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CurrentOp\[0\] FullCalculator.vhd(28) " "Inferred latch for \"CurrentOp\[0\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CurrentOp\[1\] FullCalculator.vhd(28) " "Inferred latch for \"CurrentOp\[1\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 "|FullCalculator"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Saved0\[7\] FullCalculator.vhd(57) " "Can't resolve multiple constant drivers for net \"Saved0\[7\]\" at FullCalculator.vhd(57)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "FullCalculator.vhd(28) " "Constant driver at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Saved0\[6\] FullCalculator.vhd(57) " "Can't resolve multiple constant drivers for net \"Saved0\[6\]\" at FullCalculator.vhd(57)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Saved0\[5\] FullCalculator.vhd(57) " "Can't resolve multiple constant drivers for net \"Saved0\[5\]\" at FullCalculator.vhd(57)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Saved0\[4\] FullCalculator.vhd(57) " "Can't resolve multiple constant drivers for net \"Saved0\[4\]\" at FullCalculator.vhd(57)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Saved0\[3\] FullCalculator.vhd(57) " "Can't resolve multiple constant drivers for net \"Saved0\[3\]\" at FullCalculator.vhd(57)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Saved0\[2\] FullCalculator.vhd(57) " "Can't resolve multiple constant drivers for net \"Saved0\[2\]\" at FullCalculator.vhd(57)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Saved0\[1\] FullCalculator.vhd(57) " "Can't resolve multiple constant drivers for net \"Saved0\[1\]\" at FullCalculator.vhd(57)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Saved0\[0\] FullCalculator.vhd(57) " "Can't resolve multiple constant drivers for net \"Saved0\[0\]\" at FullCalculator.vhd(57)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699985228946 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699985229081 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 14 10:07:09 2023 " "Processing ended: Tue Nov 14 10:07:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699985229081 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699985229081 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699985229081 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985229081 ""}
