<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>ROSE: InstructionEnumsX86.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="namespaces.html"><span>Namespaces</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
    <li><a href="examples.html"><span>Examples</span></a></li>
    <li>
      <form action="search.php" method="get">
        <table cellspacing="0" cellpadding="0" border="0">
          <tr>
            <td><label>&nbsp;<u>S</u>earch&nbsp;for&nbsp;</label></td>
            <td><input type="text" name="query" value="" size="20" accesskey="s"/></td>
          </tr>
        </table>
      </form>
    </li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>InstructionEnumsX86.h File Reference</h1>
<p>
<code>#include &quot;<a class="el" href="AssemblerX86Init_8h-source.html">AssemblerX86Init.h</a>&quot;</code><br>

<p>
Include dependency graph for InstructionEnumsX86.h:<p><center><img src="InstructionEnumsX86_8h__incl.png" border="0" usemap="#InstructionEnumsX86.h_map" alt=""></center>
<map name="InstructionEnumsX86.h_map">
<area href="AssemblerX86Init_8h.html" shape="rect" coords="221,5,365,32" alt="">
</map>

<p>
This graph shows which files directly or indirectly include this file:<p><center><img src="InstructionEnumsX86_8h__dep__incl.png" border="0" usemap="#InstructionEnumsX86.hdep_map" alt=""></center>
<map name="InstructionEnumsX86.hdep_map">
<area href="Cxx__Grammar_8h.html" shape="rect" coords="223,53,348,80" alt="">
<area href="DisassemblerX86_8h.html" shape="rect" coords="641,79,785,105" alt="">
<area href="sage3basic_8h.html" shape="rect" coords="660,28,767,55" alt="">
<area href="AstTextAttributesHandling_8h.html" shape="rect" coords="399,79,591,105" alt="">
<area href="utility__functions_8h.html" shape="rect" coords="429,28,560,55" alt="">
<area href="Disassembler_8C.html" shape="rect" coords="849,28,969,55" alt="">
<area href="DisassemblerX86_8C.html" shape="rect" coords="836,79,983,105" alt="">
</map>

<p>
<a href="InstructionEnumsX86_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="InstructionEnumsX86_8h.html#ecac570e0dbb9ddc0191a5503e53fae3">X86InstructionSize</a> { <br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#ecac570e0dbb9ddc0191a5503e53fae3b125e991fd3c8db7b973e4308e8740dd">x86_insnsize_none</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#ecac570e0dbb9ddc0191a5503e53fae3296354dcfdfb5a18382d458947453cab">x86_insnsize_16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#ecac570e0dbb9ddc0191a5503e53fae325b76c93bbff37ad3c1ea1a388fd7625">x86_insnsize_32</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#ecac570e0dbb9ddc0191a5503e53fae3db4010eb878dec9ee76725ebc1ce4c8c">x86_insnsize_64</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Intel x86 instruction size constants.  <a href="InstructionEnumsX86_8h.html#ecac570e0dbb9ddc0191a5503e53fae3">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="InstructionEnumsX86_8h.html#12229bfc0029dbc592944d1d6514e30f">X86RegisterClass</a> { <br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#12229bfc0029dbc592944d1d6514e30fbcab68a004f857b0eb9dc6a5b736b1ec">x86_regclass_gpr</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#12229bfc0029dbc592944d1d6514e30f76e4a397775474e827b25c10313a4508">x86_regclass_segment</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#12229bfc0029dbc592944d1d6514e30fdaab781117c73ce94be06fac8dc28054">x86_regclass_cr</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#12229bfc0029dbc592944d1d6514e30f2d6824b11d516b54cd1405f7b08e0ebf">x86_regclass_dr</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#12229bfc0029dbc592944d1d6514e30fd1c5e799f7e00b99dbd2ac7f3da991b1">x86_regclass_st</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#12229bfc0029dbc592944d1d6514e30fa1d60243df32088fe1ea8b6d1c265fee">x86_regclass_mm</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#12229bfc0029dbc592944d1d6514e30fe96acb3798b88aff8665b00b0203a94a">x86_regclass_xmm</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#12229bfc0029dbc592944d1d6514e30f7d690d572a18c19f87bfb2cb0d2b490c">x86_regclass_ip</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#12229bfc0029dbc592944d1d6514e30fcf9f637663c3c1a1f22d34eb766277f0">x86_regclass_flags</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Intel x86 major register numbers.  <a href="InstructionEnumsX86_8h.html#12229bfc0029dbc592944d1d6514e30f">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="InstructionEnumsX86_8h.html#0b09709b1ff4de1bbe47357b6d7b0e64">X86SegmentRegister</a> { <br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#0b09709b1ff4de1bbe47357b6d7b0e6481a529a51de07d74cbafc96af97f7ae3">x86_segreg_es</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#0b09709b1ff4de1bbe47357b6d7b0e6438778852d0c20ec9d125d0228ed739e5">x86_segreg_cs</a> =  1, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#0b09709b1ff4de1bbe47357b6d7b0e64ac8d2c21aff809a6d4a6303b051c88f7">x86_segreg_ss</a> =  2, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#0b09709b1ff4de1bbe47357b6d7b0e644c9b0f7fde3aebe0e7e8b8c48475efbf">x86_segreg_ds</a> =  3, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#0b09709b1ff4de1bbe47357b6d7b0e64b16a9d4916abfd037dc9ef2b4a911493">x86_segreg_fs</a> =  4, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#0b09709b1ff4de1bbe47357b6d7b0e64240666f3a08347c485138bec7f27205b">x86_segreg_gs</a> =  5, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#0b09709b1ff4de1bbe47357b6d7b0e64aa2fb918386891d32ca27f1d714944eb">x86_segreg_none</a> =  16
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Intel x86 segment registers.  <a href="InstructionEnumsX86_8h.html#0b09709b1ff4de1bbe47357b6d7b0e64">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bced">X86GeneralPurposeRegister</a> { <br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bcedd2810627a5a6cc1c7ad2531649a87af4">x86_gpr_ax</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bced6322eba936ca6a121bb6cec59943b7bb">x86_gpr_cx</a> =  1, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bced2410717ff4655446c0de7d7fab3054d7">x86_gpr_dx</a> =  2, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bced655fe4130e38fe77197bc264779da97d">x86_gpr_bx</a> =  3, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bced1f5849637e513ff627dc7360562d1ca0">x86_gpr_sp</a> =  4, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bceda9ec94ced24945de2d3e64be23e8a19b">x86_gpr_bp</a> =  5, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bced0b2a4d9f03643be4cb0e519175695e45">x86_gpr_si</a> =  6, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bced4e00b4b002bfe801084a2c7648bf884e">x86_gpr_di</a> =  7, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bcedde1750ac860746fb8a2ab3fde1bc338f">x86_gpr_r8</a> =  8, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bced126ce941e5a200689d72bc0e811962ca">x86_gpr_r9</a> =  9, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bced9e364a483dd673799dc279b9181cec38">x86_gpr_r10</a> =  10, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bceda0ab5559a2135d0fdfce9dcb13741555">x86_gpr_r11</a> =  11, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bcedb4e9c020dd491c5b7e1f8f93be30a722">x86_gpr_r12</a> =  12, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bceda532777f03b122b855230755cdb8be03">x86_gpr_r13</a> =  13, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bcede06d444cb327f182cc6b09f4ffebff36">x86_gpr_r14</a> =  14, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bced82145452525f5a36cfe06cace67c5366">x86_gpr_r15</a> =  15
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Intel x86 general purpose registers.  <a href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bced">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe950881">X86Flag</a> { <br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe95088106262e71f39646fcfef3eb08483c85de">x86_flag_cf</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe950881c55eafd66261cde07370afa99a2d2e26">x86_flag_pf</a> =  2, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe95088187e656b4c2c2083043f67bdc4669b9be">x86_flag_af</a> =  4, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe9508819b05fc6f04d1c05c762cb9c4452d5b86">x86_flag_zf</a> =  6, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe950881d1aab5b0a34bca4b5c1fdd2e745de988">x86_flag_sf</a> =  7, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe9508814249b54c3bfbe306b631d3f08f1724a7">x86_flag_tf</a> =  8, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe9508811d94b77b14b99d4e6402992c84b7e630">x86_flag_if</a> =  9, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe950881749200f06e597afec773e54419dad228">x86_flag_df</a> =  10, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe95088177390732290c10b835d6e53005ad9b43">x86_flag_of</a> =  11, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe95088172aa892bf603ce4a124dbf75ecd9ed03">x86_flag_iopl</a> =  12, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe950881e17ce10d35ecd1a4e893643916b0741d">x86_flag_nt</a> =  14, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe95088178c7181aaff154ba8433f5802a9c36a4">x86_flag_rf</a> =  16, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe9508818dabaf3c1e1ce6fe2250fbd74d98822f">x86_flag_vm</a> =  17, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe95088136fe94973426150867b18aa91befee4a">x86_flag_ac</a> =  18, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe9508812ca36100e0bd97b9a2bf01e8412d6e74">x86_flag_vif</a> =  19, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe9508818595bc735106266dd9351ed75fe8b24c">x86_flag_vip</a> =  20, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe95088173842ec56eecb739d56b55766f278bad">x86_flag_id</a> =  21
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Intel x86 status flags.  <a href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe950881">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="InstructionEnumsX86_8h.html#11c5e5b59f8be1c30bd3950bef25f89a">X86BranchPrediction</a> { <br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#11c5e5b59f8be1c30bd3950bef25f89ab8ff9322bcb420f761dcda0e61d5061f">x86_branch_prediction_none</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#11c5e5b59f8be1c30bd3950bef25f89a66800c6eb54236e8ff3ca26daa950cb8">x86_branch_prediction_taken</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#11c5e5b59f8be1c30bd3950bef25f89aaccc003d7c9cc7e884abd9791ee58776">x86_branch_prediction_not_taken</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Intel x86 branch prediction types.  <a href="InstructionEnumsX86_8h.html#11c5e5b59f8be1c30bd3950bef25f89a">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="InstructionEnumsX86_8h.html#97cbc20343a8a6815e6810517010aabe">X86RepeatPrefix</a> { <br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#97cbc20343a8a6815e6810517010aabe62be84551e6ebebbba59541a681f8922">x86_repeat_none</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#97cbc20343a8a6815e6810517010aabe6b3e786513b0c2b6983471cc0755a3f1">x86_repeat_repne</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="InstructionEnumsX86_8h.html#97cbc20343a8a6815e6810517010aabe6de5c09221629125e561094e53f36b3f">x86_repeat_repe</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Intel x86 instruction repeat prefix.  <a href="InstructionEnumsX86_8h.html#97cbc20343a8a6815e6810517010aabe">More...</a><br></td></tr>
</table>
<hr><h2>Enumeration Type Documentation</h2>
<a class="anchor" name="ecac570e0dbb9ddc0191a5503e53fae3"></a><!-- doxytag: member="InstructionEnumsX86.h::X86InstructionSize" ref="ecac570e0dbb9ddc0191a5503e53fae3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="InstructionEnumsX86_8h.html#ecac570e0dbb9ddc0191a5503e53fae3">X86InstructionSize</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Intel x86 instruction size constants. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="ecac570e0dbb9ddc0191a5503e53fae3b125e991fd3c8db7b973e4308e8740dd"></a><!-- doxytag: member="x86_insnsize_none" ref="ecac570e0dbb9ddc0191a5503e53fae3b125e991fd3c8db7b973e4308e8740dd" args="" -->x86_insnsize_none</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="ecac570e0dbb9ddc0191a5503e53fae3296354dcfdfb5a18382d458947453cab"></a><!-- doxytag: member="x86_insnsize_16" ref="ecac570e0dbb9ddc0191a5503e53fae3296354dcfdfb5a18382d458947453cab" args="" -->x86_insnsize_16</em>&nbsp;</td><td>
Instruction is for a 16-bit architecture. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ecac570e0dbb9ddc0191a5503e53fae325b76c93bbff37ad3c1ea1a388fd7625"></a><!-- doxytag: member="x86_insnsize_32" ref="ecac570e0dbb9ddc0191a5503e53fae325b76c93bbff37ad3c1ea1a388fd7625" args="" -->x86_insnsize_32</em>&nbsp;</td><td>
Instruction is for a 32-bit architecture. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ecac570e0dbb9ddc0191a5503e53fae3db4010eb878dec9ee76725ebc1ce4c8c"></a><!-- doxytag: member="x86_insnsize_64" ref="ecac570e0dbb9ddc0191a5503e53fae3db4010eb878dec9ee76725ebc1ce4c8c" args="" -->x86_insnsize_64</em>&nbsp;</td><td>
Instruction is for a 64-bit architecture. </td></tr>
</table>
</dl>

<p>
Definition at line <a class="el" href="InstructionEnumsX86_8h-source.html#l00009">9</a> of file <a class="el" href="InstructionEnumsX86_8h-source.html">InstructionEnumsX86.h</a>.
</div>
</div><p>
<a class="anchor" name="12229bfc0029dbc592944d1d6514e30f"></a><!-- doxytag: member="InstructionEnumsX86.h::X86RegisterClass" ref="12229bfc0029dbc592944d1d6514e30f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="InstructionEnumsX86_8h.html#12229bfc0029dbc592944d1d6514e30f">X86RegisterClass</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Intel x86 major register numbers. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="12229bfc0029dbc592944d1d6514e30fbcab68a004f857b0eb9dc6a5b736b1ec"></a><!-- doxytag: member="x86_regclass_gpr" ref="12229bfc0029dbc592944d1d6514e30fbcab68a004f857b0eb9dc6a5b736b1ec" args="" -->x86_regclass_gpr</em>&nbsp;</td><td>
Minors are X86GeneralPurposeRegister (ax,cx,dx,bx,sp,bp,si,di,r8. 
<p>
.r15) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="12229bfc0029dbc592944d1d6514e30f76e4a397775474e827b25c10313a4508"></a><!-- doxytag: member="x86_regclass_segment" ref="12229bfc0029dbc592944d1d6514e30f76e4a397775474e827b25c10313a4508" args="" -->x86_regclass_segment</em>&nbsp;</td><td>
Minors are X86SegmentRegister (es,cs,ss,ds,fs,gs). </td></tr>
<tr><td valign="top"><em><a class="anchor" name="12229bfc0029dbc592944d1d6514e30fdaab781117c73ce94be06fac8dc28054"></a><!-- doxytag: member="x86_regclass_cr" ref="12229bfc0029dbc592944d1d6514e30fdaab781117c73ce94be06fac8dc28054" args="" -->x86_regclass_cr</em>&nbsp;</td><td>
Control registers; Minors are 0-4, 8. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="12229bfc0029dbc592944d1d6514e30f2d6824b11d516b54cd1405f7b08e0ebf"></a><!-- doxytag: member="x86_regclass_dr" ref="12229bfc0029dbc592944d1d6514e30f2d6824b11d516b54cd1405f7b08e0ebf" args="" -->x86_regclass_dr</em>&nbsp;</td><td>
Debug registers; Minors are 0-7. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="12229bfc0029dbc592944d1d6514e30fd1c5e799f7e00b99dbd2ac7f3da991b1"></a><!-- doxytag: member="x86_regclass_st" ref="12229bfc0029dbc592944d1d6514e30fd1c5e799f7e00b99dbd2ac7f3da991b1" args="" -->x86_regclass_st</em>&nbsp;</td><td>
Floating point stack; Minors are 0-7. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="12229bfc0029dbc592944d1d6514e30fa1d60243df32088fe1ea8b6d1c265fee"></a><!-- doxytag: member="x86_regclass_mm" ref="12229bfc0029dbc592944d1d6514e30fa1d60243df32088fe1ea8b6d1c265fee" args="" -->x86_regclass_mm</em>&nbsp;</td><td>
64-bit mmN; Minors are 0-7. 
<p>
Note that these reference low 64 bits of st(i) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="12229bfc0029dbc592944d1d6514e30fe96acb3798b88aff8665b00b0203a94a"></a><!-- doxytag: member="x86_regclass_xmm" ref="12229bfc0029dbc592944d1d6514e30fe96acb3798b88aff8665b00b0203a94a" args="" -->x86_regclass_xmm</em>&nbsp;</td><td>
128-bit mmxN; Minors are 0-7. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="12229bfc0029dbc592944d1d6514e30f7d690d572a18c19f87bfb2cb0d2b490c"></a><!-- doxytag: member="x86_regclass_ip" ref="12229bfc0029dbc592944d1d6514e30f7d690d572a18c19f87bfb2cb0d2b490c" args="" -->x86_regclass_ip</em>&nbsp;</td><td>
Instruction pointer; Only allowed minor is zero. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="12229bfc0029dbc592944d1d6514e30fcf9f637663c3c1a1f22d34eb766277f0"></a><!-- doxytag: member="x86_regclass_flags" ref="12229bfc0029dbc592944d1d6514e30fcf9f637663c3c1a1f22d34eb766277f0" args="" -->x86_regclass_flags</em>&nbsp;</td><td>
Status flags register; Only allowed minor is zero. 
<p>
Offset and size determine flag bit(s). </td></tr>
</table>
</dl>

<p>
Definition at line <a class="el" href="InstructionEnumsX86_8h-source.html#l00018">18</a> of file <a class="el" href="InstructionEnumsX86_8h-source.html">InstructionEnumsX86.h</a>.
</div>
</div><p>
<a class="anchor" name="0b09709b1ff4de1bbe47357b6d7b0e64"></a><!-- doxytag: member="InstructionEnumsX86.h::X86SegmentRegister" ref="0b09709b1ff4de1bbe47357b6d7b0e64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="InstructionEnumsX86_8h.html#0b09709b1ff4de1bbe47357b6d7b0e64">X86SegmentRegister</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Intel x86 segment registers. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="0b09709b1ff4de1bbe47357b6d7b0e6481a529a51de07d74cbafc96af97f7ae3"></a><!-- doxytag: member="x86_segreg_es" ref="0b09709b1ff4de1bbe47357b6d7b0e6481a529a51de07d74cbafc96af97f7ae3" args="" -->x86_segreg_es</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="0b09709b1ff4de1bbe47357b6d7b0e6438778852d0c20ec9d125d0228ed739e5"></a><!-- doxytag: member="x86_segreg_cs" ref="0b09709b1ff4de1bbe47357b6d7b0e6438778852d0c20ec9d125d0228ed739e5" args="" -->x86_segreg_cs</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="0b09709b1ff4de1bbe47357b6d7b0e64ac8d2c21aff809a6d4a6303b051c88f7"></a><!-- doxytag: member="x86_segreg_ss" ref="0b09709b1ff4de1bbe47357b6d7b0e64ac8d2c21aff809a6d4a6303b051c88f7" args="" -->x86_segreg_ss</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="0b09709b1ff4de1bbe47357b6d7b0e644c9b0f7fde3aebe0e7e8b8c48475efbf"></a><!-- doxytag: member="x86_segreg_ds" ref="0b09709b1ff4de1bbe47357b6d7b0e644c9b0f7fde3aebe0e7e8b8c48475efbf" args="" -->x86_segreg_ds</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="0b09709b1ff4de1bbe47357b6d7b0e64b16a9d4916abfd037dc9ef2b4a911493"></a><!-- doxytag: member="x86_segreg_fs" ref="0b09709b1ff4de1bbe47357b6d7b0e64b16a9d4916abfd037dc9ef2b4a911493" args="" -->x86_segreg_fs</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="0b09709b1ff4de1bbe47357b6d7b0e64240666f3a08347c485138bec7f27205b"></a><!-- doxytag: member="x86_segreg_gs" ref="0b09709b1ff4de1bbe47357b6d7b0e64240666f3a08347c485138bec7f27205b" args="" -->x86_segreg_gs</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="0b09709b1ff4de1bbe47357b6d7b0e64aa2fb918386891d32ca27f1d714944eb"></a><!-- doxytag: member="x86_segreg_none" ref="0b09709b1ff4de1bbe47357b6d7b0e64aa2fb918386891d32ca27f1d714944eb" args="" -->x86_segreg_none</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>

<p>
Definition at line <a class="el" href="InstructionEnumsX86_8h-source.html#l00032">32</a> of file <a class="el" href="InstructionEnumsX86_8h-source.html">InstructionEnumsX86.h</a>.
</div>
</div><p>
<a class="anchor" name="5069ca462f85d162797843f48bc6bced"></a><!-- doxytag: member="InstructionEnumsX86.h::X86GeneralPurposeRegister" ref="5069ca462f85d162797843f48bc6bced" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="InstructionEnumsX86_8h.html#5069ca462f85d162797843f48bc6bced">X86GeneralPurposeRegister</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Intel x86 general purpose registers. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bcedd2810627a5a6cc1c7ad2531649a87af4"></a><!-- doxytag: member="x86_gpr_ax" ref="5069ca462f85d162797843f48bc6bcedd2810627a5a6cc1c7ad2531649a87af4" args="" -->x86_gpr_ax</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bced6322eba936ca6a121bb6cec59943b7bb"></a><!-- doxytag: member="x86_gpr_cx" ref="5069ca462f85d162797843f48bc6bced6322eba936ca6a121bb6cec59943b7bb" args="" -->x86_gpr_cx</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bced2410717ff4655446c0de7d7fab3054d7"></a><!-- doxytag: member="x86_gpr_dx" ref="5069ca462f85d162797843f48bc6bced2410717ff4655446c0de7d7fab3054d7" args="" -->x86_gpr_dx</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bced655fe4130e38fe77197bc264779da97d"></a><!-- doxytag: member="x86_gpr_bx" ref="5069ca462f85d162797843f48bc6bced655fe4130e38fe77197bc264779da97d" args="" -->x86_gpr_bx</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bced1f5849637e513ff627dc7360562d1ca0"></a><!-- doxytag: member="x86_gpr_sp" ref="5069ca462f85d162797843f48bc6bced1f5849637e513ff627dc7360562d1ca0" args="" -->x86_gpr_sp</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bceda9ec94ced24945de2d3e64be23e8a19b"></a><!-- doxytag: member="x86_gpr_bp" ref="5069ca462f85d162797843f48bc6bceda9ec94ced24945de2d3e64be23e8a19b" args="" -->x86_gpr_bp</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bced0b2a4d9f03643be4cb0e519175695e45"></a><!-- doxytag: member="x86_gpr_si" ref="5069ca462f85d162797843f48bc6bced0b2a4d9f03643be4cb0e519175695e45" args="" -->x86_gpr_si</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bced4e00b4b002bfe801084a2c7648bf884e"></a><!-- doxytag: member="x86_gpr_di" ref="5069ca462f85d162797843f48bc6bced4e00b4b002bfe801084a2c7648bf884e" args="" -->x86_gpr_di</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bcedde1750ac860746fb8a2ab3fde1bc338f"></a><!-- doxytag: member="x86_gpr_r8" ref="5069ca462f85d162797843f48bc6bcedde1750ac860746fb8a2ab3fde1bc338f" args="" -->x86_gpr_r8</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bced126ce941e5a200689d72bc0e811962ca"></a><!-- doxytag: member="x86_gpr_r9" ref="5069ca462f85d162797843f48bc6bced126ce941e5a200689d72bc0e811962ca" args="" -->x86_gpr_r9</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bced9e364a483dd673799dc279b9181cec38"></a><!-- doxytag: member="x86_gpr_r10" ref="5069ca462f85d162797843f48bc6bced9e364a483dd673799dc279b9181cec38" args="" -->x86_gpr_r10</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bceda0ab5559a2135d0fdfce9dcb13741555"></a><!-- doxytag: member="x86_gpr_r11" ref="5069ca462f85d162797843f48bc6bceda0ab5559a2135d0fdfce9dcb13741555" args="" -->x86_gpr_r11</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bcedb4e9c020dd491c5b7e1f8f93be30a722"></a><!-- doxytag: member="x86_gpr_r12" ref="5069ca462f85d162797843f48bc6bcedb4e9c020dd491c5b7e1f8f93be30a722" args="" -->x86_gpr_r12</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bceda532777f03b122b855230755cdb8be03"></a><!-- doxytag: member="x86_gpr_r13" ref="5069ca462f85d162797843f48bc6bceda532777f03b122b855230755cdb8be03" args="" -->x86_gpr_r13</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bcede06d444cb327f182cc6b09f4ffebff36"></a><!-- doxytag: member="x86_gpr_r14" ref="5069ca462f85d162797843f48bc6bcede06d444cb327f182cc6b09f4ffebff36" args="" -->x86_gpr_r14</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="5069ca462f85d162797843f48bc6bced82145452525f5a36cfe06cace67c5366"></a><!-- doxytag: member="x86_gpr_r15" ref="5069ca462f85d162797843f48bc6bced82145452525f5a36cfe06cace67c5366" args="" -->x86_gpr_r15</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>

<p>
Definition at line <a class="el" href="InstructionEnumsX86_8h-source.html#l00044">44</a> of file <a class="el" href="InstructionEnumsX86_8h-source.html">InstructionEnumsX86.h</a>.
</div>
</div><p>
<a class="anchor" name="b8c1069abaa6534f3481d52cfe950881"></a><!-- doxytag: member="InstructionEnumsX86.h::X86Flag" ref="b8c1069abaa6534f3481d52cfe950881" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="InstructionEnumsX86_8h.html#b8c1069abaa6534f3481d52cfe950881">X86Flag</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Intel x86 status flags. 
<p>
These are the bit offsets in the flags register. <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe95088106262e71f39646fcfef3eb08483c85de"></a><!-- doxytag: member="x86_flag_cf" ref="b8c1069abaa6534f3481d52cfe95088106262e71f39646fcfef3eb08483c85de" args="" -->x86_flag_cf</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe950881c55eafd66261cde07370afa99a2d2e26"></a><!-- doxytag: member="x86_flag_pf" ref="b8c1069abaa6534f3481d52cfe950881c55eafd66261cde07370afa99a2d2e26" args="" -->x86_flag_pf</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe95088187e656b4c2c2083043f67bdc4669b9be"></a><!-- doxytag: member="x86_flag_af" ref="b8c1069abaa6534f3481d52cfe95088187e656b4c2c2083043f67bdc4669b9be" args="" -->x86_flag_af</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe9508819b05fc6f04d1c05c762cb9c4452d5b86"></a><!-- doxytag: member="x86_flag_zf" ref="b8c1069abaa6534f3481d52cfe9508819b05fc6f04d1c05c762cb9c4452d5b86" args="" -->x86_flag_zf</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe950881d1aab5b0a34bca4b5c1fdd2e745de988"></a><!-- doxytag: member="x86_flag_sf" ref="b8c1069abaa6534f3481d52cfe950881d1aab5b0a34bca4b5c1fdd2e745de988" args="" -->x86_flag_sf</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe9508814249b54c3bfbe306b631d3f08f1724a7"></a><!-- doxytag: member="x86_flag_tf" ref="b8c1069abaa6534f3481d52cfe9508814249b54c3bfbe306b631d3f08f1724a7" args="" -->x86_flag_tf</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe9508811d94b77b14b99d4e6402992c84b7e630"></a><!-- doxytag: member="x86_flag_if" ref="b8c1069abaa6534f3481d52cfe9508811d94b77b14b99d4e6402992c84b7e630" args="" -->x86_flag_if</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe950881749200f06e597afec773e54419dad228"></a><!-- doxytag: member="x86_flag_df" ref="b8c1069abaa6534f3481d52cfe950881749200f06e597afec773e54419dad228" args="" -->x86_flag_df</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe95088177390732290c10b835d6e53005ad9b43"></a><!-- doxytag: member="x86_flag_of" ref="b8c1069abaa6534f3481d52cfe95088177390732290c10b835d6e53005ad9b43" args="" -->x86_flag_of</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe95088172aa892bf603ce4a124dbf75ecd9ed03"></a><!-- doxytag: member="x86_flag_iopl" ref="b8c1069abaa6534f3481d52cfe95088172aa892bf603ce4a124dbf75ecd9ed03" args="" -->x86_flag_iopl</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe950881e17ce10d35ecd1a4e893643916b0741d"></a><!-- doxytag: member="x86_flag_nt" ref="b8c1069abaa6534f3481d52cfe950881e17ce10d35ecd1a4e893643916b0741d" args="" -->x86_flag_nt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe95088178c7181aaff154ba8433f5802a9c36a4"></a><!-- doxytag: member="x86_flag_rf" ref="b8c1069abaa6534f3481d52cfe95088178c7181aaff154ba8433f5802a9c36a4" args="" -->x86_flag_rf</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe9508818dabaf3c1e1ce6fe2250fbd74d98822f"></a><!-- doxytag: member="x86_flag_vm" ref="b8c1069abaa6534f3481d52cfe9508818dabaf3c1e1ce6fe2250fbd74d98822f" args="" -->x86_flag_vm</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe95088136fe94973426150867b18aa91befee4a"></a><!-- doxytag: member="x86_flag_ac" ref="b8c1069abaa6534f3481d52cfe95088136fe94973426150867b18aa91befee4a" args="" -->x86_flag_ac</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe9508812ca36100e0bd97b9a2bf01e8412d6e74"></a><!-- doxytag: member="x86_flag_vif" ref="b8c1069abaa6534f3481d52cfe9508812ca36100e0bd97b9a2bf01e8412d6e74" args="" -->x86_flag_vif</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe9508818595bc735106266dd9351ed75fe8b24c"></a><!-- doxytag: member="x86_flag_vip" ref="b8c1069abaa6534f3481d52cfe9508818595bc735106266dd9351ed75fe8b24c" args="" -->x86_flag_vip</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="b8c1069abaa6534f3481d52cfe95088173842ec56eecb739d56b55766f278bad"></a><!-- doxytag: member="x86_flag_id" ref="b8c1069abaa6534f3481d52cfe95088173842ec56eecb739d56b55766f278bad" args="" -->x86_flag_id</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>

<p>
Definition at line <a class="el" href="InstructionEnumsX86_8h-source.html#l00065">65</a> of file <a class="el" href="InstructionEnumsX86_8h-source.html">InstructionEnumsX86.h</a>.
</div>
</div><p>
<a class="anchor" name="11c5e5b59f8be1c30bd3950bef25f89a"></a><!-- doxytag: member="InstructionEnumsX86.h::X86BranchPrediction" ref="11c5e5b59f8be1c30bd3950bef25f89a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="InstructionEnumsX86_8h.html#11c5e5b59f8be1c30bd3950bef25f89a">X86BranchPrediction</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Intel x86 branch prediction types. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="11c5e5b59f8be1c30bd3950bef25f89ab8ff9322bcb420f761dcda0e61d5061f"></a><!-- doxytag: member="x86_branch_prediction_none" ref="11c5e5b59f8be1c30bd3950bef25f89ab8ff9322bcb420f761dcda0e61d5061f" args="" -->x86_branch_prediction_none</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="11c5e5b59f8be1c30bd3950bef25f89a66800c6eb54236e8ff3ca26daa950cb8"></a><!-- doxytag: member="x86_branch_prediction_taken" ref="11c5e5b59f8be1c30bd3950bef25f89a66800c6eb54236e8ff3ca26daa950cb8" args="" -->x86_branch_prediction_taken</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="11c5e5b59f8be1c30bd3950bef25f89aaccc003d7c9cc7e884abd9791ee58776"></a><!-- doxytag: member="x86_branch_prediction_not_taken" ref="11c5e5b59f8be1c30bd3950bef25f89aaccc003d7c9cc7e884abd9791ee58776" args="" -->x86_branch_prediction_not_taken</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>

<p>
Definition at line <a class="el" href="InstructionEnumsX86_8h-source.html#l00087">87</a> of file <a class="el" href="InstructionEnumsX86_8h-source.html">InstructionEnumsX86.h</a>.
</div>
</div><p>
<a class="anchor" name="97cbc20343a8a6815e6810517010aabe"></a><!-- doxytag: member="InstructionEnumsX86.h::X86RepeatPrefix" ref="97cbc20343a8a6815e6810517010aabe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="InstructionEnumsX86_8h.html#97cbc20343a8a6815e6810517010aabe">X86RepeatPrefix</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Intel x86 instruction repeat prefix. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="97cbc20343a8a6815e6810517010aabe62be84551e6ebebbba59541a681f8922"></a><!-- doxytag: member="x86_repeat_none" ref="97cbc20343a8a6815e6810517010aabe62be84551e6ebebbba59541a681f8922" args="" -->x86_repeat_none</em>&nbsp;</td><td>
No repeat prefix. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="97cbc20343a8a6815e6810517010aabe6b3e786513b0c2b6983471cc0755a3f1"></a><!-- doxytag: member="x86_repeat_repne" ref="97cbc20343a8a6815e6810517010aabe6b3e786513b0c2b6983471cc0755a3f1" args="" -->x86_repeat_repne</em>&nbsp;</td><td>
Repeat not equal prefix 0xf2. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="97cbc20343a8a6815e6810517010aabe6de5c09221629125e561094e53f36b3f"></a><!-- doxytag: member="x86_repeat_repe" ref="97cbc20343a8a6815e6810517010aabe6de5c09221629125e561094e53f36b3f" args="" -->x86_repeat_repe</em>&nbsp;</td><td>
Repeat equal prefix 0xf3. </td></tr>
</table>
</dl>

<p>
Definition at line <a class="el" href="InstructionEnumsX86_8h-source.html#l00095">95</a> of file <a class="el" href="InstructionEnumsX86_8h-source.html">InstructionEnumsX86.h</a>.
</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on 20 Jan 2013 for ROSE by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
