# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Touch_Control_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-6) -- Waiting for lock by "jose_@DESKTOP-LV6HA8E, pid = 20220
# ". Lockfile is "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/simulation/modelsim/rtl_work/_lock".
# ** Warning: (vdel-6) -- Waiting for lock by "jose_@DESKTOP-LV6HA8E, pid = 20220
# ". Lockfile is "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/simulation/modelsim/rtl_work/_lock".
# ** Warning: (vdel-6) -- Waiting for lock by "jose_@DESKTOP-LV6HA8E, pid = 20220
# ". Lockfile is "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/simulation/modelsim/rtl_work/_lock".
# Error 133: Unable to remove directory "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:41 on Dec 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL.v 
# -- Compiling module ADC_CONTROL
# 
# Top level modules:
# 	ADC_CONTROL
# End time: 22:30:41 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:41 on Dec 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 22:30:41 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlog-31) Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/simulation/modelsim/rtl_work/_lock".
# Permission denied. (errno = EACCES)
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:41 on Dec 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v 
# ** Warning: (vlog-6) -- Waiting for lock by "jose_@DESKTOP-LV6HA8E, pid = 9088
# ". Lockfile is "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/simulation/modelsim/rtl_work/_lock".
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 22:30:44 on Dec 21,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/EMULE_ADC.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:44 on Dec 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/EMULE_ADC.vo 
# -- Compiling module EMULE_ADC
# -- Compiling module hard_block
# 
# Top level modules:
# 	EMULE_ADC
# End time: 22:30:44 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/tb_Touch_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:44 on Dec 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/tb_Touch_Control.v 
# -- Compiling module tb_Touch_Control
# 
# Top level modules:
# 	tb_Touch_Control
# End time: 22:30:44 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/MFB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:44 on Dec 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/MFB.v 
# -- Compiling module MFB
# 
# Top level modules:
# 	MFB
# End time: 22:30:44 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_Touch_Control
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_Touch_Control 
# Start time: 22:30:44 on Dec 21,2021
# Loading work.tb_Touch_Control
# Loading work.ADC_CONTROL
# Loading work.contador
# Loading work.FSM
# Loading work.EMULE_ADC
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.MFB
# ** Warning: (vsim-3015) C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL.v(41): [PCDPC] - Port size (1) does not match connection size (32) for port 'iUP_DOWN'. The port definition is at: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_Touch_Control/ADC_CONTROL/ADC_CNT1 File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v
# ** Warning: (vsim-3015) C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL.v(44): [PCDPC] - Port size (1) does not match connection size (32) for port 'iUP_DOWN'. The port definition is at: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_Touch_Control/ADC_CONTROL/ADC_CNT1_HALF File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v
# ** Warning: (vsim-3015) C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL.v(47): [PCDPC] - Port size (1) does not match connection size (32) for port 'iUP_DOWN'. The port definition is at: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_Touch_Control/ADC_CONTROL/ADC_CNT_80 File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v
# Loading altera_ver.PRIM_GDFF_LOW
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rama2  Hostname: DISE01  ProcessID: 11116
#           Attempting to use alternate WLF file "./wlft53wkzd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft53wkzd
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Verificacion del DUV correcta
# ** Note: $stop    : C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/tb_Touch_Control.v(142)
#    Time: 575390 ns  Iteration: 1  Instance: /tb_Touch_Control
# Break in Module tb_Touch_Control at C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/tb_Touch_Control.v line 142
# End time: 22:33:26 on Dec 21,2021, Elapsed time: 0:02:42
# Errors: 0, Warnings: 5
