sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
12.343581
instruction cache misses l2

  l2 cache instruction misses                                 2285000

