Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun May 14 15:08:39 2017
| Host         : sburkhar-MOBL2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file n4fpga_timing_summary_routed.rpt -rpx n4fpga_timing_summary_routed.rpx
| Design       : n4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: JB[2] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3858 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.969        0.000                      0                11003        0.032        0.000                      0                10987        3.000        0.000                       0                  4147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk                                      {0.000 5.000}        10.000          100.000         
  clk_out1_embsys_clk_wiz_1_0            {0.000 5.000}        10.000          100.000         
  clk_out2_embsys_clk_wiz_1_0            {0.000 10.000}       20.000          50.000          
  clk_out3_embsys_clk_wiz_1_0            {0.000 50.000}       100.000         10.000          
  clkfbout_embsys_clk_wiz_1_0            {0.000 5.000}        10.000          100.000         
sys_clk_pin                              {0.000 5.000}        10.000          100.000         
  clk_out1_embsys_clk_wiz_1_0_1          {0.000 5.000}        10.000          100.000         
  clk_out2_embsys_clk_wiz_1_0_1          {0.000 10.000}       20.000          50.000          
  clk_out3_embsys_clk_wiz_1_0_1          {0.000 50.000}       100.000         10.000          
  clkfbout_embsys_clk_wiz_1_0_1          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         13.430        0.000                      0                  222        0.124        0.000                      0                  222       15.686        0.000                       0                   239  
EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       10.982        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    40  
clk                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_embsys_clk_wiz_1_0                  1.969        0.000                      0                10231        0.106        0.000                      0                10231        3.750        0.000                       0                  3581  
  clk_out2_embsys_clk_wiz_1_0                 14.935        0.000                      0                  407        0.122        0.000                      0                  407        8.750        0.000                       0                   238  
  clk_out3_embsys_clk_wiz_1_0                 95.360        0.000                      0                   75        0.225        0.000                      0                   75       49.500        0.000                       0                    45  
  clkfbout_embsys_clk_wiz_1_0                                                                                                                                                              7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_embsys_clk_wiz_1_0_1                1.970        0.000                      0                10231        0.106        0.000                      0                10231        3.750        0.000                       0                  3581  
  clk_out2_embsys_clk_wiz_1_0_1               14.937        0.000                      0                  407        0.122        0.000                      0                  407        8.750        0.000                       0                   238  
  clk_out3_embsys_clk_wiz_1_0_1               95.365        0.000                      0                   75        0.225        0.000                      0                   75       49.500        0.000                       0                    45  
  clkfbout_embsys_clk_wiz_1_0_1                                                                                                                                                            7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_embsys_clk_wiz_1_0    clk_out1_embsys_clk_wiz_1_0         18.808        0.000                      0                    8                                                                        
clk_out1_embsys_clk_wiz_1_0_1  clk_out1_embsys_clk_wiz_1_0          1.969        0.000                      0                10231        0.032        0.000                      0                10231  
clk_out2_embsys_clk_wiz_1_0_1  clk_out1_embsys_clk_wiz_1_0         18.808        0.000                      0                    8                                                                        
clk_out1_embsys_clk_wiz_1_0    clk_out2_embsys_clk_wiz_1_0          8.625        0.000                      0                    8                                                                        
clk_out1_embsys_clk_wiz_1_0_1  clk_out2_embsys_clk_wiz_1_0          8.625        0.000                      0                    8                                                                        
clk_out2_embsys_clk_wiz_1_0_1  clk_out2_embsys_clk_wiz_1_0         14.935        0.000                      0                  407        0.038        0.000                      0                  407  
clk_out1_embsys_clk_wiz_1_0    clk_out3_embsys_clk_wiz_1_0          5.913        0.000                      0                    1        0.364        0.000                      0                    1  
clk_out1_embsys_clk_wiz_1_0_1  clk_out3_embsys_clk_wiz_1_0          5.913        0.000                      0                    1        0.364        0.000                      0                    1  
clk_out3_embsys_clk_wiz_1_0_1  clk_out3_embsys_clk_wiz_1_0         95.360        0.000                      0                   75        0.115        0.000                      0                   75  
clk_out1_embsys_clk_wiz_1_0    clk_out1_embsys_clk_wiz_1_0_1        1.969        0.000                      0                10231        0.032        0.000                      0                10231  
clk_out2_embsys_clk_wiz_1_0    clk_out1_embsys_clk_wiz_1_0_1       18.808        0.000                      0                    8                                                                        
clk_out2_embsys_clk_wiz_1_0_1  clk_out1_embsys_clk_wiz_1_0_1       18.808        0.000                      0                    8                                                                        
clk_out1_embsys_clk_wiz_1_0    clk_out2_embsys_clk_wiz_1_0_1        8.625        0.000                      0                    8                                                                        
clk_out2_embsys_clk_wiz_1_0    clk_out2_embsys_clk_wiz_1_0_1       14.935        0.000                      0                  407        0.038        0.000                      0                  407  
clk_out1_embsys_clk_wiz_1_0_1  clk_out2_embsys_clk_wiz_1_0_1        8.625        0.000                      0                    8                                                                        
clk_out1_embsys_clk_wiz_1_0    clk_out3_embsys_clk_wiz_1_0_1        5.917        0.000                      0                    1        0.368        0.000                      0                    1  
clk_out3_embsys_clk_wiz_1_0    clk_out3_embsys_clk_wiz_1_0_1       95.360        0.000                      0                   75        0.115        0.000                      0                   75  
clk_out1_embsys_clk_wiz_1_0_1  clk_out3_embsys_clk_wiz_1_0_1        5.917        0.000                      0                    1        0.368        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               ----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                        EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       30.476        0.000                      0                    1        0.790        0.000                      0                    1  
**async_default**                        clk_out1_embsys_clk_wiz_1_0              clk_out1_embsys_clk_wiz_1_0                    8.535        0.000                      0                    2        0.388        0.000                      0                    2  
**async_default**                        clk_out1_embsys_clk_wiz_1_0_1            clk_out1_embsys_clk_wiz_1_0                    8.535        0.000                      0                    2        0.314        0.000                      0                    2  
**async_default**                        clk_out1_embsys_clk_wiz_1_0              clk_out1_embsys_clk_wiz_1_0_1                  8.535        0.000                      0                    2        0.314        0.000                      0                    2  
**async_default**                        clk_out1_embsys_clk_wiz_1_0_1            clk_out1_embsys_clk_wiz_1_0_1                  8.535        0.000                      0                    2        0.388        0.000                      0                    2  
**async_default**                        clk_out2_embsys_clk_wiz_1_0              clk_out2_embsys_clk_wiz_1_0                   17.981        0.000                      0                    2        0.543        0.000                      0                    2  
**async_default**                        clk_out2_embsys_clk_wiz_1_0_1            clk_out2_embsys_clk_wiz_1_0                   17.981        0.000                      0                    2        0.460        0.000                      0                    2  
**async_default**                        clk_out2_embsys_clk_wiz_1_0              clk_out2_embsys_clk_wiz_1_0_1                 17.981        0.000                      0                    2        0.460        0.000                      0                    2  
**async_default**                        clk_out2_embsys_clk_wiz_1_0_1            clk_out2_embsys_clk_wiz_1_0_1                 17.983        0.000                      0                    2        0.543        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.430ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.704ns (23.762%)  route 2.259ns (76.238%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 19.914 - 16.667 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.611     3.643    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X69Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDCE (Prop_fdce_C_Q)         0.456     4.099 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.260     5.359    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[3]
    SLICE_X68Y73         LUT6 (Prop_lut6_I1_O)        0.124     5.483 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.433     5.916    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2_n_0
    SLICE_X68Y73         LUT5 (Prop_lut5_I0_O)        0.124     6.040 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.565     6.605    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X67Y72         FDRE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.495    19.914    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X67Y72         FDRE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.359    20.273    
                         clock uncertainty           -0.035    20.238    
    SLICE_X67Y72         FDRE (Setup_fdre_C_CE)      -0.202    20.036    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         20.036    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                 13.430    

Slack (MET) :             14.004ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.619ns  (logic 0.707ns (26.997%)  route 1.912ns (73.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.581 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.614    20.312    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X67Y72         FDRE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.459    20.771 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.820    21.591    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X67Y71         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.091    22.807    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y69         LUT4 (Prop_lut4_I0_O)        0.124    22.931 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.931    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X61Y69         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.495    36.581    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y69         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.359    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X61Y69         FDCE (Setup_fdce_C_D)        0.031    36.935    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.935    
                         arrival time                         -22.931    
  -------------------------------------------------------------------
                         slack                                 14.004    

Slack (MET) :             14.018ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.649ns  (logic 0.737ns (27.824%)  route 1.912ns (72.176%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.581 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.614    20.312    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X67Y72         FDRE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.459    20.771 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.820    21.591    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X67Y71         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.091    22.807    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.154    22.961 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.961    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X61Y69         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.495    36.581    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y69         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.359    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X61Y69         FDCE (Setup_fdce_C_D)        0.075    36.979    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.979    
                         arrival time                         -22.961    
  -------------------------------------------------------------------
                         slack                                 14.018    

Slack (MET) :             14.095ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.526ns  (logic 0.707ns (27.985%)  route 1.819ns (72.015%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.581 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.614    20.312    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X67Y72         FDRE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.459    20.771 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.820    21.591    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X67Y71         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.999    22.714    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X59Y70         LUT3 (Prop_lut3_I0_O)        0.124    22.838 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.838    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X59Y70         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.495    36.581    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y70         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/C
                         clock pessimism              0.359    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X59Y70         FDCE (Setup_fdce_C_D)        0.029    36.933    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                         -22.838    
  -------------------------------------------------------------------
                         slack                                 14.095    

Slack (MET) :             14.099ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.524ns  (logic 0.707ns (28.007%)  route 1.817ns (71.993%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.581 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.614    20.312    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X67Y72         FDRE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.459    20.771 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.820    21.591    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X67Y71         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.997    22.712    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.124    22.836 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.836    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X59Y70         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.495    36.581    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y70         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism              0.359    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X59Y70         FDCE (Setup_fdce_C_D)        0.031    36.935    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.935    
                         arrival time                         -22.836    
  -------------------------------------------------------------------
                         slack                                 14.099    

Slack (MET) :             14.115ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.552ns  (logic 0.733ns (28.719%)  route 1.819ns (71.281%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.581 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.614    20.312    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X67Y72         FDRE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.459    20.771 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.820    21.591    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X67Y71         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.999    22.714    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X59Y70         LUT3 (Prop_lut3_I0_O)        0.150    22.864 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.864    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X59Y70         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.495    36.581    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y70         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.359    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X59Y70         FDCE (Setup_fdce_C_D)        0.075    36.979    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.979    
                         arrival time                         -22.864    
  -------------------------------------------------------------------
                         slack                                 14.115    

Slack (MET) :             14.405ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.218ns  (logic 0.707ns (31.878%)  route 1.511ns (68.122%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.581 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.614    20.312    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X67Y72         FDRE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.459    20.771 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.820    21.591    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X67Y71         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.690    22.406    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.124    22.530 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.530    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X61Y69         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.495    36.581    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y69         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.359    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X61Y69         FDCE (Setup_fdce_C_D)        0.031    36.935    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.935    
                         arrival time                         -22.530    
  -------------------------------------------------------------------
                         slack                                 14.405    

Slack (MET) :             14.417ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.206ns  (logic 0.707ns (32.045%)  route 1.499ns (67.955%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.581 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.614    20.312    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X67Y72         FDRE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.459    20.771 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.820    21.591    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X67Y71         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.679    22.394    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124    22.518 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.518    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X59Y70         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.495    36.581    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y70         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.359    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X59Y70         FDCE (Setup_fdce_C_D)        0.031    36.935    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.935    
                         arrival time                         -22.518    
  -------------------------------------------------------------------
                         slack                                 14.417    

Slack (MET) :             14.465ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.202ns  (logic 0.703ns (31.921%)  route 1.499ns (68.079%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.581 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.614    20.312    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X67Y72         FDRE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.459    20.771 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.820    21.591    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X67Y71         LUT6 (Prop_lut6_I0_O)        0.124    21.715 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.679    22.394    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X59Y70         LUT5 (Prop_lut5_I0_O)        0.120    22.514 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.514    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X59Y70         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.495    36.581    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y70         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.359    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X59Y70         FDCE (Setup_fdce_C_D)        0.075    36.979    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.979    
                         arrival time                         -22.514    
  -------------------------------------------------------------------
                         slack                                 14.465    

Slack (MET) :             14.580ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.044ns  (logic 0.707ns (34.588%)  route 1.337ns (65.412%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.581 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.312 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.614    20.312    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X67Y72         FDRE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.459    20.771 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.522    21.293    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X67Y72         LUT6 (Prop_lut6_I4_O)        0.124    21.417 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.815    22.232    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun1__0
    SLICE_X69Y72         LUT6 (Prop_lut6_I1_O)        0.124    22.356 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.356    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1_n_0
    SLICE_X69Y72         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         1.495    36.581    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X69Y72         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/C
                         clock pessimism              0.359    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X69Y72         FDCE (Setup_fdce_C_D)        0.032    36.936    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -22.356    
  -------------------------------------------------------------------
                         slack                                 14.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.554     1.356    EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X67Y76         FDPE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.497 r  EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.113     1.610    EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[25]
    SLICE_X66Y76         SRL16E                                       r  EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.823     1.749    EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X66Y76         SRL16E                                       r  EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.380     1.369    
    SLICE_X66Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.486    EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.554     1.356    EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X67Y76         FDPE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.497 r  EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.112     1.609    EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[30]
    SLICE_X66Y76         SRL16E                                       r  EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.823     1.749    EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X66Y76         SRL16E                                       r  EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.380     1.369    
    SLICE_X66Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.484    EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.827%)  route 0.084ns (31.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.554     1.356    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X64Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.141     1.497 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[4]/Q
                         net (fo=6, routed)           0.084     1.581    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg__1[4]
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.626 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.626    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X65Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.823     1.749    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X65Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]__0/C
                         clock pessimism             -0.380     1.369    
    SLICE_X65Y73         FDCE (Hold_fdce_C_D)         0.092     1.461    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.853%)  route 0.116ns (45.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.559     1.361    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y66         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.141     1.502 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.116     1.618    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[14]
    SLICE_X60Y65         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.829     1.755    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y65         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[13]/C
                         clock pessimism             -0.379     1.376    
    SLICE_X60Y65         FDCE (Hold_fdce_C_D)         0.076     1.452    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.642%)  route 0.117ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.559     1.361    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y66         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.141     1.502 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.117     1.619    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[19]
    SLICE_X60Y67         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.827     1.753    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y67         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[18]/C
                         clock pessimism             -0.379     1.374    
    SLICE_X60Y67         FDCE (Hold_fdce_C_D)         0.076     1.450    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.554     1.356    EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X67Y76         FDPE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDPE (Prop_fdpe_C_Q)         0.128     1.484 r  EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.113     1.597    EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[9]
    SLICE_X66Y76         SRL16E                                       r  EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.823     1.749    EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X66Y76         SRL16E                                       r  EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.380     1.369    
    SLICE_X66Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.425    EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/unchanged_reg/C
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.556     1.358    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y69         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/unchanged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.141     1.499 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/unchanged_reg/Q
                         net (fo=2, routed)           0.121     1.620    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/unchanged
    SLICE_X61Y68         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.826     1.752    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y68         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[29]/C
                         clock pessimism             -0.379     1.373    
    SLICE_X61Y68         FDCE (Hold_fdce_C_D)         0.072     1.445    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.556     1.358    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X68Y71         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71         FDCE (Prop_fdce_C_Q)         0.141     1.499 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[12]/Q
                         net (fo=2, routed)           0.098     1.597    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in_0[12]
    SLICE_X69Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.642 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[12]_i_1/O
                         net (fo=1, routed)           0.000     1.642    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[12]
    SLICE_X69Y71         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.826     1.752    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X69Y71         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[12]/C
                         clock pessimism             -0.381     1.371    
    SLICE_X69Y71         FDCE (Hold_fdce_C_D)         0.092     1.463    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.559     1.361    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y66         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.141     1.502 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.119     1.621    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[19]
    SLICE_X61Y67         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.827     1.753    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y67         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.379     1.374    
    SLICE_X61Y67         FDCE (Hold_fdce_C_D)         0.066     1.440    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.651%)  route 0.111ns (40.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.558     1.360    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y67         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDCE (Prop_fdce_C_Q)         0.164     1.524 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.111     1.635    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[2]
    SLICE_X59Y68         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    EMBSYS/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=238, routed)         0.826     1.752    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y68         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[1]/C
                         clock pessimism             -0.379     1.373    
    SLICE_X59Y68         FDCE (Hold_fdce_C_D)         0.075     1.448    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X61Y66   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X61Y64   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X61Y69   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y69   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X62Y64   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y64   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y64   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X58Y65   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y66   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y69   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y69   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y71   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y71   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y69   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y69   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y62   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y69   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y76   EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y76   EMBSYS/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y69   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y69   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y71   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y71   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y69   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y69   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y70   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y70   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y70   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y70   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.982ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.452ns  (logic 0.772ns (14.159%)  route 4.680ns (85.841%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 36.837 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.611    20.605    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.524    21.129 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          1.653    22.782    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X66Y70         LUT3 (Prop_lut3_I2_O)        0.124    22.906 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=8, routed)           1.502    24.408    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124    24.532 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.525    26.057    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X62Y63         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.503    36.837    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y63         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.406    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X62Y63         FDCE (Setup_fdce_C_CE)      -0.169    37.039    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                         -26.057    
  -------------------------------------------------------------------
                         slack                                 10.982    

Slack (MET) :             11.114ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.282ns  (logic 0.772ns (14.615%)  route 4.510ns (85.385%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 36.835 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.611    20.605    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.524    21.129 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          1.653    22.782    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X66Y70         LUT3 (Prop_lut3_I2_O)        0.124    22.906 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=8, routed)           1.502    24.408    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124    24.532 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.355    25.887    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y63         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.501    36.835    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y63         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.406    37.241    
                         clock uncertainty           -0.035    37.206    
    SLICE_X61Y63         FDCE (Setup_fdce_C_CE)      -0.205    37.001    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                         -25.887    
  -------------------------------------------------------------------
                         slack                                 11.114    

Slack (MET) :             11.339ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.093ns  (logic 0.772ns (15.158%)  route 4.321ns (84.842%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 36.835 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.611    20.605    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.524    21.129 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          1.653    22.782    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X66Y70         LUT3 (Prop_lut3_I2_O)        0.124    22.906 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=8, routed)           1.502    24.408    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124    24.532 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.166    25.697    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y63         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.501    36.835    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y63         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.406    37.241    
                         clock uncertainty           -0.035    37.206    
    SLICE_X60Y63         FDCE (Setup_fdce_C_CE)      -0.169    37.037    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.037    
                         arrival time                         -25.697    
  -------------------------------------------------------------------
                         slack                                 11.339    

Slack (MET) :             11.489ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.943ns  (logic 0.772ns (15.618%)  route 4.171ns (84.382%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 36.835 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.611    20.605    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.524    21.129 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          1.653    22.782    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X66Y70         LUT3 (Prop_lut3_I2_O)        0.124    22.906 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=8, routed)           1.502    24.408    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124    24.532 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.016    25.548    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y64         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.501    36.835    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y64         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.406    37.241    
                         clock uncertainty           -0.035    37.206    
    SLICE_X60Y64         FDCE (Setup_fdce_C_CE)      -0.169    37.037    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.037    
                         arrival time                         -25.548    
  -------------------------------------------------------------------
                         slack                                 11.489    

Slack (MET) :             11.489ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.943ns  (logic 0.772ns (15.618%)  route 4.171ns (84.382%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 36.835 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.611    20.605    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.524    21.129 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          1.653    22.782    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X66Y70         LUT3 (Prop_lut3_I2_O)        0.124    22.906 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=8, routed)           1.502    24.408    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124    24.532 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.016    25.548    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y64         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.501    36.835    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y64         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
                         clock pessimism              0.406    37.241    
                         clock uncertainty           -0.035    37.206    
    SLICE_X60Y64         FDCE (Setup_fdce_C_CE)      -0.169    37.037    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         37.037    
                         arrival time                         -25.548    
  -------------------------------------------------------------------
                         slack                                 11.489    

Slack (MET) :             11.489ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.943ns  (logic 0.772ns (15.618%)  route 4.171ns (84.382%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 36.835 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.611    20.605    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.524    21.129 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          1.653    22.782    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X66Y70         LUT3 (Prop_lut3_I2_O)        0.124    22.906 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=8, routed)           1.502    24.408    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124    24.532 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.016    25.548    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y64         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.501    36.835    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y64         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.406    37.241    
                         clock uncertainty           -0.035    37.206    
    SLICE_X60Y64         FDCE (Setup_fdce_C_CE)      -0.169    37.037    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.037    
                         arrival time                         -25.548    
  -------------------------------------------------------------------
                         slack                                 11.489    

Slack (MET) :             11.489ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.943ns  (logic 0.772ns (15.618%)  route 4.171ns (84.382%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 36.835 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.611    20.605    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.524    21.129 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          1.653    22.782    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X66Y70         LUT3 (Prop_lut3_I2_O)        0.124    22.906 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=8, routed)           1.502    24.408    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124    24.532 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.016    25.548    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y64         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.501    36.835    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y64         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.406    37.241    
                         clock uncertainty           -0.035    37.206    
    SLICE_X60Y64         FDCE (Setup_fdce_C_CE)      -0.169    37.037    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.037    
                         arrival time                         -25.548    
  -------------------------------------------------------------------
                         slack                                 11.489    

Slack (MET) :             11.489ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.943ns  (logic 0.772ns (15.618%)  route 4.171ns (84.382%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 36.835 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.611    20.605    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.524    21.129 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          1.653    22.782    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X66Y70         LUT3 (Prop_lut3_I2_O)        0.124    22.906 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=8, routed)           1.502    24.408    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124    24.532 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.016    25.548    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y64         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.501    36.835    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y64         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.406    37.241    
                         clock uncertainty           -0.035    37.206    
    SLICE_X60Y64         FDCE (Setup_fdce_C_CE)      -0.169    37.037    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.037    
                         arrival time                         -25.548    
  -------------------------------------------------------------------
                         slack                                 11.489    

Slack (MET) :             11.794ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.636ns  (logic 0.772ns (16.652%)  route 3.864ns (83.348%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 36.833 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.611    20.605    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.524    21.129 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          1.653    22.782    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X66Y70         LUT3 (Prop_lut3_I2_O)        0.124    22.906 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=8, routed)           1.502    24.408    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124    24.532 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.709    25.241    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y66         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.499    36.833    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y66         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.406    37.239    
                         clock uncertainty           -0.035    37.204    
    SLICE_X58Y66         FDCE (Setup_fdce_C_CE)      -0.169    37.035    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.035    
                         arrival time                         -25.241    
  -------------------------------------------------------------------
                         slack                                 11.794    

Slack (MET) :             11.895ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.498ns  (logic 1.148ns (25.522%)  route 3.350ns (74.478%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 36.832 - 33.333 ) 
    Source Clock Delay      (SCD):    3.938ns = ( 20.605 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.611    20.605    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.524    21.129 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=5, routed)           1.288    22.417    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X66Y70         LUT3 (Prop_lut3_I2_O)        0.152    22.569 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.937    23.506    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X64Y69         LUT4 (Prop_lut4_I1_O)        0.348    23.854 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_7/O
                         net (fo=6, routed)           0.746    24.600    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg_0
    SLICE_X63Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.724 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.378    25.103    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X63Y68         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.498    36.832    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y68         FDCE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.406    37.238    
                         clock uncertainty           -0.035    37.203    
    SLICE_X63Y68         FDCE (Setup_fdce_C_CE)      -0.205    36.998    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                         -25.103    
  -------------------------------------------------------------------
                         slack                                 11.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.554     1.473    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.168     1.783    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X69Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.828 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_0
    SLICE_X69Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.823     1.887    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.414     1.473    
    SLICE_X69Y73         FDCE (Hold_fdce_C_D)         0.091     1.564    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.554     1.473    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.799    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X68Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.844    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1_n_0
    SLICE_X68Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.823     1.887    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.414     1.473    
    SLICE_X68Y73         FDCE (Hold_fdce_C_D)         0.091     1.564    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.990%)  route 0.237ns (56.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.554     1.473    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.237     1.851    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X68Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.896 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.896    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1_n_0
    SLICE_X68Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.823     1.887    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.414     1.473    
    SLICE_X68Y73         FDCE (Hold_fdce_C_D)         0.092     1.565    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.512ns  (logic 0.191ns (37.271%)  route 0.321ns (62.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 18.556 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.556    18.142    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X65Y72         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.146    18.288 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=17, routed)          0.194    18.481    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045    18.526 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=2, routed)           0.128    18.654    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X65Y72         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.556    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X65Y72         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.414    18.142    
    SLICE_X65Y72         FDCE (Hold_fdce_C_D)         0.077    18.219    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.219    
                         arrival time                          18.654    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.664ns  (logic 0.212ns (31.945%)  route 0.452ns (68.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 18.553 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.556    18.142    EMBSYS/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X66Y77         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDCE (Prop_fdce_C_Q)         0.167    18.309 f  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.294    18.603    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X68Y75         LUT5 (Prop_lut5_I4_O)        0.045    18.648 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.157    18.805    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X68Y75         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.822    18.553    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y75         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.174    
    SLICE_X68Y75         FDCE (Hold_fdce_C_CE)       -0.032    18.142    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.142    
                         arrival time                          18.805    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.705ns  (logic 0.212ns (30.059%)  route 0.493ns (69.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 18.553 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.556    18.142    EMBSYS/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X66Y77         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDCE (Prop_fdce_C_Q)         0.167    18.309 f  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.294    18.603    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X68Y75         LUT5 (Prop_lut5_I4_O)        0.045    18.648 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.199    18.847    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.822    18.553    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.174    
    SLICE_X66Y74         FDCE (Hold_fdce_C_CE)       -0.012    18.162    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.162    
                         arrival time                          18.847    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.705ns  (logic 0.212ns (30.059%)  route 0.493ns (69.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 18.553 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.556    18.142    EMBSYS/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X66Y77         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDCE (Prop_fdce_C_Q)         0.167    18.309 f  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.294    18.603    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X68Y75         LUT5 (Prop_lut5_I4_O)        0.045    18.648 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.199    18.847    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.822    18.553    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.174    
    SLICE_X66Y74         FDCE (Hold_fdce_C_CE)       -0.012    18.162    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.162    
                         arrival time                          18.847    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.705ns  (logic 0.212ns (30.059%)  route 0.493ns (69.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 18.553 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.556    18.142    EMBSYS/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X66Y77         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDCE (Prop_fdce_C_Q)         0.167    18.309 f  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.294    18.603    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X68Y75         LUT5 (Prop_lut5_I4_O)        0.045    18.648 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.199    18.847    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.822    18.553    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.174    
    SLICE_X66Y74         FDCE (Hold_fdce_C_CE)       -0.012    18.162    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.162    
                         arrival time                          18.847    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.705ns  (logic 0.212ns (30.059%)  route 0.493ns (69.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 18.553 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.556    18.142    EMBSYS/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X66Y77         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDCE (Prop_fdce_C_Q)         0.167    18.309 f  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.294    18.603    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X68Y75         LUT5 (Prop_lut5_I4_O)        0.045    18.648 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.199    18.847    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.822    18.553    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y74         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.174    
    SLICE_X66Y74         FDCE (Hold_fdce_C_CE)       -0.012    18.162    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.162    
                         arrival time                          18.847    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.811ns  (logic 0.212ns (26.146%)  route 0.599ns (73.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 18.554 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.556    18.142    EMBSYS/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X66Y77         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDCE (Prop_fdce_C_Q)         0.167    18.309 f  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.294    18.603    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X68Y75         LUT5 (Prop_lut5_I4_O)        0.045    18.648 r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.304    18.953    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X66Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.823    18.554    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y73         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.175    
    SLICE_X66Y73         FDCE (Hold_fdce_C_CE)       -0.012    18.163    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.163    
                         arrival time                          18.953    
  -------------------------------------------------------------------
                         slack                                  0.790    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y68   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y68   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y63   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y64   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y64   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y64   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y64   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y64   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y66   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X68Y73   EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X68Y73   EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X69Y73   EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y77   EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y77   EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y77   EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y77   EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y63   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y64   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y64   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y72   EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y73   EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y73   EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y73   EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y77   EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y77   EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y77   EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y77   EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y63   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y64   EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embsys_clk_wiz_1_0
  To Clock:  clk_out1_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 1.459ns (20.218%)  route 5.757ns (79.782%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 8.618 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.738 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          4.576     6.315    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y16         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.639     8.618    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.106    
                         clock uncertainty           -0.074     9.031    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.748     8.283    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 1.949ns (26.679%)  route 5.356ns (73.321%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.636    -0.904    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y64         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.485 f  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           1.392     0.907    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][8]
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.299     1.206 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/O
                         net (fo=1, routed)           0.000     1.206    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.582 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.582    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.699 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.699    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.816 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.816    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.070 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          0.823     2.893    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X46Y62         LUT3 (Prop_lut3_I1_O)        0.367     3.260 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          3.142     6.402    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.633     8.612    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.100    
                         clock uncertainty           -0.074     9.025    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.459    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 1.785ns (24.706%)  route 5.440ns (75.294%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.762 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=34, routed)          1.068     2.830    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[11]
    SLICE_X48Y64         LUT3 (Prop_lut3_I0_O)        0.302     3.132 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=33, routed)          3.191     6.323    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.633     8.612    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.100    
                         clock uncertainty           -0.074     9.025    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.459    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 1.881ns (26.161%)  route 5.309ns (73.839%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.857 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=34, routed)          1.108     2.965    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[10]
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.303     3.268 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          3.020     6.288    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631     8.610    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.098    
                         clock uncertainty           -0.074     9.023    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.457    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 1.949ns (27.123%)  route 5.237ns (72.877%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.636    -0.904    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y64         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.485 f  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           1.392     0.907    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][8]
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.299     1.206 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/O
                         net (fo=1, routed)           0.000     1.206    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.582 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.582    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.699 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.699    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.816 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.816    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.070 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          0.823     2.893    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X46Y62         LUT3 (Prop_lut3_I1_O)        0.367     3.260 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          3.022     6.282    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631     8.610    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.098    
                         clock uncertainty           -0.074     9.023    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.457    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 1.483ns (21.333%)  route 5.469ns (78.667%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.762 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=34, routed)          4.287     6.050    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X3Y12         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.641     8.620    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.108    
                         clock uncertainty           -0.074     9.033    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.744     8.289    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 1.578ns (22.734%)  route 5.363ns (77.266%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.857 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=34, routed)          4.182     6.039    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.634     8.613    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.101    
                         clock uncertainty           -0.074     9.026    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.745     8.281    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 1.459ns (21.192%)  route 5.426ns (78.808%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.738 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          4.244     5.983    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y18         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638     8.617    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.105    
                         clock uncertainty           -0.074     9.030    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.748     8.282    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.459ns (21.211%)  route 5.419ns (78.789%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.738 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          4.238     5.977    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.634     8.613    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.101    
                         clock uncertainty           -0.074     9.026    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.748     8.278    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.278    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 1.781ns (25.246%)  route 5.274ns (74.754%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.757 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=35, routed)          1.093     2.851    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[6]
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.303     3.154 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=33, routed)          2.999     6.153    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631     8.610    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.098    
                         clock uncertainty           -0.074     9.023    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.457    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  2.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.561    -0.603    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y87         FDSE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDSE (Prop_fdse_C_Q)         0.141    -0.462 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/Q
                         net (fo=1, routed)           0.054    -0.408    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[2]
    SLICE_X54Y87         LUT5 (Prop_lut5_I0_O)        0.045    -0.363 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[29].GPIO2_DBus_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    EMBSYS/axi_gpio_1/U0/gpio_core_1/Read_Reg2_In[29]
    SLICE_X54Y87         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.830    -0.843    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y87         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.121    -0.469    EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.559    -0.605    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]/Q
                         net (fo=1, routed)           0.054    -0.410    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg
    SLICE_X50Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.365 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    EMBSYS/axi_gpio_1/U0/ip2bus_data[16]
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.827    -0.846    EMBSYS/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121    -0.471    EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.559    -0.605    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/Q
                         net (fo=1, routed)           0.054    -0.410    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO2_DBus_i[20]
    SLICE_X50Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.365 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    EMBSYS/axi_gpio_1/U0/ip2bus_data[20]
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.827    -0.846    EMBSYS/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121    -0.471    EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.555    -0.609    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y79         FDRE                                         r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=1, routed)           0.054    -0.414    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[20]
    SLICE_X54Y79         LUT4 (Prop_lut4_I1_O)        0.045    -0.369 r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X54Y79         FDRE                                         r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.823    -0.850    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y79         FDRE                                         r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.121    -0.475    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X57Y92         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.405    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I/Q[0]
    SLICE_X56Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.360 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ip2Bus_Data_1[29]
    SLICE_X56Y92         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.834    -0.839    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X56Y92         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.121    -0.466    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y89         FDRE                                         r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.405    EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    EMBSYS/axi_gpio_0/U0/ip2bus_data[4]
    SLICE_X46Y89         FDRE                                         r  EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.835    -0.838    EMBSYS/axi_gpio_0/U0/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.121    -0.466    EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.560    -0.604    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y83         FDSE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.409    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[18]
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.045    -0.364 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[13].GPIO_DBus_i[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]_0
    SLICE_X50Y83         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.828    -0.845    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y83         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.121    -0.470    EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X43Y65         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[11]/Q
                         net (fo=1, routed)           0.054    -0.405    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[11]
    SLICE_X42Y65         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.832    -0.841    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y65         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.076    -0.511    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.562    -0.602    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/s00_axi_aclk
    SLICE_X39Y82         FDRE                                         r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.405    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/p_0_out[3]
    SLICE_X38Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.360 r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db[3]_i_1_n_0
    SLICE_X38Y82         FDRE                                         r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.832    -0.841    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/s00_axi_aclk
    SLICE_X38Y82         FDRE                                         r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.120    -0.469    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.561    -0.603    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y86         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.406    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.045    -0.361 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    EMBSYS/axi_gpio_1/U0/ip2bus_data[18]
    SLICE_X50Y86         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.830    -0.843    EMBSYS/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120    -0.470    EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_embsys_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y76     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y76     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y76     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y76     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_embsys_clk_wiz_1_0
  To Clock:  clk_out2_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       14.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.935ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.580ns (14.168%)  route 3.514ns (85.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.626    -0.914    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X55Y98         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/Q
                         net (fo=9, routed)           1.264     0.806    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1
    SLICE_X55Y98         LUT5 (Prop_lut5_I1_O)        0.124     0.930 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                         net (fo=1, routed)           2.250     3.180    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.573    18.553    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.084    18.949    
    OLOGIC_X1Y112        FDRE (Setup_fdre_C_D)       -0.834    18.115    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         18.115    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                 14.935    

Slack (MET) :             15.338ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.051ns (23.927%)  route 3.341ns (76.073%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.719    -0.821    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/ext_spi_clk
    ILOGIC_X1Y105        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y105        FDRE (Prop_fdre_C_Q)         0.517    -0.304 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/Q
                         net (fo=2, routed)           2.549     2.245    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/io1_i_sync
    SLICE_X54Y96         LUT3 (Prop_lut3_I2_O)        0.206     2.451 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_2/O
                         net (fo=1, routed)           0.793     3.244    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.328     3.572 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.572    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.504    18.484    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X53Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.480    18.964    
                         clock uncertainty           -0.084    18.881    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    18.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 15.338    

Slack (MET) :             15.534ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.027ns (23.875%)  route 3.275ns (76.125%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.260     0.828    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_5
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.301     1.129 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3/O
                         net (fo=3, routed)           0.673     1.802    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.926 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5/O
                         net (fo=7, routed)           1.342     3.268    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I1_O)        0.124     3.392 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.392    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.511    18.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X51Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.084    18.895    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.031    18.926    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 15.534    

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.779ns (22.273%)  route 2.719ns (77.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.142     0.711    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/scndry_out
    SLICE_X64Y102        LUT1 (Prop_lut1_I0_O)        0.301     1.012 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                         net (fo=1, routed)           1.576     2.588    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.573    18.553    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.084    18.949    
    OLOGIC_X1Y112        FDRE (Setup_fdre_C_R)       -0.798    18.151    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         18.151    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.597ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.022ns (24.053%)  route 3.227ns (75.947%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ext_spi_clk
    SLICE_X60Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDCE (Prop_fdce_C_Q)         0.478    -0.431 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/Q
                         net (fo=2, routed)           0.774     0.343    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_reg_0[1]
    SLICE_X61Y98         LUT4 (Prop_lut4_I2_O)        0.296     0.639 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5__0/O
                         net (fo=1, routed)           1.137     1.776    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5__0_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.900 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3__0/O
                         net (fo=1, routed)           0.938     2.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d2_reg[3]
    SLICE_X61Y99         LUT5 (Prop_lut5_I3_O)        0.124     2.962 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_i_1__0/O
                         net (fo=2, routed)           0.378     3.340    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.510    18.490    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.576    19.066    
                         clock uncertainty           -0.084    18.983    
    SLICE_X60Y99         FDPE (Setup_fdpe_C_D)       -0.045    18.938    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                 15.597    

Slack (MET) :             15.712ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.027ns (24.619%)  route 3.145ns (75.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.260     0.828    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_5
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.301     1.129 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3/O
                         net (fo=3, routed)           0.673     1.802    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.926 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5/O
                         net (fo=7, routed)           1.212     3.138    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5_n_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I1_O)        0.124     3.262 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.262    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[1]_i_1_n_0
    SLICE_X50Y96         FDSE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.511    18.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y96         FDSE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.084    18.895    
    SLICE_X50Y96         FDSE (Setup_fdse_C_D)        0.079    18.974    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 15.712    

Slack (MET) :             15.721ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.027ns (24.672%)  route 3.136ns (75.328%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.260     0.828    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_5
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.301     1.129 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3/O
                         net (fo=3, routed)           0.673     1.802    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.926 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5/O
                         net (fo=7, routed)           1.203     3.129    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5_n_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I1_O)        0.124     3.253 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.253    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[6]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.511    18.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.084    18.895    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.079    18.974    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                 15.721    

Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.766ns (19.756%)  route 3.111ns (80.244%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X58Y97         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=12, routed)          1.471     1.080    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.124     1.204 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2__0/O
                         net (fo=3, routed)           0.966     2.170    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.294 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.674     2.969    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/E[0]
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.513    18.493    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.084    18.897    
    SLICE_X48Y94         FDCE (Setup_fdce_C_CE)      -0.205    18.692    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 15.723    

Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.766ns (19.756%)  route 3.111ns (80.244%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X58Y97         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=12, routed)          1.471     1.080    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.124     1.204 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2__0/O
                         net (fo=3, routed)           0.966     2.170    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.294 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.674     2.969    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/E[0]
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.513    18.493    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.084    18.897    
    SLICE_X48Y94         FDCE (Setup_fdce_C_CE)      -0.205    18.692    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 15.723    

Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.766ns (19.756%)  route 3.111ns (80.244%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X58Y97         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=12, routed)          1.471     1.080    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.124     1.204 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2__0/O
                         net (fo=3, routed)           0.966     2.170    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.294 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.674     2.969    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/E[0]
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.513    18.493    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.084    18.897    
    SLICE_X48Y94         FDCE (Setup_fdce_C_CE)      -0.205    18.692    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 15.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.141    -0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.400    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.238    -0.597    
    SLICE_X61Y99         FDPE (Hold_fdpe_C_D)         0.075    -0.522    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.561    -0.603    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X59Y101        FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056    -0.406    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X59Y101        FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.832    -0.841    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X59Y101        FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.238    -0.603    
    SLICE_X59Y101        FDPE (Hold_fdpe_C_D)         0.075    -0.528    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.566    -0.598    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X61Y95         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.401    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/D
    SLICE_X61Y95         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.837    -0.836    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X61Y95         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.598    
    SLICE_X61Y95         FDRE (Hold_fdre_C_D)         0.075    -0.523    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X55Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.403    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/D
    SLICE_X55Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.834    -0.839    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X55Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.075    -0.525    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.565    -0.599    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/ext_spi_clk
    SLICE_X57Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.402    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/D
    SLICE_X57Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/ext_spi_clk
    SLICE_X57Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.599    
    SLICE_X57Y96         FDRE (Hold_fdre_C_D)         0.075    -0.524    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.565    -0.599    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X57Y93         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.402    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/D
    SLICE_X57Y93         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X57Y93         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.599    
    SLICE_X57Y93         FDRE (Hold_fdre_C_D)         0.075    -0.524    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.568    -0.596    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ext_spi_clk
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.399    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ext_spi_clk
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X45Y93         FDCE (Hold_fdce_C_D)         0.075    -0.521    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.566    -0.598    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ext_spi_clk
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.401    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.837    -0.836    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ext_spi_clk
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X47Y93         FDCE (Hold_fdce_C_D)         0.075    -0.523    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X51Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056    -0.403    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X51Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.834    -0.839    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X51Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.239    -0.600    
    SLICE_X51Y92         FDPE (Hold_fdpe_C_D)         0.075    -0.525    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.364%)  route 0.197ns (60.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X61Y97         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=18, routed)          0.197    -0.272    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD3
    SLICE_X60Y96         RAMD32                                       r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.837    -0.836    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X60Y96         RAMD32                                       r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.254    -0.582    
    SLICE_X60Y96         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.395    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_embsys_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   EMBSYS/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X1Y112    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X1Y111    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO0_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X1Y105    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y99     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y99     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_embsys_clk_wiz_1_0
  To Clock:  clk_out3_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       95.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[28]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[29]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[31]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.494ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[16]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.111    98.966    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.537    motor_controller/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         98.537    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.494    

Slack (MET) :             95.494ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[17]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.111    98.966    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.537    motor_controller/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         98.537    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.494    

Slack (MET) :             95.494ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.111    98.966    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.537    motor_controller/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         98.537    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.494    

Slack (MET) :             95.494ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[19]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.111    98.966    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.537    motor_controller/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         98.537    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.494    

Slack (MET) :             95.502ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.828ns (21.039%)  route 3.107ns (78.961%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.818     3.036    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[24]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 95.502    

Slack (MET) :             95.502ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.828ns (21.039%)  route 3.107ns (78.961%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.818     3.036    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[25]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 95.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[2]/Q
                         net (fo=4, routed)           0.137    -0.293    motor_speed_detector/counter_reg_n_0_[2]
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  motor_speed_detector/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    motor_speed_detector/p_0_in[4]
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[4]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X30Y90         FDCE (Hold_fdce_C_D)         0.121    -0.473    motor_speed_detector/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.798%)  route 0.141ns (40.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[5]/Q
                         net (fo=5, routed)           0.141    -0.290    motor_speed_detector/counter_reg__0[5]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.045    -0.245 r  motor_speed_detector/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    motor_speed_detector/p_0_in[8]
    SLICE_X31Y90         FDCE                                         r  motor_speed_detector/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X31Y90         FDCE                                         r  motor_speed_detector/counter_reg[8]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X31Y90         FDCE (Hold_fdce_C_D)         0.091    -0.487    motor_speed_detector/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.255    motor_speed_detector/counter_reg_n_0_[0]
    SLICE_X30Y91         LUT3 (Prop_lut3_I2_O)        0.043    -0.212 r  motor_speed_detector/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    motor_speed_detector/p_0_in[1]
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[1]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X30Y91         FDCE (Hold_fdce_C_D)         0.131    -0.463    motor_speed_detector/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 f  motor_speed_detector/counter_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.255    motor_speed_detector/counter_reg_n_0_[0]
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.210 r  motor_speed_detector/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    motor_speed_detector/p_0_in[0]
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X30Y91         FDCE (Hold_fdce_C_D)         0.120    -0.474    motor_speed_detector/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.212ns (51.264%)  route 0.202ns (48.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[5]/Q
                         net (fo=5, routed)           0.202    -0.229    motor_speed_detector/counter_reg__0[5]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.048    -0.181 r  motor_speed_detector/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    motor_speed_detector/p_0_in[7]
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[7]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X30Y90         FDCE (Hold_fdce_C_D)         0.131    -0.447    motor_speed_detector/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.908%)  route 0.202ns (49.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[5]/Q
                         net (fo=5, routed)           0.202    -0.229    motor_speed_detector/counter_reg__0[5]
    SLICE_X30Y90         LUT4 (Prop_lut4_I3_O)        0.045    -0.184 r  motor_speed_detector/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    motor_speed_detector/p_0_in[6]
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[6]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X30Y90         FDCE (Hold_fdce_C_D)         0.121    -0.457    motor_speed_detector/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_controller/CLK
    SLICE_X32Y91         FDRE                                         r  motor_controller/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  motor_controller/counter_reg[2]/Q
                         net (fo=4, routed)           0.134    -0.320    motor_controller/counter_reg[2]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.209 r  motor_controller/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.209    motor_controller/counter_reg[0]_i_2_n_5
    SLICE_X32Y91         FDRE                                         r  motor_controller/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_controller/CLK
    SLICE_X32Y91         FDRE                                         r  motor_controller/counter_reg[2]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X32Y91         FDRE (Hold_fdre_C_D)         0.105    -0.489    motor_controller/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.572    -0.592    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  motor_controller/counter_reg[30]/Q
                         net (fo=3, routed)           0.134    -0.318    motor_controller/counter_reg[30]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.207 r  motor_controller/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    motor_controller/counter_reg[28]_i_1_n_5
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.843    -0.830    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.105    -0.487    motor_controller/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.571    -0.593    motor_controller/CLK
    SLICE_X32Y94         FDRE                                         r  motor_controller/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  motor_controller/counter_reg[14]/Q
                         net (fo=3, routed)           0.145    -0.308    motor_controller/counter_reg[14]
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  motor_controller/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    motor_controller/counter_reg[12]_i_1_n_5
    SLICE_X32Y94         FDRE                                         r  motor_controller/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.842    -0.831    motor_controller/CLK
    SLICE_X32Y94         FDRE                                         r  motor_controller/counter_reg[14]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.105    -0.488    motor_controller/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.571    -0.593    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  motor_controller/counter_reg[18]/Q
                         net (fo=3, routed)           0.145    -0.308    motor_controller/counter_reg[18]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  motor_controller/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    motor_controller/counter_reg[16]_i_1_n_5
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.842    -0.831    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X32Y95         FDRE (Hold_fdre_C_D)         0.105    -0.488    motor_controller/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_embsys_clk_wiz_1_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18   EMBSYS/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y91     motor_controller/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y93     motor_controller/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y93     motor_controller/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y94     motor_controller/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y94     motor_controller/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y94     motor_controller/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y94     motor_controller/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y95     motor_controller/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y93     motor_controller/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y93     motor_controller/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y93     motor_controller/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y93     motor_controller/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_embsys_clk_wiz_1_0
  To Clock:  clkfbout_embsys_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_embsys_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   EMBSYS/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embsys_clk_wiz_1_0_1
  To Clock:  clk_out1_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 1.459ns (20.218%)  route 5.757ns (79.782%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 8.618 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.738 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          4.576     6.315    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y16         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.639     8.618    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.106    
                         clock uncertainty           -0.074     9.032    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.748     8.284    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 1.949ns (26.679%)  route 5.356ns (73.321%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.636    -0.904    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y64         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.485 f  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           1.392     0.907    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][8]
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.299     1.206 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/O
                         net (fo=1, routed)           0.000     1.206    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.582 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.582    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.699 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.699    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.816 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.816    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.070 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          0.823     2.893    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X46Y62         LUT3 (Prop_lut3_I1_O)        0.367     3.260 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          3.142     6.402    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.633     8.612    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.100    
                         clock uncertainty           -0.074     9.026    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.460    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 1.785ns (24.706%)  route 5.440ns (75.294%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.762 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=34, routed)          1.068     2.830    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[11]
    SLICE_X48Y64         LUT3 (Prop_lut3_I0_O)        0.302     3.132 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=33, routed)          3.191     6.323    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.633     8.612    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.100    
                         clock uncertainty           -0.074     9.026    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.460    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 1.881ns (26.161%)  route 5.309ns (73.839%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.857 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=34, routed)          1.108     2.965    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[10]
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.303     3.268 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          3.020     6.288    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631     8.610    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.098    
                         clock uncertainty           -0.074     9.024    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.458    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 1.949ns (27.123%)  route 5.237ns (72.877%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.636    -0.904    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y64         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.485 f  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           1.392     0.907    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][8]
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.299     1.206 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/O
                         net (fo=1, routed)           0.000     1.206    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.582 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.582    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.699 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.699    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.816 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.816    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.070 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          0.823     2.893    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X46Y62         LUT3 (Prop_lut3_I1_O)        0.367     3.260 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          3.022     6.282    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631     8.610    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.098    
                         clock uncertainty           -0.074     9.024    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.458    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 1.483ns (21.333%)  route 5.469ns (78.667%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.762 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=34, routed)          4.287     6.050    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X3Y12         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.641     8.620    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.108    
                         clock uncertainty           -0.074     9.034    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.744     8.290    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 1.578ns (22.734%)  route 5.363ns (77.266%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.857 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=34, routed)          4.182     6.039    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.634     8.613    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.101    
                         clock uncertainty           -0.074     9.027    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.745     8.282    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 1.459ns (21.192%)  route 5.426ns (78.808%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.738 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          4.244     5.983    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y18         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638     8.617    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.105    
                         clock uncertainty           -0.074     9.031    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.748     8.283    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.459ns (21.211%)  route 5.419ns (78.789%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.738 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          4.238     5.977    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.634     8.613    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.101    
                         clock uncertainty           -0.074     9.027    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.748     8.279    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 1.781ns (25.246%)  route 5.274ns (74.754%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.757 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=35, routed)          1.093     2.851    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[6]
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.303     3.154 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=33, routed)          2.999     6.153    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631     8.610    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.098    
                         clock uncertainty           -0.074     9.024    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.458    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  2.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.561    -0.603    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y87         FDSE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDSE (Prop_fdse_C_Q)         0.141    -0.462 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/Q
                         net (fo=1, routed)           0.054    -0.408    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[2]
    SLICE_X54Y87         LUT5 (Prop_lut5_I0_O)        0.045    -0.363 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[29].GPIO2_DBus_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    EMBSYS/axi_gpio_1/U0/gpio_core_1/Read_Reg2_In[29]
    SLICE_X54Y87         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.830    -0.843    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y87         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.121    -0.469    EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.559    -0.605    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]/Q
                         net (fo=1, routed)           0.054    -0.410    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg
    SLICE_X50Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.365 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    EMBSYS/axi_gpio_1/U0/ip2bus_data[16]
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.827    -0.846    EMBSYS/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121    -0.471    EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.559    -0.605    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/Q
                         net (fo=1, routed)           0.054    -0.410    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO2_DBus_i[20]
    SLICE_X50Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.365 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    EMBSYS/axi_gpio_1/U0/ip2bus_data[20]
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.827    -0.846    EMBSYS/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121    -0.471    EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.555    -0.609    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y79         FDRE                                         r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=1, routed)           0.054    -0.414    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[20]
    SLICE_X54Y79         LUT4 (Prop_lut4_I1_O)        0.045    -0.369 r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X54Y79         FDRE                                         r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.823    -0.850    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y79         FDRE                                         r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.121    -0.475    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X57Y92         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.405    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I/Q[0]
    SLICE_X56Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.360 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ip2Bus_Data_1[29]
    SLICE_X56Y92         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.834    -0.839    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X56Y92         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.121    -0.466    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y89         FDRE                                         r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.405    EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    EMBSYS/axi_gpio_0/U0/ip2bus_data[4]
    SLICE_X46Y89         FDRE                                         r  EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.835    -0.838    EMBSYS/axi_gpio_0/U0/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.121    -0.466    EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.560    -0.604    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y83         FDSE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.409    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[18]
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.045    -0.364 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[13].GPIO_DBus_i[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]_0
    SLICE_X50Y83         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.828    -0.845    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y83         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.121    -0.470    EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X43Y65         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[11]/Q
                         net (fo=1, routed)           0.054    -0.405    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[11]
    SLICE_X42Y65         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.832    -0.841    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y65         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.076    -0.511    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.562    -0.602    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/s00_axi_aclk
    SLICE_X39Y82         FDRE                                         r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.405    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/p_0_out[3]
    SLICE_X38Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.360 r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db[3]_i_1_n_0
    SLICE_X38Y82         FDRE                                         r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.832    -0.841    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/s00_axi_aclk
    SLICE_X38Y82         FDRE                                         r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.120    -0.469    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.561    -0.603    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y86         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.406    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.045    -0.361 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    EMBSYS/axi_gpio_1/U0/ip2bus_data[18]
    SLICE_X50Y86         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.830    -0.843    EMBSYS/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120    -0.470    EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_embsys_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15     EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y76     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y76     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y73     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y76     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y76     EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_embsys_clk_wiz_1_0_1
  To Clock:  clk_out2_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.937ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.580ns (14.168%)  route 3.514ns (85.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.626    -0.914    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X55Y98         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/Q
                         net (fo=9, routed)           1.264     0.806    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1
    SLICE_X55Y98         LUT5 (Prop_lut5_I1_O)        0.124     0.930 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                         net (fo=1, routed)           2.250     3.180    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.573    18.553    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.082    18.951    
    OLOGIC_X1Y112        FDRE (Setup_fdre_C_D)       -0.834    18.117    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         18.117    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                 14.937    

Slack (MET) :             15.340ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.051ns (23.927%)  route 3.341ns (76.073%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.719    -0.821    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/ext_spi_clk
    ILOGIC_X1Y105        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y105        FDRE (Prop_fdre_C_Q)         0.517    -0.304 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/Q
                         net (fo=2, routed)           2.549     2.245    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/io1_i_sync
    SLICE_X54Y96         LUT3 (Prop_lut3_I2_O)        0.206     2.451 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_2/O
                         net (fo=1, routed)           0.793     3.244    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.328     3.572 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.572    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.504    18.484    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X53Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.480    18.964    
                         clock uncertainty           -0.082    18.883    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    18.912    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.912    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 15.340    

Slack (MET) :             15.536ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.027ns (23.875%)  route 3.275ns (76.125%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.260     0.828    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_5
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.301     1.129 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3/O
                         net (fo=3, routed)           0.673     1.802    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.926 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5/O
                         net (fo=7, routed)           1.342     3.268    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I1_O)        0.124     3.392 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.392    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.511    18.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X51Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.082    18.897    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.031    18.928    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.928    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 15.536    

Slack (MET) :             15.566ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.779ns (22.273%)  route 2.719ns (77.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.142     0.711    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/scndry_out
    SLICE_X64Y102        LUT1 (Prop_lut1_I0_O)        0.301     1.012 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                         net (fo=1, routed)           1.576     2.588    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.573    18.553    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.082    18.951    
    OLOGIC_X1Y112        FDRE (Setup_fdre_C_R)       -0.798    18.153    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         18.153    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 15.566    

Slack (MET) :             15.599ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.022ns (24.053%)  route 3.227ns (75.947%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ext_spi_clk
    SLICE_X60Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDCE (Prop_fdce_C_Q)         0.478    -0.431 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/Q
                         net (fo=2, routed)           0.774     0.343    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_reg_0[1]
    SLICE_X61Y98         LUT4 (Prop_lut4_I2_O)        0.296     0.639 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5__0/O
                         net (fo=1, routed)           1.137     1.776    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5__0_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.900 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3__0/O
                         net (fo=1, routed)           0.938     2.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d2_reg[3]
    SLICE_X61Y99         LUT5 (Prop_lut5_I3_O)        0.124     2.962 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_i_1__0/O
                         net (fo=2, routed)           0.378     3.340    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.510    18.490    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.576    19.066    
                         clock uncertainty           -0.082    18.985    
    SLICE_X60Y99         FDPE (Setup_fdpe_C_D)       -0.045    18.940    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                 15.599    

Slack (MET) :             15.714ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.027ns (24.619%)  route 3.145ns (75.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.260     0.828    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_5
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.301     1.129 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3/O
                         net (fo=3, routed)           0.673     1.802    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.926 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5/O
                         net (fo=7, routed)           1.212     3.138    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5_n_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I1_O)        0.124     3.262 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.262    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[1]_i_1_n_0
    SLICE_X50Y96         FDSE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.511    18.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y96         FDSE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.082    18.897    
    SLICE_X50Y96         FDSE (Setup_fdse_C_D)        0.079    18.976    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.976    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 15.714    

Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.027ns (24.672%)  route 3.136ns (75.328%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.260     0.828    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_5
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.301     1.129 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3/O
                         net (fo=3, routed)           0.673     1.802    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.926 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5/O
                         net (fo=7, routed)           1.203     3.129    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5_n_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I1_O)        0.124     3.253 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.253    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[6]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.511    18.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.082    18.897    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.079    18.976    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.976    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                 15.723    

Slack (MET) :             15.725ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.766ns (19.756%)  route 3.111ns (80.244%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X58Y97         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=12, routed)          1.471     1.080    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.124     1.204 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2__0/O
                         net (fo=3, routed)           0.966     2.170    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.294 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.674     2.969    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/E[0]
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.513    18.493    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.082    18.899    
    SLICE_X48Y94         FDCE (Setup_fdce_C_CE)      -0.205    18.694    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         18.694    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 15.725    

Slack (MET) :             15.725ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.766ns (19.756%)  route 3.111ns (80.244%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X58Y97         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=12, routed)          1.471     1.080    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.124     1.204 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2__0/O
                         net (fo=3, routed)           0.966     2.170    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.294 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.674     2.969    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/E[0]
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.513    18.493    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.082    18.899    
    SLICE_X48Y94         FDCE (Setup_fdce_C_CE)      -0.205    18.694    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         18.694    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 15.725    

Slack (MET) :             15.725ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.766ns (19.756%)  route 3.111ns (80.244%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X58Y97         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=12, routed)          1.471     1.080    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.124     1.204 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2__0/O
                         net (fo=3, routed)           0.966     2.170    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.294 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.674     2.969    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/E[0]
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.513    18.493    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.082    18.899    
    SLICE_X48Y94         FDCE (Setup_fdce_C_CE)      -0.205    18.694    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         18.694    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 15.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.141    -0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.400    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.238    -0.597    
    SLICE_X61Y99         FDPE (Hold_fdpe_C_D)         0.075    -0.522    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.561    -0.603    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X59Y101        FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056    -0.406    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X59Y101        FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.832    -0.841    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X59Y101        FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.238    -0.603    
    SLICE_X59Y101        FDPE (Hold_fdpe_C_D)         0.075    -0.528    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.566    -0.598    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X61Y95         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.401    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/D
    SLICE_X61Y95         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.837    -0.836    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X61Y95         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.598    
    SLICE_X61Y95         FDRE (Hold_fdre_C_D)         0.075    -0.523    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X55Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.403    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/D
    SLICE_X55Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.834    -0.839    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X55Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.075    -0.525    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.565    -0.599    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/ext_spi_clk
    SLICE_X57Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.402    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/D
    SLICE_X57Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/ext_spi_clk
    SLICE_X57Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.599    
    SLICE_X57Y96         FDRE (Hold_fdre_C_D)         0.075    -0.524    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.565    -0.599    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X57Y93         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.402    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/D
    SLICE_X57Y93         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X57Y93         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.599    
    SLICE_X57Y93         FDRE (Hold_fdre_C_D)         0.075    -0.524    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.568    -0.596    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ext_spi_clk
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.399    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ext_spi_clk
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X45Y93         FDCE (Hold_fdce_C_D)         0.075    -0.521    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.566    -0.598    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ext_spi_clk
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.401    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.837    -0.836    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ext_spi_clk
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X47Y93         FDCE (Hold_fdce_C_D)         0.075    -0.523    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X51Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056    -0.403    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X51Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.834    -0.839    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X51Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.239    -0.600    
    SLICE_X51Y92         FDPE (Hold_fdpe_C_D)         0.075    -0.525    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.364%)  route 0.197ns (60.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X61Y97         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=18, routed)          0.197    -0.272    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD3
    SLICE_X60Y96         RAMD32                                       r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.837    -0.836    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X60Y96         RAMD32                                       r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.254    -0.582    
    SLICE_X60Y96         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.395    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_embsys_clk_wiz_1_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   EMBSYS/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X1Y112    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X1Y111    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO0_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X1Y105    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y99     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y99     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y97     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X60Y96     EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_embsys_clk_wiz_1_0_1
  To Clock:  clk_out3_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.365ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[28]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.106    98.971    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.542    motor_controller/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         98.542    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.365    

Slack (MET) :             95.365ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[29]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.106    98.971    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.542    motor_controller/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         98.542    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.365    

Slack (MET) :             95.365ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.106    98.971    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.542    motor_controller/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         98.542    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.365    

Slack (MET) :             95.365ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[31]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.106    98.971    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.542    motor_controller/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         98.542    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.365    

Slack (MET) :             95.499ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[16]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.106    98.970    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.541    motor_controller/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         98.541    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.499    

Slack (MET) :             95.499ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[17]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.106    98.970    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.541    motor_controller/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         98.541    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.499    

Slack (MET) :             95.499ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.106    98.970    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.541    motor_controller/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         98.541    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.499    

Slack (MET) :             95.499ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[19]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.106    98.970    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.541    motor_controller/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         98.541    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.499    

Slack (MET) :             95.507ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.828ns (21.039%)  route 3.107ns (78.961%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.818     3.036    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[24]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.106    98.971    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.429    98.542    motor_controller/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         98.542    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 95.507    

Slack (MET) :             95.507ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.828ns (21.039%)  route 3.107ns (78.961%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.818     3.036    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[25]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.106    98.971    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.429    98.542    motor_controller/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         98.542    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 95.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[2]/Q
                         net (fo=4, routed)           0.137    -0.293    motor_speed_detector/counter_reg_n_0_[2]
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  motor_speed_detector/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    motor_speed_detector/p_0_in[4]
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[4]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X30Y90         FDCE (Hold_fdce_C_D)         0.121    -0.473    motor_speed_detector/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.798%)  route 0.141ns (40.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[5]/Q
                         net (fo=5, routed)           0.141    -0.290    motor_speed_detector/counter_reg__0[5]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.045    -0.245 r  motor_speed_detector/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    motor_speed_detector/p_0_in[8]
    SLICE_X31Y90         FDCE                                         r  motor_speed_detector/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X31Y90         FDCE                                         r  motor_speed_detector/counter_reg[8]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X31Y90         FDCE (Hold_fdce_C_D)         0.091    -0.487    motor_speed_detector/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.255    motor_speed_detector/counter_reg_n_0_[0]
    SLICE_X30Y91         LUT3 (Prop_lut3_I2_O)        0.043    -0.212 r  motor_speed_detector/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    motor_speed_detector/p_0_in[1]
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[1]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X30Y91         FDCE (Hold_fdce_C_D)         0.131    -0.463    motor_speed_detector/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 f  motor_speed_detector/counter_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.255    motor_speed_detector/counter_reg_n_0_[0]
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.210 r  motor_speed_detector/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    motor_speed_detector/p_0_in[0]
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X30Y91         FDCE (Hold_fdce_C_D)         0.120    -0.474    motor_speed_detector/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.212ns (51.264%)  route 0.202ns (48.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[5]/Q
                         net (fo=5, routed)           0.202    -0.229    motor_speed_detector/counter_reg__0[5]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.048    -0.181 r  motor_speed_detector/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    motor_speed_detector/p_0_in[7]
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[7]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X30Y90         FDCE (Hold_fdce_C_D)         0.131    -0.447    motor_speed_detector/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.908%)  route 0.202ns (49.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[5]/Q
                         net (fo=5, routed)           0.202    -0.229    motor_speed_detector/counter_reg__0[5]
    SLICE_X30Y90         LUT4 (Prop_lut4_I3_O)        0.045    -0.184 r  motor_speed_detector/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    motor_speed_detector/p_0_in[6]
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[6]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X30Y90         FDCE (Hold_fdce_C_D)         0.121    -0.457    motor_speed_detector/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_controller/CLK
    SLICE_X32Y91         FDRE                                         r  motor_controller/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  motor_controller/counter_reg[2]/Q
                         net (fo=4, routed)           0.134    -0.320    motor_controller/counter_reg[2]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.209 r  motor_controller/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.209    motor_controller/counter_reg[0]_i_2_n_5
    SLICE_X32Y91         FDRE                                         r  motor_controller/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_controller/CLK
    SLICE_X32Y91         FDRE                                         r  motor_controller/counter_reg[2]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X32Y91         FDRE (Hold_fdre_C_D)         0.105    -0.489    motor_controller/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.572    -0.592    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  motor_controller/counter_reg[30]/Q
                         net (fo=3, routed)           0.134    -0.318    motor_controller/counter_reg[30]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.207 r  motor_controller/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    motor_controller/counter_reg[28]_i_1_n_5
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.843    -0.830    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.105    -0.487    motor_controller/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.571    -0.593    motor_controller/CLK
    SLICE_X32Y94         FDRE                                         r  motor_controller/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  motor_controller/counter_reg[14]/Q
                         net (fo=3, routed)           0.145    -0.308    motor_controller/counter_reg[14]
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  motor_controller/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    motor_controller/counter_reg[12]_i_1_n_5
    SLICE_X32Y94         FDRE                                         r  motor_controller/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.842    -0.831    motor_controller/CLK
    SLICE_X32Y94         FDRE                                         r  motor_controller/counter_reg[14]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.105    -0.488    motor_controller/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.571    -0.593    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  motor_controller/counter_reg[18]/Q
                         net (fo=3, routed)           0.145    -0.308    motor_controller/counter_reg[18]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  motor_controller/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    motor_controller/counter_reg[16]_i_1_n_5
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.842    -0.831    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X32Y95         FDRE (Hold_fdre_C_D)         0.105    -0.488    motor_controller/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_embsys_clk_wiz_1_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18   EMBSYS/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y91     motor_controller/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y93     motor_controller/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y93     motor_controller/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y94     motor_controller/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y94     motor_controller/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y94     motor_controller/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y94     motor_controller/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y95     motor_controller/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y93     motor_controller/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y93     motor_controller/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y93     motor_controller/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y93     motor_controller/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y94     motor_controller/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y95     motor_controller/counter_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_embsys_clk_wiz_1_0_1
  To Clock:  clkfbout_embsys_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_embsys_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   EMBSYS/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_embsys_clk_wiz_1_0
  To Clock:  clk_out1_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       18.808ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.808ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.631     1.149    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y96         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)       -0.043    19.957    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                 18.808    

Slack (MET) :             18.827ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.957ns  (logic 0.478ns (49.930%)  route 0.479ns (50.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.479     0.957    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X62Y96         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)       -0.216    19.784    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.784    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 18.827    

Slack (MET) :             18.855ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.877ns  (logic 0.419ns (47.791%)  route 0.458ns (52.209%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.458     0.877    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y92         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)       -0.268    19.732    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                 18.855    

Slack (MET) :             18.880ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.855ns  (logic 0.419ns (49.017%)  route 0.436ns (50.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.436     0.855    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X47Y92         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)       -0.265    19.735    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 18.880    

Slack (MET) :             18.966ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.569%)  route 0.483ns (51.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.483     0.939    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X48Y93         FDCE (Setup_fdce_C_D)       -0.095    19.905    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 18.966    

Slack (MET) :             18.988ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.788ns  (logic 0.478ns (60.647%)  route 0.310ns (39.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.310     0.788    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X62Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y98         FDCE (Setup_fdce_C_D)       -0.224    19.776    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.776    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                 18.988    

Slack (MET) :             19.009ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.896ns  (logic 0.456ns (50.896%)  route 0.440ns (49.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.440     0.896    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y92         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)       -0.095    19.905    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 19.009    

Slack (MET) :             19.128ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.825ns  (logic 0.518ns (62.775%)  route 0.307ns (37.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.307     0.825    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X62Y96         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)       -0.047    19.953    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                 19.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embsys_clk_wiz_1_0_1
  To Clock:  clk_out1_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 1.459ns (20.218%)  route 5.757ns (79.782%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 8.618 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.738 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          4.576     6.315    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y16         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.639     8.618    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.106    
                         clock uncertainty           -0.074     9.031    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.748     8.283    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 1.949ns (26.679%)  route 5.356ns (73.321%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.636    -0.904    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y64         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.485 f  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           1.392     0.907    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][8]
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.299     1.206 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/O
                         net (fo=1, routed)           0.000     1.206    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.582 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.582    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.699 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.699    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.816 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.816    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.070 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          0.823     2.893    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X46Y62         LUT3 (Prop_lut3_I1_O)        0.367     3.260 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          3.142     6.402    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.633     8.612    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.100    
                         clock uncertainty           -0.074     9.025    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.459    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 1.785ns (24.706%)  route 5.440ns (75.294%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.762 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=34, routed)          1.068     2.830    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[11]
    SLICE_X48Y64         LUT3 (Prop_lut3_I0_O)        0.302     3.132 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=33, routed)          3.191     6.323    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.633     8.612    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.100    
                         clock uncertainty           -0.074     9.025    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.459    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 1.881ns (26.161%)  route 5.309ns (73.839%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.857 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=34, routed)          1.108     2.965    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[10]
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.303     3.268 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          3.020     6.288    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631     8.610    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.098    
                         clock uncertainty           -0.074     9.023    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.457    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 1.949ns (27.123%)  route 5.237ns (72.877%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.636    -0.904    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y64         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.485 f  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           1.392     0.907    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][8]
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.299     1.206 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/O
                         net (fo=1, routed)           0.000     1.206    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.582 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.582    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.699 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.699    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.816 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.816    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.070 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          0.823     2.893    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X46Y62         LUT3 (Prop_lut3_I1_O)        0.367     3.260 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          3.022     6.282    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631     8.610    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.098    
                         clock uncertainty           -0.074     9.023    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.457    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 1.483ns (21.333%)  route 5.469ns (78.667%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.762 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=34, routed)          4.287     6.050    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X3Y12         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.641     8.620    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.108    
                         clock uncertainty           -0.074     9.033    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.744     8.289    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 1.578ns (22.734%)  route 5.363ns (77.266%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.857 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=34, routed)          4.182     6.039    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.634     8.613    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.101    
                         clock uncertainty           -0.074     9.026    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.745     8.281    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 1.459ns (21.192%)  route 5.426ns (78.808%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.738 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          4.244     5.983    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y18         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638     8.617    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.105    
                         clock uncertainty           -0.074     9.030    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.748     8.282    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.459ns (21.211%)  route 5.419ns (78.789%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.738 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          4.238     5.977    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.634     8.613    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.101    
                         clock uncertainty           -0.074     9.026    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.748     8.278    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.278    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 1.781ns (25.246%)  route 5.274ns (74.754%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.757 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=35, routed)          1.093     2.851    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[6]
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.303     3.154 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=33, routed)          2.999     6.153    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631     8.610    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.098    
                         clock uncertainty           -0.074     9.023    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.457    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  2.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.561    -0.603    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y87         FDSE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDSE (Prop_fdse_C_Q)         0.141    -0.462 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/Q
                         net (fo=1, routed)           0.054    -0.408    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[2]
    SLICE_X54Y87         LUT5 (Prop_lut5_I0_O)        0.045    -0.363 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[29].GPIO2_DBus_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    EMBSYS/axi_gpio_1/U0/gpio_core_1/Read_Reg2_In[29]
    SLICE_X54Y87         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.830    -0.843    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y87         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.121    -0.395    EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.559    -0.605    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]/Q
                         net (fo=1, routed)           0.054    -0.410    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg
    SLICE_X50Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.365 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    EMBSYS/axi_gpio_1/U0/ip2bus_data[16]
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.827    -0.846    EMBSYS/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121    -0.397    EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.559    -0.605    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/Q
                         net (fo=1, routed)           0.054    -0.410    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO2_DBus_i[20]
    SLICE_X50Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.365 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    EMBSYS/axi_gpio_1/U0/ip2bus_data[20]
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.827    -0.846    EMBSYS/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121    -0.397    EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.555    -0.609    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y79         FDRE                                         r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=1, routed)           0.054    -0.414    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[20]
    SLICE_X54Y79         LUT4 (Prop_lut4_I1_O)        0.045    -0.369 r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X54Y79         FDRE                                         r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.823    -0.850    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y79         FDRE                                         r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.121    -0.401    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X57Y92         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.405    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I/Q[0]
    SLICE_X56Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.360 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ip2Bus_Data_1[29]
    SLICE_X56Y92         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.834    -0.839    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X56Y92         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.121    -0.392    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y89         FDRE                                         r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.405    EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    EMBSYS/axi_gpio_0/U0/ip2bus_data[4]
    SLICE_X46Y89         FDRE                                         r  EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.835    -0.838    EMBSYS/axi_gpio_0/U0/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.121    -0.392    EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.560    -0.604    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y83         FDSE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.409    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[18]
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.045    -0.364 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[13].GPIO_DBus_i[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]_0
    SLICE_X50Y83         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.828    -0.845    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y83         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.121    -0.396    EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X43Y65         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[11]/Q
                         net (fo=1, routed)           0.054    -0.405    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[11]
    SLICE_X42Y65         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.832    -0.841    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y65         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.076    -0.437    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.562    -0.602    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/s00_axi_aclk
    SLICE_X39Y82         FDRE                                         r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.405    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/p_0_out[3]
    SLICE_X38Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.360 r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db[3]_i_1_n_0
    SLICE_X38Y82         FDRE                                         r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.832    -0.841    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/s00_axi_aclk
    SLICE_X38Y82         FDRE                                         r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.120    -0.395    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.561    -0.603    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y86         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.406    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.045    -0.361 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    EMBSYS/axi_gpio_1/U0/ip2bus_data[18]
    SLICE_X50Y86         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.830    -0.843    EMBSYS/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120    -0.396    EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.035    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_embsys_clk_wiz_1_0_1
  To Clock:  clk_out1_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       18.808ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.808ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.631     1.149    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y96         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)       -0.043    19.957    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                 18.808    

Slack (MET) :             18.827ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.957ns  (logic 0.478ns (49.930%)  route 0.479ns (50.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.479     0.957    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X62Y96         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)       -0.216    19.784    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.784    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 18.827    

Slack (MET) :             18.855ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.877ns  (logic 0.419ns (47.791%)  route 0.458ns (52.209%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.458     0.877    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y92         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)       -0.268    19.732    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                 18.855    

Slack (MET) :             18.880ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.855ns  (logic 0.419ns (49.017%)  route 0.436ns (50.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.436     0.855    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X47Y92         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)       -0.265    19.735    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 18.880    

Slack (MET) :             18.966ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.569%)  route 0.483ns (51.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.483     0.939    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X48Y93         FDCE (Setup_fdce_C_D)       -0.095    19.905    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 18.966    

Slack (MET) :             18.988ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.788ns  (logic 0.478ns (60.647%)  route 0.310ns (39.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.310     0.788    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X62Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y98         FDCE (Setup_fdce_C_D)       -0.224    19.776    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.776    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                 18.988    

Slack (MET) :             19.009ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.896ns  (logic 0.456ns (50.896%)  route 0.440ns (49.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.440     0.896    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y92         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)       -0.095    19.905    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 19.009    

Slack (MET) :             19.128ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.825ns  (logic 0.518ns (62.775%)  route 0.307ns (37.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.307     0.825    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X62Y96         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)       -0.047    19.953    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                 19.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embsys_clk_wiz_1_0
  To Clock:  clk_out2_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.160ns  (logic 0.478ns (41.199%)  route 0.682ns (58.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.682     1.160    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X60Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y98         FDCE (Setup_fdce_C_D)       -0.215     9.785    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  8.625    

Slack (MET) :             8.774ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.667%)  route 0.587ns (58.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.587     1.006    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y94         FDCE (Setup_fdce_C_D)       -0.220     9.780    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.449%)  route 0.545ns (56.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.545     0.964    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y93         FDCE (Setup_fdce_C_D)       -0.243     9.757    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.042ns  (logic 0.518ns (49.698%)  route 0.524ns (50.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.524     1.042    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X60Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y98         FDCE (Setup_fdce_C_D)       -0.047     9.953    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             8.945ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.518ns (51.405%)  route 0.490ns (48.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.490     1.008    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X62Y99         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y99         FDCE (Setup_fdce_C_D)       -0.047     9.953    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.945    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.047%)  route 0.437ns (48.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.437     0.893    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y93         FDCE (Setup_fdce_C_D)       -0.095     9.905    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.664%)  route 0.444ns (49.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.444     0.900    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X62Y99         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y99         FDCE (Setup_fdce_C_D)       -0.043     9.957    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             9.145ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.762ns  (logic 0.456ns (59.822%)  route 0.306ns (40.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.306     0.762    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y93         FDCE (Setup_fdce_C_D)       -0.093     9.907    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  9.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embsys_clk_wiz_1_0_1
  To Clock:  clk_out2_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.160ns  (logic 0.478ns (41.199%)  route 0.682ns (58.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.682     1.160    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X60Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y98         FDCE (Setup_fdce_C_D)       -0.215     9.785    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  8.625    

Slack (MET) :             8.774ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.667%)  route 0.587ns (58.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.587     1.006    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y94         FDCE (Setup_fdce_C_D)       -0.220     9.780    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.449%)  route 0.545ns (56.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.545     0.964    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y93         FDCE (Setup_fdce_C_D)       -0.243     9.757    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.042ns  (logic 0.518ns (49.698%)  route 0.524ns (50.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.524     1.042    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X60Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y98         FDCE (Setup_fdce_C_D)       -0.047     9.953    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             8.945ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.518ns (51.405%)  route 0.490ns (48.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.490     1.008    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X62Y99         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y99         FDCE (Setup_fdce_C_D)       -0.047     9.953    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.945    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.047%)  route 0.437ns (48.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.437     0.893    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y93         FDCE (Setup_fdce_C_D)       -0.095     9.905    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.664%)  route 0.444ns (49.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.444     0.900    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X62Y99         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y99         FDCE (Setup_fdce_C_D)       -0.043     9.957    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             9.145ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.762ns  (logic 0.456ns (59.822%)  route 0.306ns (40.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.306     0.762    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y93         FDCE (Setup_fdce_C_D)       -0.093     9.907    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  9.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_embsys_clk_wiz_1_0_1
  To Clock:  clk_out2_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       14.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.935ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.580ns (14.168%)  route 3.514ns (85.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.626    -0.914    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X55Y98         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/Q
                         net (fo=9, routed)           1.264     0.806    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1
    SLICE_X55Y98         LUT5 (Prop_lut5_I1_O)        0.124     0.930 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                         net (fo=1, routed)           2.250     3.180    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.573    18.553    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.084    18.949    
    OLOGIC_X1Y112        FDRE (Setup_fdre_C_D)       -0.834    18.115    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         18.115    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                 14.935    

Slack (MET) :             15.338ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.051ns (23.927%)  route 3.341ns (76.073%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.719    -0.821    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/ext_spi_clk
    ILOGIC_X1Y105        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y105        FDRE (Prop_fdre_C_Q)         0.517    -0.304 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/Q
                         net (fo=2, routed)           2.549     2.245    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/io1_i_sync
    SLICE_X54Y96         LUT3 (Prop_lut3_I2_O)        0.206     2.451 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_2/O
                         net (fo=1, routed)           0.793     3.244    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.328     3.572 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.572    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.504    18.484    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X53Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.480    18.964    
                         clock uncertainty           -0.084    18.881    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    18.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 15.338    

Slack (MET) :             15.534ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.027ns (23.875%)  route 3.275ns (76.125%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.260     0.828    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_5
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.301     1.129 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3/O
                         net (fo=3, routed)           0.673     1.802    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.926 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5/O
                         net (fo=7, routed)           1.342     3.268    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I1_O)        0.124     3.392 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.392    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.511    18.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X51Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.084    18.895    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.031    18.926    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 15.534    

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.779ns (22.273%)  route 2.719ns (77.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.142     0.711    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/scndry_out
    SLICE_X64Y102        LUT1 (Prop_lut1_I0_O)        0.301     1.012 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                         net (fo=1, routed)           1.576     2.588    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.573    18.553    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.084    18.949    
    OLOGIC_X1Y112        FDRE (Setup_fdre_C_R)       -0.798    18.151    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         18.151    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.597ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.022ns (24.053%)  route 3.227ns (75.947%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ext_spi_clk
    SLICE_X60Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDCE (Prop_fdce_C_Q)         0.478    -0.431 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/Q
                         net (fo=2, routed)           0.774     0.343    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_reg_0[1]
    SLICE_X61Y98         LUT4 (Prop_lut4_I2_O)        0.296     0.639 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5__0/O
                         net (fo=1, routed)           1.137     1.776    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5__0_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.900 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3__0/O
                         net (fo=1, routed)           0.938     2.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d2_reg[3]
    SLICE_X61Y99         LUT5 (Prop_lut5_I3_O)        0.124     2.962 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_i_1__0/O
                         net (fo=2, routed)           0.378     3.340    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.510    18.490    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.576    19.066    
                         clock uncertainty           -0.084    18.983    
    SLICE_X60Y99         FDPE (Setup_fdpe_C_D)       -0.045    18.938    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                 15.597    

Slack (MET) :             15.712ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.027ns (24.619%)  route 3.145ns (75.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.260     0.828    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_5
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.301     1.129 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3/O
                         net (fo=3, routed)           0.673     1.802    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.926 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5/O
                         net (fo=7, routed)           1.212     3.138    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5_n_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I1_O)        0.124     3.262 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.262    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[1]_i_1_n_0
    SLICE_X50Y96         FDSE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.511    18.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y96         FDSE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.084    18.895    
    SLICE_X50Y96         FDSE (Setup_fdse_C_D)        0.079    18.974    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 15.712    

Slack (MET) :             15.721ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.027ns (24.672%)  route 3.136ns (75.328%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.260     0.828    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_5
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.301     1.129 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3/O
                         net (fo=3, routed)           0.673     1.802    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.926 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5/O
                         net (fo=7, routed)           1.203     3.129    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5_n_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I1_O)        0.124     3.253 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.253    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[6]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.511    18.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.084    18.895    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.079    18.974    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                 15.721    

Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.766ns (19.756%)  route 3.111ns (80.244%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X58Y97         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=12, routed)          1.471     1.080    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.124     1.204 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2__0/O
                         net (fo=3, routed)           0.966     2.170    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.294 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.674     2.969    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/E[0]
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.513    18.493    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.084    18.897    
    SLICE_X48Y94         FDCE (Setup_fdce_C_CE)      -0.205    18.692    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 15.723    

Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.766ns (19.756%)  route 3.111ns (80.244%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X58Y97         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=12, routed)          1.471     1.080    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.124     1.204 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2__0/O
                         net (fo=3, routed)           0.966     2.170    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.294 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.674     2.969    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/E[0]
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.513    18.493    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.084    18.897    
    SLICE_X48Y94         FDCE (Setup_fdce_C_CE)      -0.205    18.692    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 15.723    

Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.766ns (19.756%)  route 3.111ns (80.244%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X58Y97         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=12, routed)          1.471     1.080    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.124     1.204 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2__0/O
                         net (fo=3, routed)           0.966     2.170    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.294 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.674     2.969    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/E[0]
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.513    18.493    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.084    18.897    
    SLICE_X48Y94         FDCE (Setup_fdce_C_CE)      -0.205    18.692    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 15.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.141    -0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.400    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.084    -0.514    
    SLICE_X61Y99         FDPE (Hold_fdpe_C_D)         0.075    -0.439    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.561    -0.603    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X59Y101        FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056    -0.406    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X59Y101        FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.832    -0.841    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X59Y101        FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X59Y101        FDPE (Hold_fdpe_C_D)         0.075    -0.445    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.566    -0.598    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X61Y95         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.401    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/D
    SLICE_X61Y95         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.837    -0.836    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X61Y95         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X61Y95         FDRE (Hold_fdre_C_D)         0.075    -0.440    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X55Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.403    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/D
    SLICE_X55Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.834    -0.839    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X55Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.075    -0.442    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.565    -0.599    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/ext_spi_clk
    SLICE_X57Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.402    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/D
    SLICE_X57Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/ext_spi_clk
    SLICE_X57Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X57Y96         FDRE (Hold_fdre_C_D)         0.075    -0.441    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.565    -0.599    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X57Y93         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.402    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/D
    SLICE_X57Y93         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X57Y93         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X57Y93         FDRE (Hold_fdre_C_D)         0.075    -0.441    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.568    -0.596    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ext_spi_clk
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.399    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ext_spi_clk
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X45Y93         FDCE (Hold_fdce_C_D)         0.075    -0.438    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.566    -0.598    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ext_spi_clk
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.401    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.837    -0.836    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ext_spi_clk
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X47Y93         FDCE (Hold_fdce_C_D)         0.075    -0.440    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X51Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056    -0.403    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X51Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.834    -0.839    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X51Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X51Y92         FDPE (Hold_fdpe_C_D)         0.075    -0.442    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.364%)  route 0.197ns (60.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X61Y97         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=18, routed)          0.197    -0.272    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD3
    SLICE_X60Y96         RAMD32                                       r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.837    -0.836    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X60Y96         RAMD32                                       r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X60Y96         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.312    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.040    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embsys_clk_wiz_1_0
  To Clock:  clk_out3_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller/motor_speed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out1_embsys_clk_wiz_1_0 rise@90.000ns)
  Data Path Delay:        3.683ns  (logic 1.640ns (44.534%)  route 2.043ns (55.466%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 98.502 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 89.100 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.640    89.100    EMBSYS/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y93         FDRE                                         r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518    89.618 r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.815    90.433    motor_controller/GPIO2_tri_o[1]
    SLICE_X33Y93         LUT4 (Prop_lut4_I1_O)        0.124    90.557 r  motor_controller/motor_speed1_carry_i_8/O
                         net (fo=1, routed)           0.000    90.557    motor_controller/motor_speed1_carry_i_8_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.089 r  motor_controller/motor_speed1_carry/CO[3]
                         net (fo=1, routed)           0.000    91.089    motor_controller/motor_speed1_carry_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.203 r  motor_controller/motor_speed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.203    motor_controller/motor_speed1_carry__0_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.317 r  motor_controller/motor_speed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    91.317    motor_controller/motor_speed1_carry__1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.431 r  motor_controller/motor_speed1_carry__2/CO[3]
                         net (fo=1, routed)           1.228    92.659    motor_controller/motor_speed1
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.124    92.783 r  motor_controller/motor_speed_i_1/O
                         net (fo=1, routed)           0.000    92.783    motor_controller/motor_speed0
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.522    98.502    motor_controller/CLK
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/C
                         clock pessimism              0.395    98.897    
                         clock uncertainty           -0.231    98.666    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.029    98.695    motor_controller/motor_speed_reg
  -------------------------------------------------------------------
                         required time                         98.695    
                         arrival time                         -92.783    
  -------------------------------------------------------------------
                         slack                                  5.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller/motor_speed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.444ns (44.174%)  route 0.561ns (55.826%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.571    -0.593    EMBSYS/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y93         FDRE                                         r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.136    -0.316    motor_controller/GPIO2_tri_o[6]
    SLICE_X33Y93         LUT4 (Prop_lut4_I2_O)        0.049    -0.267 r  motor_controller/motor_speed1_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.267    motor_controller/motor_speed1_carry_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.175 r  motor_controller/motor_speed1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.175    motor_controller/motor_speed1_carry_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.136 r  motor_controller/motor_speed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.136    motor_controller/motor_speed1_carry__0_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 r  motor_controller/motor_speed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.097    motor_controller/motor_speed1_carry__1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.058 r  motor_controller/motor_speed1_carry__2/CO[3]
                         net (fo=1, routed)           0.425     0.367    motor_controller/motor_speed1
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.412 r  motor_controller/motor_speed_i_1/O
                         net (fo=1, routed)           0.000     0.412    motor_controller/motor_speed0
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.843    -0.830    motor_controller/CLK
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.231    -0.043    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.091     0.048    motor_controller/motor_speed_reg
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embsys_clk_wiz_1_0_1
  To Clock:  clk_out3_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller/motor_speed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@90.000ns)
  Data Path Delay:        3.683ns  (logic 1.640ns (44.534%)  route 2.043ns (55.466%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 98.502 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 89.100 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.640    89.100    EMBSYS/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y93         FDRE                                         r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518    89.618 r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.815    90.433    motor_controller/GPIO2_tri_o[1]
    SLICE_X33Y93         LUT4 (Prop_lut4_I1_O)        0.124    90.557 r  motor_controller/motor_speed1_carry_i_8/O
                         net (fo=1, routed)           0.000    90.557    motor_controller/motor_speed1_carry_i_8_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.089 r  motor_controller/motor_speed1_carry/CO[3]
                         net (fo=1, routed)           0.000    91.089    motor_controller/motor_speed1_carry_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.203 r  motor_controller/motor_speed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.203    motor_controller/motor_speed1_carry__0_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.317 r  motor_controller/motor_speed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    91.317    motor_controller/motor_speed1_carry__1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.431 r  motor_controller/motor_speed1_carry__2/CO[3]
                         net (fo=1, routed)           1.228    92.659    motor_controller/motor_speed1
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.124    92.783 r  motor_controller/motor_speed_i_1/O
                         net (fo=1, routed)           0.000    92.783    motor_controller/motor_speed0
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.522    98.502    motor_controller/CLK
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/C
                         clock pessimism              0.395    98.897    
                         clock uncertainty           -0.231    98.666    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.029    98.695    motor_controller/motor_speed_reg
  -------------------------------------------------------------------
                         required time                         98.695    
                         arrival time                         -92.783    
  -------------------------------------------------------------------
                         slack                                  5.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller/motor_speed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.444ns (44.174%)  route 0.561ns (55.826%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.571    -0.593    EMBSYS/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y93         FDRE                                         r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.136    -0.316    motor_controller/GPIO2_tri_o[6]
    SLICE_X33Y93         LUT4 (Prop_lut4_I2_O)        0.049    -0.267 r  motor_controller/motor_speed1_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.267    motor_controller/motor_speed1_carry_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.175 r  motor_controller/motor_speed1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.175    motor_controller/motor_speed1_carry_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.136 r  motor_controller/motor_speed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.136    motor_controller/motor_speed1_carry__0_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 r  motor_controller/motor_speed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.097    motor_controller/motor_speed1_carry__1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.058 r  motor_controller/motor_speed1_carry__2/CO[3]
                         net (fo=1, routed)           0.425     0.367    motor_controller/motor_speed1
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.412 r  motor_controller/motor_speed_i_1/O
                         net (fo=1, routed)           0.000     0.412    motor_controller/motor_speed0
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.843    -0.830    motor_controller/CLK
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.231    -0.043    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.091     0.048    motor_controller/motor_speed_reg
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_embsys_clk_wiz_1_0_1
  To Clock:  clk_out3_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       95.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[28]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[29]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[31]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.494ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[16]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.111    98.966    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.537    motor_controller/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         98.537    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.494    

Slack (MET) :             95.494ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[17]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.111    98.966    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.537    motor_controller/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         98.537    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.494    

Slack (MET) :             95.494ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.111    98.966    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.537    motor_controller/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         98.537    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.494    

Slack (MET) :             95.494ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[19]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.111    98.966    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.537    motor_controller/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         98.537    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.494    

Slack (MET) :             95.502ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.828ns (21.039%)  route 3.107ns (78.961%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.818     3.036    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[24]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 95.502    

Slack (MET) :             95.502ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.828ns (21.039%)  route 3.107ns (78.961%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.818     3.036    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[25]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 95.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[2]/Q
                         net (fo=4, routed)           0.137    -0.293    motor_speed_detector/counter_reg_n_0_[2]
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  motor_speed_detector/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    motor_speed_detector/p_0_in[4]
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[4]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.111    -0.484    
    SLICE_X30Y90         FDCE (Hold_fdce_C_D)         0.121    -0.363    motor_speed_detector/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.798%)  route 0.141ns (40.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[5]/Q
                         net (fo=5, routed)           0.141    -0.290    motor_speed_detector/counter_reg__0[5]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.045    -0.245 r  motor_speed_detector/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    motor_speed_detector/p_0_in[8]
    SLICE_X31Y90         FDCE                                         r  motor_speed_detector/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X31Y90         FDCE                                         r  motor_speed_detector/counter_reg[8]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.111    -0.468    
    SLICE_X31Y90         FDCE (Hold_fdce_C_D)         0.091    -0.377    motor_speed_detector/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.255    motor_speed_detector/counter_reg_n_0_[0]
    SLICE_X30Y91         LUT3 (Prop_lut3_I2_O)        0.043    -0.212 r  motor_speed_detector/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    motor_speed_detector/p_0_in[1]
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[1]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.111    -0.484    
    SLICE_X30Y91         FDCE (Hold_fdce_C_D)         0.131    -0.353    motor_speed_detector/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 f  motor_speed_detector/counter_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.255    motor_speed_detector/counter_reg_n_0_[0]
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.210 r  motor_speed_detector/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    motor_speed_detector/p_0_in[0]
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.111    -0.484    
    SLICE_X30Y91         FDCE (Hold_fdce_C_D)         0.120    -0.364    motor_speed_detector/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.212ns (51.264%)  route 0.202ns (48.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[5]/Q
                         net (fo=5, routed)           0.202    -0.229    motor_speed_detector/counter_reg__0[5]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.048    -0.181 r  motor_speed_detector/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    motor_speed_detector/p_0_in[7]
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[7]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.111    -0.468    
    SLICE_X30Y90         FDCE (Hold_fdce_C_D)         0.131    -0.337    motor_speed_detector/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.908%)  route 0.202ns (49.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[5]/Q
                         net (fo=5, routed)           0.202    -0.229    motor_speed_detector/counter_reg__0[5]
    SLICE_X30Y90         LUT4 (Prop_lut4_I3_O)        0.045    -0.184 r  motor_speed_detector/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    motor_speed_detector/p_0_in[6]
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[6]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.111    -0.468    
    SLICE_X30Y90         FDCE (Hold_fdce_C_D)         0.121    -0.347    motor_speed_detector/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_controller/CLK
    SLICE_X32Y91         FDRE                                         r  motor_controller/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  motor_controller/counter_reg[2]/Q
                         net (fo=4, routed)           0.134    -0.320    motor_controller/counter_reg[2]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.209 r  motor_controller/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.209    motor_controller/counter_reg[0]_i_2_n_5
    SLICE_X32Y91         FDRE                                         r  motor_controller/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_controller/CLK
    SLICE_X32Y91         FDRE                                         r  motor_controller/counter_reg[2]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.111    -0.484    
    SLICE_X32Y91         FDRE (Hold_fdre_C_D)         0.105    -0.379    motor_controller/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.572    -0.592    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  motor_controller/counter_reg[30]/Q
                         net (fo=3, routed)           0.134    -0.318    motor_controller/counter_reg[30]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.207 r  motor_controller/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    motor_controller/counter_reg[28]_i_1_n_5
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.843    -0.830    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.111    -0.482    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.105    -0.377    motor_controller/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.571    -0.593    motor_controller/CLK
    SLICE_X32Y94         FDRE                                         r  motor_controller/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  motor_controller/counter_reg[14]/Q
                         net (fo=3, routed)           0.145    -0.308    motor_controller/counter_reg[14]
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  motor_controller/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    motor_controller/counter_reg[12]_i_1_n_5
    SLICE_X32Y94         FDRE                                         r  motor_controller/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.842    -0.831    motor_controller/CLK
    SLICE_X32Y94         FDRE                                         r  motor_controller/counter_reg[14]/C
                         clock pessimism              0.238    -0.593    
                         clock uncertainty            0.111    -0.483    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.105    -0.378    motor_controller/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.571    -0.593    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  motor_controller/counter_reg[18]/Q
                         net (fo=3, routed)           0.145    -0.308    motor_controller/counter_reg[18]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  motor_controller/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    motor_controller/counter_reg[16]_i_1_n_5
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.842    -0.831    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/C
                         clock pessimism              0.238    -0.593    
                         clock uncertainty            0.111    -0.483    
    SLICE_X32Y95         FDRE (Hold_fdre_C_D)         0.105    -0.378    motor_controller/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embsys_clk_wiz_1_0
  To Clock:  clk_out1_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 1.459ns (20.218%)  route 5.757ns (79.782%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 8.618 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.738 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          4.576     6.315    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y16         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.639     8.618    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.106    
                         clock uncertainty           -0.074     9.031    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.748     8.283    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 1.949ns (26.679%)  route 5.356ns (73.321%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.636    -0.904    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y64         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.485 f  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           1.392     0.907    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][8]
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.299     1.206 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/O
                         net (fo=1, routed)           0.000     1.206    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.582 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.582    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.699 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.699    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.816 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.816    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.070 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          0.823     2.893    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X46Y62         LUT3 (Prop_lut3_I1_O)        0.367     3.260 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          3.142     6.402    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.633     8.612    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.100    
                         clock uncertainty           -0.074     9.025    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.459    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 1.785ns (24.706%)  route 5.440ns (75.294%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.762 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=34, routed)          1.068     2.830    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[11]
    SLICE_X48Y64         LUT3 (Prop_lut3_I0_O)        0.302     3.132 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=33, routed)          3.191     6.323    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.633     8.612    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.100    
                         clock uncertainty           -0.074     9.025    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.459    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 1.881ns (26.161%)  route 5.309ns (73.839%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.857 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=34, routed)          1.108     2.965    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[10]
    SLICE_X46Y63         LUT3 (Prop_lut3_I0_O)        0.303     3.268 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          3.020     6.288    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631     8.610    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.098    
                         clock uncertainty           -0.074     9.023    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.457    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 1.949ns (27.123%)  route 5.237ns (72.877%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.636    -0.904    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y64         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.485 f  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           1.392     0.907    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][8]
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.299     1.206 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/O
                         net (fo=1, routed)           0.000     1.206    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.582 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.582    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.699 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.699    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.816 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.816    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.070 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          0.823     2.893    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X46Y62         LUT3 (Prop_lut3_I1_O)        0.367     3.260 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          3.022     6.282    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631     8.610    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.098    
                         clock uncertainty           -0.074     9.023    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.457    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 1.483ns (21.333%)  route 5.469ns (78.667%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.762 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=34, routed)          4.287     6.050    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X3Y12         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.641     8.620    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.108    
                         clock uncertainty           -0.074     9.033    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.744     8.289    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 1.578ns (22.734%)  route 5.363ns (77.266%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.523    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.857 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=34, routed)          4.182     6.039    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.634     8.613    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.101    
                         clock uncertainty           -0.074     9.026    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.745     8.281    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 1.459ns (21.192%)  route 5.426ns (78.808%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.738 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          4.244     5.983    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y18         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638     8.617    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.105    
                         clock uncertainty           -0.074     9.030    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.748     8.282    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.459ns (21.211%)  route 5.419ns (78.789%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.738 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          4.238     5.977    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.634     8.613    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.101    
                         clock uncertainty           -0.074     9.026    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.748     8.278    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.278    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 1.781ns (25.246%)  route 5.274ns (74.754%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.638    -0.902    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y61         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                         net (fo=2, routed)           1.181     0.735    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.859    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.409 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.409    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.757 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=35, routed)          1.093     2.851    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[6]
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.303     3.154 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=33, routed)          2.999     6.153    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631     8.610    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.098    
                         clock uncertainty           -0.074     9.023    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.457    EMBSYS/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  2.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.561    -0.603    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y87         FDSE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDSE (Prop_fdse_C_Q)         0.141    -0.462 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/Q
                         net (fo=1, routed)           0.054    -0.408    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[2]
    SLICE_X54Y87         LUT5 (Prop_lut5_I0_O)        0.045    -0.363 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[29].GPIO2_DBus_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    EMBSYS/axi_gpio_1/U0/gpio_core_1/Read_Reg2_In[29]
    SLICE_X54Y87         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.830    -0.843    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y87         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.121    -0.395    EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.559    -0.605    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]/Q
                         net (fo=1, routed)           0.054    -0.410    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[16].GPIO_DBus_i_reg
    SLICE_X50Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.365 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    EMBSYS/axi_gpio_1/U0/ip2bus_data[16]
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.827    -0.846    EMBSYS/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121    -0.397    EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.559    -0.605    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/Q
                         net (fo=1, routed)           0.054    -0.410    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO2_DBus_i[20]
    SLICE_X50Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.365 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    EMBSYS/axi_gpio_1/U0/ip2bus_data[20]
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.827    -0.846    EMBSYS/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121    -0.397    EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.555    -0.609    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y79         FDRE                                         r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=1, routed)           0.054    -0.414    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[20]
    SLICE_X54Y79         LUT4 (Prop_lut4_I1_O)        0.045    -0.369 r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X54Y79         FDRE                                         r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.823    -0.850    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y79         FDRE                                         r  EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.121    -0.401    EMBSYS/PmodENC_0/inst/pmodENC_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X57Y92         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.405    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I/Q[0]
    SLICE_X56Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.360 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ip2Bus_Data_1[29]
    SLICE_X56Y92         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.834    -0.839    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X56Y92         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.121    -0.392    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y89         FDRE                                         r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.405    EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    EMBSYS/axi_gpio_0/U0/ip2bus_data[4]
    SLICE_X46Y89         FDRE                                         r  EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.835    -0.838    EMBSYS/axi_gpio_0/U0/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.121    -0.392    EMBSYS/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.560    -0.604    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y83         FDSE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.409    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[18]
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.045    -0.364 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[13].GPIO_DBus_i[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[13]_0
    SLICE_X50Y83         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.828    -0.845    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y83         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.121    -0.396    EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X43Y65         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[11]/Q
                         net (fo=1, routed)           0.054    -0.405    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[11]
    SLICE_X42Y65         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.832    -0.841    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y65         FDRE                                         r  EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.076    -0.437    EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.562    -0.602    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/s00_axi_aclk
    SLICE_X39Y82         FDRE                                         r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.405    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/p_0_out[3]
    SLICE_X38Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.360 r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db[3]_i_1_n_0
    SLICE_X38Y82         FDRE                                         r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.832    -0.841    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/s00_axi_aclk
    SLICE_X38Y82         FDRE                                         r  EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.120    -0.395    EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.561    -0.603    EMBSYS/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y86         FDRE                                         r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  EMBSYS/axi_gpio_1/U0/gpio_core_1/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.406    EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[18].GPIO_DBus_i_reg
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.045    -0.361 r  EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    EMBSYS/axi_gpio_1/U0/ip2bus_data[18]
    SLICE_X50Y86         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.830    -0.843    EMBSYS/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120    -0.396    EMBSYS/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.035    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_embsys_clk_wiz_1_0
  To Clock:  clk_out1_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.808ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.808ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.631     1.149    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y96         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)       -0.043    19.957    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                 18.808    

Slack (MET) :             18.827ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.957ns  (logic 0.478ns (49.930%)  route 0.479ns (50.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.479     0.957    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X62Y96         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)       -0.216    19.784    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.784    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 18.827    

Slack (MET) :             18.855ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.877ns  (logic 0.419ns (47.791%)  route 0.458ns (52.209%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.458     0.877    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y92         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)       -0.268    19.732    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                 18.855    

Slack (MET) :             18.880ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.855ns  (logic 0.419ns (49.017%)  route 0.436ns (50.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.436     0.855    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X47Y92         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)       -0.265    19.735    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 18.880    

Slack (MET) :             18.966ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.569%)  route 0.483ns (51.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.483     0.939    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X48Y93         FDCE (Setup_fdce_C_D)       -0.095    19.905    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 18.966    

Slack (MET) :             18.988ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.788ns  (logic 0.478ns (60.647%)  route 0.310ns (39.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.310     0.788    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X62Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y98         FDCE (Setup_fdce_C_D)       -0.224    19.776    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.776    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                 18.988    

Slack (MET) :             19.009ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.896ns  (logic 0.456ns (50.896%)  route 0.440ns (49.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.440     0.896    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y92         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)       -0.095    19.905    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 19.009    

Slack (MET) :             19.128ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.825ns  (logic 0.518ns (62.775%)  route 0.307ns (37.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.307     0.825    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X62Y96         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)       -0.047    19.953    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                 19.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_embsys_clk_wiz_1_0_1
  To Clock:  clk_out1_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.808ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.808ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.631     1.149    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y96         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)       -0.043    19.957    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                 18.808    

Slack (MET) :             18.827ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.957ns  (logic 0.478ns (49.930%)  route 0.479ns (50.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.479     0.957    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X62Y96         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)       -0.216    19.784    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.784    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 18.827    

Slack (MET) :             18.855ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.877ns  (logic 0.419ns (47.791%)  route 0.458ns (52.209%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.458     0.877    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y92         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)       -0.268    19.732    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                 18.855    

Slack (MET) :             18.880ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.855ns  (logic 0.419ns (49.017%)  route 0.436ns (50.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.436     0.855    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X47Y92         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)       -0.265    19.735    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 18.880    

Slack (MET) :             18.966ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.569%)  route 0.483ns (51.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.483     0.939    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X48Y93         FDCE (Setup_fdce_C_D)       -0.095    19.905    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 18.966    

Slack (MET) :             18.988ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.788ns  (logic 0.478ns (60.647%)  route 0.310ns (39.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.310     0.788    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X62Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y98         FDCE (Setup_fdce_C_D)       -0.224    19.776    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.776    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                 18.988    

Slack (MET) :             19.009ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.896ns  (logic 0.456ns (50.896%)  route 0.440ns (49.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.440     0.896    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y92         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y92         FDCE (Setup_fdce_C_D)       -0.095    19.905    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 19.009    

Slack (MET) :             19.128ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.825ns  (logic 0.518ns (62.775%)  route 0.307ns (37.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.307     0.825    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X62Y96         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)       -0.047    19.953    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                 19.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embsys_clk_wiz_1_0
  To Clock:  clk_out2_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.160ns  (logic 0.478ns (41.199%)  route 0.682ns (58.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.682     1.160    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X60Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y98         FDCE (Setup_fdce_C_D)       -0.215     9.785    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  8.625    

Slack (MET) :             8.774ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.667%)  route 0.587ns (58.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.587     1.006    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y94         FDCE (Setup_fdce_C_D)       -0.220     9.780    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.449%)  route 0.545ns (56.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.545     0.964    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y93         FDCE (Setup_fdce_C_D)       -0.243     9.757    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.042ns  (logic 0.518ns (49.698%)  route 0.524ns (50.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.524     1.042    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X60Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y98         FDCE (Setup_fdce_C_D)       -0.047     9.953    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             8.945ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.518ns (51.405%)  route 0.490ns (48.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.490     1.008    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X62Y99         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y99         FDCE (Setup_fdce_C_D)       -0.047     9.953    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.945    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.047%)  route 0.437ns (48.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.437     0.893    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y93         FDCE (Setup_fdce_C_D)       -0.095     9.905    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.664%)  route 0.444ns (49.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.444     0.900    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X62Y99         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y99         FDCE (Setup_fdce_C_D)       -0.043     9.957    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             9.145ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.762ns  (logic 0.456ns (59.822%)  route 0.306ns (40.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.306     0.762    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y93         FDCE (Setup_fdce_C_D)       -0.093     9.907    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  9.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_embsys_clk_wiz_1_0
  To Clock:  clk_out2_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.935ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.580ns (14.168%)  route 3.514ns (85.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.626    -0.914    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X55Y98         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1_reg/Q
                         net (fo=9, routed)           1.264     0.806    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_d1
    SLICE_X55Y98         LUT5 (Prop_lut5_I1_O)        0.124     0.930 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                         net (fo=1, routed)           2.250     3.180    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.573    18.553    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.084    18.949    
    OLOGIC_X1Y112        FDRE (Setup_fdre_C_D)       -0.834    18.115    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         18.115    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                 14.935    

Slack (MET) :             15.338ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.051ns (23.927%)  route 3.341ns (76.073%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.719    -0.821    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/ext_spi_clk
    ILOGIC_X1Y105        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y105        FDRE (Prop_fdre_C_Q)         0.517    -0.304 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/IO1_I_REG/Q
                         net (fo=2, routed)           2.549     2.245    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/io1_i_sync
    SLICE_X54Y96         LUT3 (Prop_lut3_I2_O)        0.206     2.451 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_2/O
                         net (fo=1, routed)           0.793     3.244    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_2_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.328     3.572 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.572    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.504    18.484    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X53Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.480    18.964    
                         clock uncertainty           -0.084    18.881    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    18.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 15.338    

Slack (MET) :             15.534ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.027ns (23.875%)  route 3.275ns (76.125%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.260     0.828    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_5
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.301     1.129 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3/O
                         net (fo=3, routed)           0.673     1.802    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.926 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5/O
                         net (fo=7, routed)           1.342     3.268    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I1_O)        0.124     3.392 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.392    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.511    18.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X51Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.084    18.895    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.031    18.926    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 15.534    

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.779ns (22.273%)  route 2.719ns (77.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.142     0.711    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/scndry_out
    SLICE_X64Y102        LUT1 (Prop_lut1_I0_O)        0.301     1.012 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                         net (fo=1, routed)           1.576     2.588    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.573    18.553    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y112        FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.480    19.033    
                         clock uncertainty           -0.084    18.949    
    OLOGIC_X1Y112        FDRE (Setup_fdre_C_R)       -0.798    18.151    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         18.151    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.597ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.022ns (24.053%)  route 3.227ns (75.947%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ext_spi_clk
    SLICE_X60Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDCE (Prop_fdce_C_Q)         0.478    -0.431 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/Q
                         net (fo=2, routed)           0.774     0.343    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_reg_0[1]
    SLICE_X61Y98         LUT4 (Prop_lut4_I2_O)        0.296     0.639 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5__0/O
                         net (fo=1, routed)           1.137     1.776    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5__0_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.900 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3__0/O
                         net (fo=1, routed)           0.938     2.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d2_reg[3]
    SLICE_X61Y99         LUT5 (Prop_lut5_I3_O)        0.124     2.962 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_i_1__0/O
                         net (fo=2, routed)           0.378     3.340    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.510    18.490    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.576    19.066    
                         clock uncertainty           -0.084    18.983    
    SLICE_X60Y99         FDPE (Setup_fdpe_C_D)       -0.045    18.938    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                 15.597    

Slack (MET) :             15.712ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.027ns (24.619%)  route 3.145ns (75.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.260     0.828    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_5
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.301     1.129 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3/O
                         net (fo=3, routed)           0.673     1.802    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.926 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5/O
                         net (fo=7, routed)           1.212     3.138    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5_n_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I1_O)        0.124     3.262 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.262    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[1]_i_1_n_0
    SLICE_X50Y96         FDSE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.511    18.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y96         FDSE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.084    18.895    
    SLICE_X50Y96         FDSE (Setup_fdse_C_D)        0.079    18.974    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                 15.712    

Slack (MET) :             15.721ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.027ns (24.672%)  route 3.136ns (75.328%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.630    -0.910    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X58Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=21, routed)          1.260     0.828    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_5
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.301     1.129 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3/O
                         net (fo=3, routed)           0.673     1.802    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     1.926 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5/O
                         net (fo=7, routed)           1.203     3.129    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_5_n_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I1_O)        0.124     3.253 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.253    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[6]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.511    18.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.084    18.895    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.079    18.974    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                 15.721    

Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.766ns (19.756%)  route 3.111ns (80.244%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X58Y97         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=12, routed)          1.471     1.080    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.124     1.204 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2__0/O
                         net (fo=3, routed)           0.966     2.170    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.294 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.674     2.969    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/E[0]
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.513    18.493    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.084    18.897    
    SLICE_X48Y94         FDCE (Setup_fdce_C_CE)      -0.205    18.692    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 15.723    

Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.766ns (19.756%)  route 3.111ns (80.244%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X58Y97         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=12, routed)          1.471     1.080    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.124     1.204 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2__0/O
                         net (fo=3, routed)           0.966     2.170    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.294 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.674     2.969    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/E[0]
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.513    18.493    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.084    18.897    
    SLICE_X48Y94         FDCE (Setup_fdce_C_CE)      -0.205    18.692    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 15.723    

Slack (MET) :             15.723ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.766ns (19.756%)  route 3.111ns (80.244%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X58Y97         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=12, routed)          1.471     1.080    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.124     1.204 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2__0/O
                         net (fo=3, routed)           0.966     2.170    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.294 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.674     2.969    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/E[0]
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.513    18.493    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X48Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.084    18.897    
    SLICE_X48Y94         FDCE (Setup_fdce_C_CE)      -0.205    18.692    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 15.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.141    -0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.400    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.084    -0.514    
    SLICE_X61Y99         FDPE (Hold_fdpe_C_D)         0.075    -0.439    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.561    -0.603    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X59Y101        FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056    -0.406    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X59Y101        FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.832    -0.841    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X59Y101        FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X59Y101        FDPE (Hold_fdpe_C_D)         0.075    -0.445    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.566    -0.598    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X61Y95         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.401    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/D
    SLICE_X61Y95         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.837    -0.836    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X61Y95         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X61Y95         FDRE (Hold_fdre_C_D)         0.075    -0.440    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X55Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.403    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/D
    SLICE_X55Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.834    -0.839    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X55Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.075    -0.442    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.565    -0.599    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/ext_spi_clk
    SLICE_X57Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.402    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/D
    SLICE_X57Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/ext_spi_clk
    SLICE_X57Y96         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X57Y96         FDRE (Hold_fdre_C_D)         0.075    -0.441    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.565    -0.599    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X57Y93         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.402    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/D
    SLICE_X57Y93         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X57Y93         FDRE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X57Y93         FDRE (Hold_fdre_C_D)         0.075    -0.441    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.568    -0.596    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ext_spi_clk
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.399    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ext_spi_clk
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X45Y93         FDCE (Hold_fdce_C_D)         0.075    -0.438    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.566    -0.598    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ext_spi_clk
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.401    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.837    -0.836    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ext_spi_clk
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X47Y93         FDCE (Hold_fdce_C_D)         0.075    -0.440    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X51Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056    -0.403    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X51Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.834    -0.839    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X51Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X51Y92         FDPE (Hold_fdpe_C_D)         0.075    -0.442    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.364%)  route 0.197ns (60.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X61Y97         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=18, routed)          0.197    -0.272    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD3
    SLICE_X60Y96         RAMD32                                       r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.837    -0.836    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X60Y96         RAMD32                                       r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X60Y96         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.312    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.040    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embsys_clk_wiz_1_0_1
  To Clock:  clk_out2_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.160ns  (logic 0.478ns (41.199%)  route 0.682ns (58.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.682     1.160    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X60Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y98         FDCE (Setup_fdce_C_D)       -0.215     9.785    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  8.625    

Slack (MET) :             8.774ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.667%)  route 0.587ns (58.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.587     1.006    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y94         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y94         FDCE (Setup_fdce_C_D)       -0.220     9.780    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.449%)  route 0.545ns (56.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.545     0.964    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y93         FDCE (Setup_fdce_C_D)       -0.243     9.757    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.042ns  (logic 0.518ns (49.698%)  route 0.524ns (50.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.524     1.042    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X60Y98         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y98         FDCE (Setup_fdce_C_D)       -0.047     9.953    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             8.945ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.518ns (51.405%)  route 0.490ns (48.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.490     1.008    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X62Y99         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y99         FDCE (Setup_fdce_C_D)       -0.047     9.953    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.945    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.047%)  route 0.437ns (48.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.437     0.893    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y93         FDCE (Setup_fdce_C_D)       -0.095     9.905    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.664%)  route 0.444ns (49.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.444     0.900    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X62Y99         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y99         FDCE (Setup_fdce_C_D)       -0.043     9.957    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             9.145ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.762ns  (logic 0.456ns (59.822%)  route 0.306ns (40.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.306     0.762    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y93         FDCE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y93         FDCE (Setup_fdce_C_D)       -0.093     9.907    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  9.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embsys_clk_wiz_1_0
  To Clock:  clk_out3_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller/motor_speed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out1_embsys_clk_wiz_1_0 rise@90.000ns)
  Data Path Delay:        3.683ns  (logic 1.640ns (44.534%)  route 2.043ns (55.466%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 98.502 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 89.100 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.640    89.100    EMBSYS/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y93         FDRE                                         r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518    89.618 r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.815    90.433    motor_controller/GPIO2_tri_o[1]
    SLICE_X33Y93         LUT4 (Prop_lut4_I1_O)        0.124    90.557 r  motor_controller/motor_speed1_carry_i_8/O
                         net (fo=1, routed)           0.000    90.557    motor_controller/motor_speed1_carry_i_8_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.089 r  motor_controller/motor_speed1_carry/CO[3]
                         net (fo=1, routed)           0.000    91.089    motor_controller/motor_speed1_carry_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.203 r  motor_controller/motor_speed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.203    motor_controller/motor_speed1_carry__0_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.317 r  motor_controller/motor_speed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    91.317    motor_controller/motor_speed1_carry__1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.431 r  motor_controller/motor_speed1_carry__2/CO[3]
                         net (fo=1, routed)           1.228    92.659    motor_controller/motor_speed1
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.124    92.783 r  motor_controller/motor_speed_i_1/O
                         net (fo=1, routed)           0.000    92.783    motor_controller/motor_speed0
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.522    98.502    motor_controller/CLK
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/C
                         clock pessimism              0.395    98.897    
                         clock uncertainty           -0.226    98.671    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.029    98.700    motor_controller/motor_speed_reg
  -------------------------------------------------------------------
                         required time                         98.700    
                         arrival time                         -92.783    
  -------------------------------------------------------------------
                         slack                                  5.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller/motor_speed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.444ns (44.174%)  route 0.561ns (55.826%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.571    -0.593    EMBSYS/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y93         FDRE                                         r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.136    -0.316    motor_controller/GPIO2_tri_o[6]
    SLICE_X33Y93         LUT4 (Prop_lut4_I2_O)        0.049    -0.267 r  motor_controller/motor_speed1_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.267    motor_controller/motor_speed1_carry_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.175 r  motor_controller/motor_speed1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.175    motor_controller/motor_speed1_carry_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.136 r  motor_controller/motor_speed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.136    motor_controller/motor_speed1_carry__0_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 r  motor_controller/motor_speed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.097    motor_controller/motor_speed1_carry__1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.058 r  motor_controller/motor_speed1_carry__2/CO[3]
                         net (fo=1, routed)           0.425     0.367    motor_controller/motor_speed1
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.412 r  motor_controller/motor_speed_i_1/O
                         net (fo=1, routed)           0.000     0.412    motor_controller/motor_speed0
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.843    -0.830    motor_controller/CLK
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.226    -0.048    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.091     0.043    motor_controller/motor_speed_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_embsys_clk_wiz_1_0
  To Clock:  clk_out3_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[28]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[29]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.307%)  route 3.249ns (79.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960     3.178    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[31]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.494ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[16]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.111    98.966    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.537    motor_controller/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         98.537    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.494    

Slack (MET) :             95.494ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[17]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.111    98.966    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.537    motor_controller/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         98.537    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.494    

Slack (MET) :             95.494ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.111    98.966    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.537    motor_controller/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         98.537    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.494    

Slack (MET) :             95.494ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.004%)  route 3.114ns (78.996%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.825     3.042    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.520    98.500    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[19]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.111    98.966    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    98.537    motor_controller/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         98.537    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 95.494    

Slack (MET) :             95.502ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.828ns (21.039%)  route 3.107ns (78.961%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.818     3.036    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[24]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 95.502    

Slack (MET) :             95.502ns  (required time - arrival time)
  Source:                 motor_controller/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.828ns (21.039%)  route 3.107ns (78.961%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.640    -0.900    motor_controller/CLK
    SLICE_X32Y92         FDRE                                         r  motor_controller/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  motor_controller/counter_reg[4]/Q
                         net (fo=4, routed)           1.102     0.658    motor_controller/counter_reg[4]
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  motor_controller/counter[0]_i_10/O
                         net (fo=1, routed)           0.433     1.215    motor_controller/counter[0]_i_10_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.339 r  motor_controller/counter[0]_i_3/O
                         net (fo=1, routed)           0.754     2.094    motor_controller/counter[0]_i_3_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     2.218 r  motor_controller/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.818     3.036    motor_controller/counter[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.521    98.501    motor_controller/CLK
    SLICE_X32Y97         FDRE                                         r  motor_controller/counter_reg[25]/C
                         clock pessimism              0.576    99.077    
                         clock uncertainty           -0.111    98.967    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.429    98.538    motor_controller/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         98.538    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 95.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[2]/Q
                         net (fo=4, routed)           0.137    -0.293    motor_speed_detector/counter_reg_n_0_[2]
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  motor_speed_detector/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    motor_speed_detector/p_0_in[4]
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[4]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.111    -0.484    
    SLICE_X30Y90         FDCE (Hold_fdce_C_D)         0.121    -0.363    motor_speed_detector/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.798%)  route 0.141ns (40.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[5]/Q
                         net (fo=5, routed)           0.141    -0.290    motor_speed_detector/counter_reg__0[5]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.045    -0.245 r  motor_speed_detector/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    motor_speed_detector/p_0_in[8]
    SLICE_X31Y90         FDCE                                         r  motor_speed_detector/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X31Y90         FDCE                                         r  motor_speed_detector/counter_reg[8]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.111    -0.468    
    SLICE_X31Y90         FDCE (Hold_fdce_C_D)         0.091    -0.377    motor_speed_detector/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.255    motor_speed_detector/counter_reg_n_0_[0]
    SLICE_X30Y91         LUT3 (Prop_lut3_I2_O)        0.043    -0.212 r  motor_speed_detector/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    motor_speed_detector/p_0_in[1]
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[1]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.111    -0.484    
    SLICE_X30Y91         FDCE (Hold_fdce_C_D)         0.131    -0.353    motor_speed_detector/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 f  motor_speed_detector/counter_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.255    motor_speed_detector/counter_reg_n_0_[0]
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.210 r  motor_speed_detector/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    motor_speed_detector/p_0_in[0]
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[0]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.111    -0.484    
    SLICE_X30Y91         FDCE (Hold_fdce_C_D)         0.120    -0.364    motor_speed_detector/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.212ns (51.264%)  route 0.202ns (48.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[5]/Q
                         net (fo=5, routed)           0.202    -0.229    motor_speed_detector/counter_reg__0[5]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.048    -0.181 r  motor_speed_detector/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    motor_speed_detector/p_0_in[7]
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[7]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.111    -0.468    
    SLICE_X30Y90         FDCE (Hold_fdce_C_D)         0.131    -0.337    motor_speed_detector/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 motor_speed_detector/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_speed_detector/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.908%)  route 0.202ns (49.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_speed_detector/clk
    SLICE_X30Y91         FDCE                                         r  motor_speed_detector/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  motor_speed_detector/counter_reg[5]/Q
                         net (fo=5, routed)           0.202    -0.229    motor_speed_detector/counter_reg__0[5]
    SLICE_X30Y90         LUT4 (Prop_lut4_I3_O)        0.045    -0.184 r  motor_speed_detector/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    motor_speed_detector/p_0_in[6]
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_speed_detector/clk
    SLICE_X30Y90         FDCE                                         r  motor_speed_detector/counter_reg[6]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.111    -0.468    
    SLICE_X30Y90         FDCE (Hold_fdce_C_D)         0.121    -0.347    motor_speed_detector/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.570    -0.594    motor_controller/CLK
    SLICE_X32Y91         FDRE                                         r  motor_controller/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  motor_controller/counter_reg[2]/Q
                         net (fo=4, routed)           0.134    -0.320    motor_controller/counter_reg[2]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.209 r  motor_controller/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.209    motor_controller/counter_reg[0]_i_2_n_5
    SLICE_X32Y91         FDRE                                         r  motor_controller/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.841    -0.832    motor_controller/CLK
    SLICE_X32Y91         FDRE                                         r  motor_controller/counter_reg[2]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.111    -0.484    
    SLICE_X32Y91         FDRE (Hold_fdre_C_D)         0.105    -0.379    motor_controller/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.572    -0.592    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  motor_controller/counter_reg[30]/Q
                         net (fo=3, routed)           0.134    -0.318    motor_controller/counter_reg[30]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.207 r  motor_controller/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    motor_controller/counter_reg[28]_i_1_n_5
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.843    -0.830    motor_controller/CLK
    SLICE_X32Y98         FDRE                                         r  motor_controller/counter_reg[30]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.111    -0.482    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.105    -0.377    motor_controller/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.571    -0.593    motor_controller/CLK
    SLICE_X32Y94         FDRE                                         r  motor_controller/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  motor_controller/counter_reg[14]/Q
                         net (fo=3, routed)           0.145    -0.308    motor_controller/counter_reg[14]
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  motor_controller/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    motor_controller/counter_reg[12]_i_1_n_5
    SLICE_X32Y94         FDRE                                         r  motor_controller/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.842    -0.831    motor_controller/CLK
    SLICE_X32Y94         FDRE                                         r  motor_controller/counter_reg[14]/C
                         clock pessimism              0.238    -0.593    
                         clock uncertainty            0.111    -0.483    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.105    -0.378    motor_controller/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 motor_controller/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor_controller/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out3_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.571    -0.593    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  motor_controller/counter_reg[18]/Q
                         net (fo=3, routed)           0.145    -0.308    motor_controller/counter_reg[18]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  motor_controller/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    motor_controller/counter_reg[16]_i_1_n_5
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.842    -0.831    motor_controller/CLK
    SLICE_X32Y95         FDRE                                         r  motor_controller/counter_reg[18]/C
                         clock pessimism              0.238    -0.593    
                         clock uncertainty            0.111    -0.483    
    SLICE_X32Y95         FDRE (Hold_fdre_C_D)         0.105    -0.378    motor_controller/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_embsys_clk_wiz_1_0_1
  To Clock:  clk_out3_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller/motor_speed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@100.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@90.000ns)
  Data Path Delay:        3.683ns  (logic 1.640ns (44.534%)  route 2.043ns (55.466%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 98.502 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 89.100 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  clk (IN)
                         net (fo=0)                   0.000    90.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    85.645 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    87.364    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    87.460 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.640    89.100    EMBSYS/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y93         FDRE                                         r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518    89.618 r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.815    90.433    motor_controller/GPIO2_tri_o[1]
    SLICE_X33Y93         LUT4 (Prop_lut4_I1_O)        0.124    90.557 r  motor_controller/motor_speed1_carry_i_8/O
                         net (fo=1, routed)           0.000    90.557    motor_controller/motor_speed1_carry_i_8_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.089 r  motor_controller/motor_speed1_carry/CO[3]
                         net (fo=1, routed)           0.000    91.089    motor_controller/motor_speed1_carry_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.203 r  motor_controller/motor_speed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    91.203    motor_controller/motor_speed1_carry__0_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.317 r  motor_controller/motor_speed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    91.317    motor_controller/motor_speed1_carry__1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.431 r  motor_controller/motor_speed1_carry__2/CO[3]
                         net (fo=1, routed)           1.228    92.659    motor_controller/motor_speed1
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.124    92.783 r  motor_controller/motor_speed_i_1/O
                         net (fo=1, routed)           0.000    92.783    motor_controller/motor_speed0
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    95.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    96.888    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    96.979 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          1.522    98.502    motor_controller/CLK
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/C
                         clock pessimism              0.395    98.897    
                         clock uncertainty           -0.226    98.671    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.029    98.700    motor_controller/motor_speed_reg
  -------------------------------------------------------------------
                         required time                         98.700    
                         arrival time                         -92.783    
  -------------------------------------------------------------------
                         slack                                  5.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller/motor_speed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_embsys_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.444ns (44.174%)  route 0.561ns (55.826%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.571    -0.593    EMBSYS/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y93         FDRE                                         r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  EMBSYS/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.136    -0.316    motor_controller/GPIO2_tri_o[6]
    SLICE_X33Y93         LUT4 (Prop_lut4_I2_O)        0.049    -0.267 r  motor_controller/motor_speed1_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.267    motor_controller/motor_speed1_carry_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.175 r  motor_controller/motor_speed1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.175    motor_controller/motor_speed1_carry_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.136 r  motor_controller/motor_speed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.136    motor_controller/motor_speed1_carry__0_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 r  motor_controller/motor_speed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.097    motor_controller/motor_speed1_carry__1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.058 r  motor_controller/motor_speed1_carry__2/CO[3]
                         net (fo=1, routed)           0.425     0.367    motor_controller/motor_speed1
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.412 r  motor_controller/motor_speed_i_1/O
                         net (fo=1, routed)           0.000     0.412    motor_controller/motor_speed0
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out3_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=43, routed)          0.843    -0.830    motor_controller/CLK
    SLICE_X28Y99         FDRE                                         r  motor_controller/motor_speed_reg/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.226    -0.048    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.091     0.043    motor_controller/motor_speed_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.476ns  (required time - arrival time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.381ns  (logic 0.648ns (27.221%)  route 1.733ns (72.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 53.496 - 50.000 ) 
    Source Clock Delay      (SCD):    3.941ns = ( 20.608 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.614    20.608    EMBSYS/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X66Y77         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDCE (Prop_fdce_C_Q)         0.524    21.132 f  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           1.110    22.242    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X66Y74         LUT5 (Prop_lut5_I1_O)        0.124    22.366 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.622    22.988    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X65Y72         FDCE                                         f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    51.909    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.000 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.495    53.496    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X65Y72         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.406    53.902    
                         clock uncertainty           -0.035    53.866    
    SLICE_X65Y72         FDCE (Recov_fdce_C_CLR)     -0.402    53.464    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.464    
                         arrival time                         -22.988    
  -------------------------------------------------------------------
                         slack                                 30.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.740ns  (logic 0.212ns (28.655%)  route 0.528ns (71.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 18.556 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.556    18.142    EMBSYS/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X66Y77         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDCE (Prop_fdce_C_Q)         0.167    18.309 f  EMBSYS/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.314    18.623    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X66Y74         LUT5 (Prop_lut5_I0_O)        0.045    18.668 f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.214    18.882    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X65Y72         FDCE                                         f  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  EMBSYS/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  EMBSYS/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.556    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X65Y72         FDCE                                         r  EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.177    
    SLICE_X65Y72         FDCE (Remov_fdce_C_CLR)     -0.085    18.092    EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.092    
                         arrival time                          18.882    
  -------------------------------------------------------------------
                         slack                                  0.790    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_embsys_clk_wiz_1_0
  To Clock:  clk_out1_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.478ns (57.247%)  route 0.357ns (42.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.478    -0.431 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.357    -0.074    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.511     8.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.576     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X50Y93         FDPE (Recov_fdpe_C_PRE)     -0.532     8.461    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  8.535    

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.478ns (57.247%)  route 0.357ns (42.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.478    -0.431 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.357    -0.074    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.511     8.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.576     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X50Y93         FDPE (Recov_fdpe_C_PRE)     -0.532     8.461    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  8.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.672%)  route 0.133ns (47.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.148    -0.452 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133    -0.319    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.255    -0.583    
    SLICE_X50Y93         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.707    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.672%)  route 0.133ns (47.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.148    -0.452 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133    -0.319    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.255    -0.583    
    SLICE_X50Y93         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.707    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_embsys_clk_wiz_1_0_1
  To Clock:  clk_out1_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.478ns (57.247%)  route 0.357ns (42.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.478    -0.431 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.357    -0.074    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.511     8.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.576     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X50Y93         FDPE (Recov_fdpe_C_PRE)     -0.532     8.461    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  8.535    

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.478ns (57.247%)  route 0.357ns (42.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.478    -0.431 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.357    -0.074    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.511     8.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.576     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X50Y93         FDPE (Recov_fdpe_C_PRE)     -0.532     8.461    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  8.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.672%)  route 0.133ns (47.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.148    -0.452 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133    -0.319    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X50Y93         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.633    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.672%)  route 0.133ns (47.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.148    -0.452 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133    -0.319    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X50Y93         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.633    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_embsys_clk_wiz_1_0
  To Clock:  clk_out1_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.478ns (57.247%)  route 0.357ns (42.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.478    -0.431 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.357    -0.074    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.511     8.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.576     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X50Y93         FDPE (Recov_fdpe_C_PRE)     -0.532     8.461    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  8.535    

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.478ns (57.247%)  route 0.357ns (42.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.478    -0.431 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.357    -0.074    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.511     8.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.576     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X50Y93         FDPE (Recov_fdpe_C_PRE)     -0.532     8.461    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  8.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.672%)  route 0.133ns (47.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.148    -0.452 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133    -0.319    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X50Y93         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.633    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.672%)  route 0.133ns (47.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.148    -0.452 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133    -0.319    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X50Y93         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.633    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_embsys_clk_wiz_1_0_1
  To Clock:  clk_out1_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.478ns (57.247%)  route 0.357ns (42.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.478    -0.431 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.357    -0.074    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.511     8.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.576     9.067    
                         clock uncertainty           -0.074     8.994    
    SLICE_X50Y93         FDPE (Recov_fdpe_C_PRE)     -0.532     8.462    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  8.535    

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@10.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.478ns (57.247%)  route 0.357ns (42.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.478    -0.431 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.357    -0.074    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        1.511     8.491    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.576     9.067    
                         clock uncertainty           -0.074     8.994    
    SLICE_X50Y93         FDPE (Recov_fdpe_C_PRE)     -0.532     8.462    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  8.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.672%)  route 0.133ns (47.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.148    -0.452 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133    -0.319    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.255    -0.583    
    SLICE_X50Y93         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.707    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out1_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.672%)  route 0.133ns (47.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.564    -0.600    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X50Y92         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.148    -0.452 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133    -0.319    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X50Y93         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3579, routed)        0.835    -0.838    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X50Y93         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.255    -0.583    
    SLICE_X50Y93         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.707    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_embsys_clk_wiz_1_0
  To Clock:  clk_out2_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       17.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.981ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.419ns (30.420%)  route 0.958ns (69.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.419    -0.490 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.958     0.469    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.510    18.490    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.579    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X60Y99         FDPE (Recov_fdpe_C_PRE)     -0.536    18.450    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 17.981    

Slack (MET) :             17.981ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.419ns (30.420%)  route 0.958ns (69.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.419    -0.490 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.958     0.469    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.510    18.490    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.579    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X60Y99         FDPE (Recov_fdpe_C_PRE)     -0.536    18.450    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 17.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.673%)  route 0.303ns (70.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.128    -0.469 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.303    -0.166    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.251    -0.584    
    SLICE_X60Y99         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.709    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.673%)  route 0.303ns (70.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.128    -0.469 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.303    -0.166    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.251    -0.584    
    SLICE_X60Y99         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.709    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.543    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_embsys_clk_wiz_1_0_1
  To Clock:  clk_out2_embsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       17.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.981ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.419ns (30.420%)  route 0.958ns (69.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.419    -0.490 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.958     0.469    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.510    18.490    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.579    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X60Y99         FDPE (Recov_fdpe_C_PRE)     -0.536    18.450    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 17.981    

Slack (MET) :             17.981ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.419ns (30.420%)  route 0.958ns (69.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.419    -0.490 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.958     0.469    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.510    18.490    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.579    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X60Y99         FDPE (Recov_fdpe_C_PRE)     -0.536    18.450    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 17.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.673%)  route 0.303ns (70.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.128    -0.469 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.303    -0.166    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X60Y99         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.626    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.673%)  route 0.303ns (70.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.128    -0.469 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.303    -0.166    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X60Y99         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.626    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_embsys_clk_wiz_1_0
  To Clock:  clk_out2_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.981ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.419ns (30.420%)  route 0.958ns (69.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.419    -0.490 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.958     0.469    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.510    18.490    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.579    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X60Y99         FDPE (Recov_fdpe_C_PRE)     -0.536    18.450    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 17.981    

Slack (MET) :             17.981ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.419ns (30.420%)  route 0.958ns (69.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.419    -0.490 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.958     0.469    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.510    18.490    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.579    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X60Y99         FDPE (Recov_fdpe_C_PRE)     -0.536    18.450    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 17.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.673%)  route 0.303ns (70.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.128    -0.469 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.303    -0.166    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X60Y99         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.626    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.673%)  route 0.303ns (70.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.128    -0.469 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.303    -0.166    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X60Y99         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.626    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_embsys_clk_wiz_1_0_1
  To Clock:  clk_out2_embsys_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.983ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.419ns (30.420%)  route 0.958ns (69.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.419    -0.490 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.958     0.469    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.510    18.490    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.579    19.069    
                         clock uncertainty           -0.082    18.988    
    SLICE_X60Y99         FDPE (Recov_fdpe_C_PRE)     -0.536    18.452    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.452    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 17.983    

Slack (MET) :             17.983ns  (required time - arrival time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@20.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.419ns (30.420%)  route 0.958ns (69.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.631    -0.909    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.419    -0.490 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.958     0.469    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         1.510    18.490    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.579    19.069    
                         clock uncertainty           -0.082    18.988    
    SLICE_X60Y99         FDPE (Recov_fdpe_C_PRE)     -0.536    18.452    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.452    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 17.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.673%)  route 0.303ns (70.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.128    -0.469 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.303    -0.166    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.251    -0.584    
    SLICE_X60Y99         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.709    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_embsys_clk_wiz_1_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns - clk_out2_embsys_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.673%)  route 0.303ns (70.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.567    -0.597    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X61Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDPE (Prop_fdpe_C_Q)         0.128    -0.469 f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.303    -0.166    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X60Y99         FDPE                                         f  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_embsys_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    EMBSYS/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  EMBSYS/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    EMBSYS/clk_wiz_1/inst/clk_in1_embsys_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  EMBSYS/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=236, routed)         0.838    -0.835    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X60Y99         FDPE                                         r  EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.251    -0.584    
    SLICE_X60Y99         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.709    EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.543    





