Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Docs/Xilinx/ConwayFinal/ConwayFinal_tb_isim_beh.exe -prj D:/Docs/Xilinx/ConwayFinal/ConwayFinal_tb_beh.prj work.ConwayFinal_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Docs/Xilinx/ConwayFinal/shift_register.vhd" into library work
Parsing VHDL file "D:/Docs/Xilinx/ConwayFinal/clkgen.vhd" into library work
Parsing VHDL file "D:/Docs/Xilinx/ConwayFinal/DualPortBRAM.vhd" into library work
Parsing VHDL file "D:/Docs/Xilinx/ConwayFinal/ConwayFinal.vhd" into library work
Parsing VHDL file "D:/Docs/Xilinx/ConwayFinal/ConwayFinal_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture behavioral of entity clkgen [clkgen_default]
Compiling architecture behavioral of entity DualPortBRAM [dualportbram_default]
Compiling architecture behavioral of entity shift_register [shift_register_default]
Compiling architecture behavioral of entity ConwayFinal [conwayfinal_default]
Compiling architecture behavior of entity conwayfinal_tb
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\ConwayFinal_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 34 VHDL Units
Built simulation executable D:/Docs/Xilinx/ConwayFinal/ConwayFinal_tb_isim_beh.exe
Fuse Memory Usage: 60500 KB
Fuse CPU Usage: 1046 ms
