Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Fri Nov 11 01:10:25 2016
| Host             : DESKTOP-GFO7C5Q running 64-bit major release  (build 9200)
| Command          : report_power -file FXLMS_power_routed.rpt -pb FXLMS_power_summary_routed.pb -rpx FXLMS_power_routed.rpx
| Design           : FXLMS
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 5.412 |
| Dynamic (W)              | 5.203 |
| Device Static (W)        | 0.210 |
| Effective TJA (C/W)      | 3.3   |
| Max Ambient (C)          | 67.1  |
| Junction Temperature (C) | 42.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.692 |     4698 |       --- |             --- |
|   LUT as Logic |     0.521 |     1837 |    133800 |            1.37 |
|   CARRY4       |     0.085 |      376 |     33450 |            1.12 |
|   Register     |     0.074 |     1335 |    267600 |            0.50 |
|   BUFG         |     0.012 |        4 |        32 |           12.50 |
|   F7/F8 Muxes  |    <0.001 |       28 |    133800 |            0.02 |
|   Others       |     0.000 |      739 |       --- |             --- |
| Signals        |     0.895 |     7808 |       --- |             --- |
| Block RAM      |     0.000 |      168 |       365 |           46.03 |
| DSPs           |     0.996 |       53 |       740 |            7.16 |
| I/O            |     2.620 |       10 |       285 |            3.51 |
| Static Power   |     0.210 |          |           |                 |
| Total          |     5.412 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.655 |       2.587 |      0.069 |
| Vccaux    |       1.800 |     0.133 |       0.098 |      0.034 |
| Vcco33    |       3.300 |     0.597 |       0.592 |      0.005 |
| Vcco25    |       2.500 |     0.199 |       0.194 |      0.005 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.005 |       0.000 |      0.005 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.000 |      0.009 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------+-----------+
| Name                                                                    | Power (W) |
+-------------------------------------------------------------------------+-----------+
| FXLMS                                                                   |     5.203 |
|   U1                                                                    |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_1                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_10                                                                |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_11                                                                |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_12                                                                |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_13                                                                |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_14                                                                |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_15                                                                |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_16                                                                |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_17                                                                |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_18                                                                |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_2                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_3                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_4                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_6                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_7                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_8                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U10_9                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U11_1                                                                 |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_10                                                                |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_11                                                                |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_12                                                                |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_13                                                                |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_14                                                                |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_15                                                                |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_16                                                                |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_17                                                                |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_18                                                                |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_2                                                                 |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_3                                                                 |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_4                                                                 |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_6                                                                 |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_7                                                                 |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_8                                                                 |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U11_9                                                                 |     0.059 |
|     U1                                                                  |     0.059 |
|       U0                                                                |     0.059 |
|         i_mult                                                          |     0.059 |
|           gDSP.gHYBRID.iHYBRID                                          |     0.059 |
|             one_fabric_mult.dsp_based.iDSP                              |     0.059 |
|             one_fabric_mult.iLUT                                        |     0.000 |
|   U12                                                                   |     0.000 |
|     U16                                                                 |     0.000 |
|     U9                                                                  |     0.000 |
|   U13                                                                   |     0.000 |
|   U14                                                                   |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_noinit.ram                                           |     0.000 |
|   U15                                                                   |     0.000 |
|     U0                                                                  |     0.000 |
|       xst_addsub                                                        |     0.000 |
|         xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |     0.000 |
|           addsub_usecase.i_addsub                                       |     0.000 |
|             i_synth_option.i_synth_model                                |     0.000 |
|               opt_vx7.i_uniwrap                                         |     0.000 |
|   U16                                                                   |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U2                                                                    |     0.004 |
|   U3                                                                    |    <0.001 |
|   U4                                                                    |     0.003 |
|   U5                                                                    |    <0.001 |
|   U6                                                                    |    <0.001 |
|   U7                                                                    |    <0.001 |
|   U8_1                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_10                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_11                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_12                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_13                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_14                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_15                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_16                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_17                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_18                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_2                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_3                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_4                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_6                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_7                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_8                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U8_9                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   U9_1                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_10                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_11                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_12                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_13                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_14                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_15                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_16                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_17                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_18                                                                 |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_2                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_3                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_4                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_6                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_7                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_8                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   U9_9                                                                  |     0.000 |
|     U0                                                                  |     0.000 |
|       i_synth                                                           |     0.000 |
|         i_synth_option.i_synth_model                                    |     0.000 |
|           i_carryin4                                                    |     0.000 |
|           i_op3                                                         |     0.000 |
|           i_op4                                                         |     0.000 |
|           opt_7series.i_uniwrap                                         |     0.000 |
|   Ux1                                                                   |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             has_mux_a.A                                                 |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[10].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[11].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[12].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[13].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[14].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[15].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[16].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[17].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[18].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[19].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[1].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[20].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[21].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[22].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[23].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[24].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[25].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[26].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[27].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[28].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[29].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[2].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[30].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[31].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[32].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[33].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[34].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[35].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[36].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[37].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[38].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[39].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[3].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[40].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[41].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[4].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[5].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[6].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[7].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[8].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[9].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   Ux2                                                                   |     0.000 |
|   Ux3                                                                   |     0.000 |
|   Ux4                                                                   |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             has_mux_a.A                                                 |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[10].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[11].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[12].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[13].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[14].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[15].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[16].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[17].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[18].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[19].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[1].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[20].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[21].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[22].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[23].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[24].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[25].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[26].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[27].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[28].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[29].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[2].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[30].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[31].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[32].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[33].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[34].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[35].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[36].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[37].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[38].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[39].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[3].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[40].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[41].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[4].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[5].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[6].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[7].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[8].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[9].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   Ux5                                                                   |     0.000 |
|     U0                                                                  |     0.000 |
|       inst_blk_mem_gen                                                  |     0.000 |
|         gnbram.gnativebmg.native_blk_mem_gen                            |     0.000 |
|           valid.cstr                                                    |     0.000 |
|             has_mux_a.A                                                 |     0.000 |
|             ramloop[0].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[10].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[11].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[12].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[13].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[14].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[15].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[16].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[17].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[18].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[19].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[1].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[20].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[21].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[22].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[23].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[24].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[25].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[26].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[27].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[28].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[29].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[2].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[30].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[31].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[32].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[33].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[34].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[35].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[36].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[37].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[38].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[39].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[3].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[40].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[41].ram.r                                           |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[4].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[5].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[6].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[7].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[8].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|             ramloop[9].ram.r                                            |     0.000 |
|               prim_init.ram                                             |     0.000 |
|   Ux6                                                                   |     1.337 |
|     Inst_UART_TX_CTRL                                                   |     0.515 |
+-------------------------------------------------------------------------+-----------+


