# üó∫Ô∏è **TECHNOLOGY MAPPING MODULE**

## üìã **M√î T·∫¢**
Th∆∞ m·ª•c ch·ª©a c√°c thu·∫≠t to√°n technology mapping cho MyLogic EDA Tool.

## üìÅ **FILES**

### **1. `technology_mapping.py`**
- **Ch·ª©c nƒÉng**: Map generic logic network sang th∆∞ vi·ªán c√¥ng ngh·ªá c·ª• th·ªÉ (standard cells/LUTs)
- **Thu·∫≠t to√°n**: Library-based mapping, ch·ªçn cell t·ªët nh·∫•t theo ti√™u ch√≠ (area/delay/balanced)
- **·ª®ng d·ª•ng**: T·ªëi ∆∞u theo c√¥ng ngh·ªá m·ª•c ti√™u, chu·∫©n b·ªã cho backend (placement, routing)

## üéØ **TECHNOLOGY MAPPING ALGORITHMS**

### **Library Mapping (API overview):**
```python
class TechnologyLibrary:
    def add_cell(cell: LibraryCell) -> None
    def get_cells_for_function(function: str) -> List[LibraryCell]
    def get_best_cell_for_function(function: str, optimization_target: str)

class TechnologyMapper:
    def __init__(self, library: TechnologyLibrary)
    def add_logic_node(node: LogicNode) -> None
    def perform_technology_mapping(strategy: str) -> Dict[str, Any]  # "area_optimal" | "delay_optimal" | "balanced"
    def get_mapping_statistics() -> Dict[str, Any]
    def print_mapping_report(results: Dict[str, Any]) -> None
```

### **Gate Mapping (core idea):**
```python
def map_function(function: str, library: TechnologyLibrary, target: str):
    # 1) Tra c·ª©u c√°c cell h·ªó tr·ª£ function (function_map)
    # 2) Ch·ªçn cell t·ªëi ∆∞u theo target: area | delay | balanced
    # 3) G√°n cell cho LogicNode v√† l∆∞u chi ph√≠ (area/delay/weighted)
```

## üè≠ **SUPPORTED TECHNOLOGIES**

### **1. Standard Cell Libraries:**
- **NAND/NOR gates**: Universal logic
- **AND/OR gates**: Basic logic
- **XOR gates**: Arithmetic logic
- **Multiplexers**: Selection logic

### **2. FPGA Technologies:**
- **LUT mapping**: Look-up table optimization
- **CLB mapping**: Configurable logic blocks
- **DSP mapping**: Digital signal processing

### **3. ASIC Technologies:**
- **CMOS gates**: Complementary logic
- **Custom cells**: Application-specific
- **Memory cells**: Storage elements

## üöÄ **USAGE**

```python
from core.technology_mapping.technology_mapping import (
    TechnologyLibrary, LibraryCell,
    TechnologyMapper, LogicNode, create_standard_library
)

# 1) T·∫°o/c·∫•p th∆∞ vi·ªán c√¥ng ngh·ªá
library = create_standard_library()  # ho·∫∑c t·ª± add_cell(...) v√†o TechnologyLibrary

# 2) T·∫°o mapper v√† network logic
mapper = TechnologyMapper(library)
mapper.add_logic_node(LogicNode("n1", "AND(A,B)", ["a","b"], "temp1"))
mapper.add_logic_node(LogicNode("n2", "OR(C,D)",  ["c","d"], "temp2"))
mapper.add_logic_node(LogicNode("n3", "XOR(temp1,temp2)", ["temp1","temp2"], "out"))

# 3) Ch·ªçn chi·∫øn l∆∞·ª£c v√† th·ª±c hi·ªán mapping
results = mapper.perform_technology_mapping("balanced")
mapper.print_mapping_report(results)
```

## üìä **MAPPING METRICS**

- **Area**: Cell count and size
- **Delay**: Gate delays and paths
- **Power**: Switching activity
- **Timing**: Setup/hold constraints

## üéØ **MAPPING STRATEGIES**

### **1. Area-Optimized:**
- Minimize cell count
- Use smallest cells
- Optimize for area

### **2. Delay-Optimized:**
- Minimize critical path
- Use fastest cells
- Optimize for speed

### **3. Balanced:**
- Trade-off area vs delay
- Use balanced cells
- Optimize for both

Ghi ch√∫: Chi ph√≠ balanced m·∫∑c ƒë·ªãnh l√† `area + delay * 10` (c√≥ th·ªÉ ƒëi·ªÅu ch·ªânh trong code n·∫øu c·∫ßn).

## üìö **REFERENCES**
- Technology mapping textbooks
- Library documentation
- EDA tool manuals

---

**üìÖ Ng√†y t·∫°o**: 2025-10-06  
**üë®‚Äçüíª T√°c gi·∫£**: MyLogic EDA Tool Team  
**üìù Phi√™n b·∫£n**: 1.0
