Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec 17 08:28:22 2022
| Host         : CSE-P07-216886 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FSM_control_sets_placed.rpt
| Design       : FSM
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           17 |
| No           | No                    | Yes                    |             366 |          151 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------------+---------------------+------------------+----------------+--------------+
|     Clock Signal    |           Enable Signal           |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-----------------------------------+---------------------+------------------+----------------+--------------+
|  alarmie/clocki/CLK |                                   |                     |                1 |              1 |         1.00 |
|  l/cloc/clkin       |                                   |                     |                1 |              2 |         2.00 |
|  r/cloc/clkin       |                                   |                     |                1 |              2 |         2.00 |
|  clo/clk_out        |                                   | rst_IBUF            |                2 |              2 |         1.00 |
|  c/cloc/clkin       |                                   |                     |                1 |              2 |         2.00 |
|  downie/cloc/clkin  |                                   |                     |                1 |              2 |         2.00 |
|  clk__0/clocki/CLK  |                                   |                     |                2 |              2 |         1.00 |
|  upie/cloc/clkin    |                                   |                     |                1 |              2 |         2.00 |
|  clo/clk_out        |                                   | out[3]              |                1 |              4 |         4.00 |
|  alarmie/clocki/CLK | alarmie/cntr3/count[3]_i_1__7_n_0 | alarmie/cntr4/AR[0] |                2 |              4 |         2.00 |
|  alarmie/clocki/CLK | alarmie/cntr4/count[3]_i_1__8_n_0 | alarmie/cntr4/AR[0] |                2 |              4 |         2.00 |
|  alarmie/clocki/CLK | alarmie/cntr1/count[3]_i_1__0_n_0 | rst_IBUF            |                2 |              4 |         2.00 |
|  alarmie/clocki/CLK | alarmie/cntr1/E[0]                | rst_IBUF            |                2 |              4 |         2.00 |
|  clk__0/clocki/CLK  | clk__0/cntr1/E[0]                 | clk__0/cntr2/AR[0]  |                2 |              4 |         2.00 |
|  clk__0/clocki/CLK  | clk__0/cntr1/count[3]_i_1__1_n_0  | clk__0/cntr2/AR[0]  |                2 |              4 |         2.00 |
|  clk__0/clocki/CLK  | clk__0/cntr3/count[3]_i_1__4_n_0  | clk__0/cntr4/AR[0]  |                1 |              4 |         4.00 |
|  clk__0/clocki/CLK  | clk__0/cntr3/E[0]                 | clk__0/cntr4/AR[0]  |                2 |              4 |         2.00 |
|  clk__0/clocki/CLK  | clk__0/secCntr/en0                | clk__0/cntr2/AR[0]  |                1 |              4 |         4.00 |
|  clk__0/clocki/CLK  | clk__0/secCntr/E[0]               | clk__0/cntr2/AR[0]  |                2 |              4 |         2.00 |
|  l/cloc/clkin       |                                   | rst_IBUF            |                2 |              5 |         2.50 |
|  r/cloc/clkin       |                                   | rst_IBUF            |                2 |              5 |         2.50 |
|  c/cloc/clkin       |                                   | rst_IBUF            |                1 |              5 |         5.00 |
|  downie/cloc/clkin  |                                   | rst_IBUF            |                2 |              5 |         2.50 |
|  upie/cloc/clkin    |                                   | rst_IBUF            |                3 |              5 |         1.67 |
|  en_IBUF_BUFG       |                                   |                     |                2 |              5 |         2.50 |
|  cloc/CLK           |                                   | rst_IBUF            |                4 |              9 |         2.25 |
|  clo/clk_out        |                                   |                     |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG      |                                   | rst_IBUF            |              135 |            330 |         2.44 |
+---------------------+-----------------------------------+---------------------+------------------+----------------+--------------+


