Analysis & Synthesis report for Unicycle
Sun Oct 20 10:44:45 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Oct 20 10:44:45 2024              ;
; Quartus Prime Version       ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name               ; Unicycle                                       ;
; Top-level Entity Name       ; unicycle                                       ;
; Family                      ; Cyclone V                                      ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                      ;
; Total registers             ; N/A until Partition Merge                      ;
; Total pins                  ; N/A until Partition Merge                      ;
; Total virtual pins          ; N/A until Partition Merge                      ;
; Total block memory bits     ; N/A until Partition Merge                      ;
; Total PLLs                  ; N/A until Partition Merge                      ;
; Total DLLs                  ; N/A until Partition Merge                      ;
+-----------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; unicycle           ; Unicycle           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sun Oct 20 10:44:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Unicycle -c Unicycle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: instruction_memory File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory_tb.sv
    Info (12023): Found entity 1: instruction_memory_tb File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file_tb.sv
    Info (12023): Found entity 1: register_file_tb File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/register_file_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.sv
    Info (12023): Found entity 1: imm_gen File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/imm_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen_tb.sv
    Info (12023): Found entity 1: imm_gen_tb File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/imm_gen_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: draw_board File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_tb.sv
    Info (12023): Found entity 1: data_memory_tb File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.sv
    Info (12023): Found entity 1: alu_control File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/alu_control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/alu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_unit.sv
    Info (12023): Found entity 1: datapath_unit File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compare.sv
    Info (12023): Found entity 1: compare File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/compare.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4 File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/mux4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_unit_tb.sv
    Info (12023): Found entity 1: datapath_unit_tb File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unicycle.sv
    Info (12023): Found entity 1: unicycle File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unicycle_tb.sv
    Info (12023): Found entity 1: unicycle_tb File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle_tb.sv Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at data_memory.sv(32): Parameter Declaration in module "draw_board" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 32
Warning (10222): Verilog HDL Parameter Declaration warning at data_memory.sv(34): Parameter Declaration in module "draw_board" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 34
Warning (10222): Verilog HDL Parameter Declaration warning at data_memory.sv(35): Parameter Declaration in module "draw_board" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 35
Info (12127): Elaborating entity "unicycle" for the top level hierarchy
Warning (10034): Output port "CMP" at unicycle.sv(15) has no driver File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle.sv Line: 15
Warning (10034): Output port "BLT" at unicycle.sv(15) has no driver File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle.sv Line: 15
Warning (10034): Output port "BGE" at unicycle.sv(15) has no driver File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle.sv Line: 15
Warning (10034): Output port "JMP" at unicycle.sv(15) has no driver File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle.sv Line: 15
Info (12128): Elaborating entity "datapath_unit" for hierarchy "datapath_unit:datapath_unit_inst" File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle.sv Line: 60
Warning (10230): Verilog HDL assignment warning at datapath_unit.sv(42): truncated value with size 32 to match size of target (8) File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 42
Warning (10230): Verilog HDL assignment warning at datapath_unit.sv(146): truncated value with size 20 to match size of target (8) File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 146
Warning (10034): Output port "CMP" at datapath_unit.sv(15) has no driver File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 15
Warning (10034): Output port "BLT" at datapath_unit.sv(15) has no driver File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 15
Warning (10034): Output port "BGE" at datapath_unit.sv(15) has no driver File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 15
Warning (10034): Output port "JMP" at datapath_unit.sv(15) has no driver File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 15
Info (12128): Elaborating entity "mux2" for hierarchy "datapath_unit:datapath_unit_inst|mux2:mux_pcn_pcj" File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 50
Info (12128): Elaborating entity "instruction_memory" for hierarchy "datapath_unit:datapath_unit_inst|instruction_memory:instruction_memory_inst" File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 74
Warning (10850): Verilog HDL warning at instruction_memory.sv(16): number of words (108) in memory file does not match the number of elements in the address range [0:255] File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv Line: 16
Warning (10030): Net "instruction_memory.data_a" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv Line: 12
Warning (10030): Net "instruction_memory.waddr_a" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv Line: 12
Warning (10030): Net "instruction_memory.we_a" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv Line: 12
Info (12128): Elaborating entity "control_unit" for hierarchy "datapath_unit:datapath_unit_inst|control_unit:control_unit_inst" File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 97
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(84): incomplete case statement has no default case item File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/control_unit.sv Line: 84
Info (12128): Elaborating entity "mux2" for hierarchy "datapath_unit:datapath_unit_inst|mux2:mux_1_rs2" File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 111
Info (12128): Elaborating entity "register_file" for hierarchy "datapath_unit:datapath_unit_inst|register_file:register_file_inst" File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 127
Info (12128): Elaborating entity "imm_gen" for hierarchy "datapath_unit:datapath_unit_inst|imm_gen:imm_gen_inst" File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 133
Info (12128): Elaborating entity "compare" for hierarchy "datapath_unit:datapath_unit_inst|compare:compare_inst" File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 141
Info (12128): Elaborating entity "mux2" for hierarchy "datapath_unit:datapath_unit_inst|mux2:mux_drs2_imm" File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 155
Info (12128): Elaborating entity "alu_control" for hierarchy "datapath_unit:datapath_unit_inst|alu_control:alu_control_inst" File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 163
Info (12128): Elaborating entity "alu" for hierarchy "datapath_unit:datapath_unit_inst|alu:alu_inst" File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 174
Info (12128): Elaborating entity "mux4" for hierarchy "datapath_unit:datapath_unit_inst|mux4:mux_alu_mem" File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 203
Error (12006): Node instance "data_memory_inst" instantiates undefined entity "data_memory". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 192
Info (144001): Generated suppressed messages file C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/output_files/Unicycle.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 19 warnings
    Error: Peak virtual memory: 4961 megabytes
    Error: Processing ended: Sun Oct 20 10:44:45 2024
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/output_files/Unicycle.map.smsg.


