INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 16/day_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module day_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 16/day_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module day_16_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 16/Day 16.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
