--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf OLED_J4.ucf -ucf
GenIO.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35970 paths analyzed, 867 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.122ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_14/chunk_5 (SLICE_X34Y52.G2), 917 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/state_FSM_FFd1 (FF)
  Destination:          XLXI_14/chunk_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.122ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_14/state_FSM_FFd1 to XLXI_14/chunk_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y75.YQ      Tcko                  0.587   XLXI_14/state_FSM_FFd2
                                                       XLXI_14/state_FSM_FFd1
    SLICE_X28Y38.F2      net (fanout=401)      3.662   XLXI_14/state_FSM_FFd1
    SLICE_X28Y38.X       Tilo                  0.759   XLXI_14/tmpBitmap<11><20>14
                                                       XLXI_14/tmpBitmap<11><20>14
    SLICE_X30Y47.F3      net (fanout=15)       1.383   XLXI_14/tmpBitmap<11><20>14
    SLICE_X30Y47.X       Tilo                  0.759   XLXI_14/tmpBitmap<11><20>
                                                       XLXI_14/tmpBitmap<11><20>58
    SLICE_X17Y34.F3      net (fanout=9)        2.249   XLXI_14/tmpBitmap<11><20>
    SLICE_X17Y34.F5      Tif5                  0.875   XLXI_14/Mmux_chunk_mux0001_16_f610
                                                       XLXI_14/Mmux_chunk_mux0001_1858
                                                       XLXI_14/Mmux_chunk_mux0001_17_f5_17
    SLICE_X17Y34.FXINA   net (fanout=1)        0.000   XLXI_14/Mmux_chunk_mux0001_17_f518
    SLICE_X17Y34.Y       Tif6y                 0.521   XLXI_14/Mmux_chunk_mux0001_16_f610
                                                       XLXI_14/Mmux_chunk_mux0001_16_f6_9
    SLICE_X21Y27.G3      net (fanout=1)        0.938   XLXI_14/Mmux_chunk_mux0001_16_f610
    SLICE_X21Y27.F5      Tif5                  0.875   XLXI_14/Mmux_chunk_mux0001_10_f54
                                                       XLXI_14/Mmux_chunk_mux0001_127
                                                       XLXI_14/Mmux_chunk_mux0001_10_f5_3
    SLICE_X21Y26.FXINB   net (fanout=1)        0.000   XLXI_14/Mmux_chunk_mux0001_10_f54
    SLICE_X21Y26.Y       Tif6y                 0.521   XLXI_14/Mmux_chunk_mux0001_8_f62
                                                       XLXI_14/Mmux_chunk_mux0001_8_f6_1
    SLICE_X34Y52.G2      net (fanout=1)        1.708   XLXI_14/Mmux_chunk_mux0001_8_f62
    SLICE_X34Y52.CLK     Tgck                  1.285   XLXI_14/chunk<5>
                                                       XLXI_14/chunk_mux0001<5>_inv1_F
                                                       XLXI_14/chunk_mux0001<5>_inv1
                                                       XLXI_14/chunk_5
    -------------------------------------------------  ---------------------------
    Total                                     16.122ns (6.182ns logic, 9.940ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/Third_digit_2 (FF)
  Destination:          XLXI_14/chunk_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.646ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/Third_digit_2 to XLXI_14/chunk_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y46.YQ      Tcko                  0.652   XLXI_10/Third_digit<3>
                                                       XLXI_10/Third_digit_2
    SLICE_X34Y53.G2      net (fanout=124)      1.973   XLXI_10/Third_digit<2>
    SLICE_X34Y53.Y       Tilo                  0.759   N197
                                                       XLXI_14/tmpBitmap<10><14>34_SW0
    SLICE_X34Y53.F2      net (fanout=2)        0.420   N515
    SLICE_X34Y53.X       Tilo                  0.759   N197
                                                       XLXI_14/tmpBitmap<11><20>18_SW0
    SLICE_X30Y47.F4      net (fanout=6)        1.352   N197
    SLICE_X30Y47.X       Tilo                  0.759   XLXI_14/tmpBitmap<11><20>
                                                       XLXI_14/tmpBitmap<11><20>58
    SLICE_X17Y34.F3      net (fanout=9)        2.249   XLXI_14/tmpBitmap<11><20>
    SLICE_X17Y34.F5      Tif5                  0.875   XLXI_14/Mmux_chunk_mux0001_16_f610
                                                       XLXI_14/Mmux_chunk_mux0001_1858
                                                       XLXI_14/Mmux_chunk_mux0001_17_f5_17
    SLICE_X17Y34.FXINA   net (fanout=1)        0.000   XLXI_14/Mmux_chunk_mux0001_17_f518
    SLICE_X17Y34.Y       Tif6y                 0.521   XLXI_14/Mmux_chunk_mux0001_16_f610
                                                       XLXI_14/Mmux_chunk_mux0001_16_f6_9
    SLICE_X21Y27.G3      net (fanout=1)        0.938   XLXI_14/Mmux_chunk_mux0001_16_f610
    SLICE_X21Y27.F5      Tif5                  0.875   XLXI_14/Mmux_chunk_mux0001_10_f54
                                                       XLXI_14/Mmux_chunk_mux0001_127
                                                       XLXI_14/Mmux_chunk_mux0001_10_f5_3
    SLICE_X21Y26.FXINB   net (fanout=1)        0.000   XLXI_14/Mmux_chunk_mux0001_10_f54
    SLICE_X21Y26.Y       Tif6y                 0.521   XLXI_14/Mmux_chunk_mux0001_8_f62
                                                       XLXI_14/Mmux_chunk_mux0001_8_f6_1
    SLICE_X34Y52.G2      net (fanout=1)        1.708   XLXI_14/Mmux_chunk_mux0001_8_f62
    SLICE_X34Y52.CLK     Tgck                  1.285   XLXI_14/chunk<5>
                                                       XLXI_14/chunk_mux0001<5>_inv1_F
                                                       XLXI_14/chunk_mux0001<5>_inv1
                                                       XLXI_14/chunk_5
    -------------------------------------------------  ---------------------------
    Total                                     15.646ns (7.006ns logic, 8.640ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/Third_digit_1_1 (FF)
  Destination:          XLXI_14/chunk_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.267ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/Third_digit_1_1 to XLXI_14/chunk_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y46.YQ      Tcko                  0.587   XLXI_10/Third_digit_1_1
                                                       XLXI_10/Third_digit_1_1
    SLICE_X34Y53.G3      net (fanout=11)       1.659   XLXI_10/Third_digit_1_1
    SLICE_X34Y53.Y       Tilo                  0.759   N197
                                                       XLXI_14/tmpBitmap<10><14>34_SW0
    SLICE_X34Y53.F2      net (fanout=2)        0.420   N515
    SLICE_X34Y53.X       Tilo                  0.759   N197
                                                       XLXI_14/tmpBitmap<11><20>18_SW0
    SLICE_X30Y47.F4      net (fanout=6)        1.352   N197
    SLICE_X30Y47.X       Tilo                  0.759   XLXI_14/tmpBitmap<11><20>
                                                       XLXI_14/tmpBitmap<11><20>58
    SLICE_X17Y34.F3      net (fanout=9)        2.249   XLXI_14/tmpBitmap<11><20>
    SLICE_X17Y34.F5      Tif5                  0.875   XLXI_14/Mmux_chunk_mux0001_16_f610
                                                       XLXI_14/Mmux_chunk_mux0001_1858
                                                       XLXI_14/Mmux_chunk_mux0001_17_f5_17
    SLICE_X17Y34.FXINA   net (fanout=1)        0.000   XLXI_14/Mmux_chunk_mux0001_17_f518
    SLICE_X17Y34.Y       Tif6y                 0.521   XLXI_14/Mmux_chunk_mux0001_16_f610
                                                       XLXI_14/Mmux_chunk_mux0001_16_f6_9
    SLICE_X21Y27.G3      net (fanout=1)        0.938   XLXI_14/Mmux_chunk_mux0001_16_f610
    SLICE_X21Y27.F5      Tif5                  0.875   XLXI_14/Mmux_chunk_mux0001_10_f54
                                                       XLXI_14/Mmux_chunk_mux0001_127
                                                       XLXI_14/Mmux_chunk_mux0001_10_f5_3
    SLICE_X21Y26.FXINB   net (fanout=1)        0.000   XLXI_14/Mmux_chunk_mux0001_10_f54
    SLICE_X21Y26.Y       Tif6y                 0.521   XLXI_14/Mmux_chunk_mux0001_8_f62
                                                       XLXI_14/Mmux_chunk_mux0001_8_f6_1
    SLICE_X34Y52.G2      net (fanout=1)        1.708   XLXI_14/Mmux_chunk_mux0001_8_f62
    SLICE_X34Y52.CLK     Tgck                  1.285   XLXI_14/chunk<5>
                                                       XLXI_14/chunk_mux0001<5>_inv1_F
                                                       XLXI_14/chunk_mux0001<5>_inv1
                                                       XLXI_14/chunk_5
    -------------------------------------------------  ---------------------------
    Total                                     15.267ns (6.941ns logic, 8.326ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_14/chunk_3 (SLICE_X35Y52.G4), 1072 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/state_FSM_FFd2 (FF)
  Destination:          XLXI_14/chunk_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.629ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_14/state_FSM_FFd2 to XLXI_14/chunk_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y75.XQ      Tcko                  0.591   XLXI_14/state_FSM_FFd2
                                                       XLXI_14/state_FSM_FFd2
    SLICE_X27Y37.G2      net (fanout=394)      3.058   XLXI_14/state_FSM_FFd2
    SLICE_X27Y37.Y       Tilo                  0.704   XLXI_14/tmpBitmap<17><27>38
                                                       XLXI_14/lineNumber<1>2221
    SLICE_X18Y51.F1      net (fanout=33)       1.936   N168
    SLICE_X18Y51.X       Tilo                  0.759   XLXI_14/tmpBitmap_19_mux0000<27>11
                                                       XLXI_14/tmpBitmap_19_mux0000<27>11
    SLICE_X20Y49.F4      net (fanout=1)        0.639   XLXI_14/tmpBitmap_19_mux0000<27>11
    SLICE_X20Y49.X       Tilo                  0.759   XLXI_14/tmpBitmap<19><27>
                                                       XLXI_14/tmpBitmap_19_mux0000<27>40
    SLICE_X19Y37.F1      net (fanout=1)        0.809   XLXI_14/tmpBitmap<19><27>
    SLICE_X19Y37.F5      Tif5                  0.875   XLXI_14/Mmux_chunk_mux0001_15_f513
                                                       XLXI_14/Mmux_chunk_mux0001_1629
                                                       XLXI_14/Mmux_chunk_mux0001_15_f5_12
    SLICE_X19Y36.FXINB   net (fanout=1)        0.000   XLXI_14/Mmux_chunk_mux0001_15_f513
    SLICE_X19Y36.Y       Tif6y                 0.521   XLXI_14/Mmux_chunk_mux0001_13_f67
                                                       XLXI_14/Mmux_chunk_mux0001_13_f6_6
    SLICE_X21Y37.F2      net (fanout=1)        0.427   XLXI_14/Mmux_chunk_mux0001_13_f67
    SLICE_X21Y37.X       Tif5x                 1.025   XLXI_14/Mmux_chunk_mux0001_9_f53
                                                       XLXI_14/Mmux_chunk_mux0001_9_f5_2_G
                                                       XLXI_14/Mmux_chunk_mux0001_9_f5_2
    SLICE_X22Y53.G3      net (fanout=1)        0.932   XLXI_14/Mmux_chunk_mux0001_9_f53
    SLICE_X22Y53.Y       Tilo                  0.759   N1140
                                                       XLXI_14/chunk_mux0001<3>_inv1_F_SW0
    SLICE_X35Y52.G4      net (fanout=1)        0.677   N1138
    SLICE_X35Y52.CLK     Tgck                  1.158   XLXI_14/chunk<3>
                                                       XLXI_14/chunk_mux0001<3>_inv1_F
                                                       XLXI_14/chunk_mux0001<3>_inv1
                                                       XLXI_14/chunk_3
    -------------------------------------------------  ---------------------------
    Total                                     15.629ns (7.151ns logic, 8.478ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/state_FSM_FFd2 (FF)
  Destination:          XLXI_14/chunk_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.467ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_14/state_FSM_FFd2 to XLXI_14/chunk_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y75.XQ      Tcko                  0.591   XLXI_14/state_FSM_FFd2
                                                       XLXI_14/state_FSM_FFd2
    SLICE_X20Y32.G2      net (fanout=394)      3.571   XLXI_14/state_FSM_FFd2
    SLICE_X20Y32.Y       Tilo                  0.759   XLXI_14/lineNumber<2>30142
                                                       XLXI_14/lineNumber<1>2241_1
    SLICE_X21Y47.F3      net (fanout=6)        1.582   XLXI_14/lineNumber<1>2241
    SLICE_X21Y47.X       Tilo                  0.704   XLXI_14/tmpBitmap_19_mux0000<27>30
                                                       XLXI_14/tmpBitmap_19_mux0000<27>30
    SLICE_X20Y49.F2      net (fanout=1)        0.318   XLXI_14/tmpBitmap_19_mux0000<27>30
    SLICE_X20Y49.X       Tilo                  0.759   XLXI_14/tmpBitmap<19><27>
                                                       XLXI_14/tmpBitmap_19_mux0000<27>40
    SLICE_X19Y37.F1      net (fanout=1)        0.809   XLXI_14/tmpBitmap<19><27>
    SLICE_X19Y37.F5      Tif5                  0.875   XLXI_14/Mmux_chunk_mux0001_15_f513
                                                       XLXI_14/Mmux_chunk_mux0001_1629
                                                       XLXI_14/Mmux_chunk_mux0001_15_f5_12
    SLICE_X19Y36.FXINB   net (fanout=1)        0.000   XLXI_14/Mmux_chunk_mux0001_15_f513
    SLICE_X19Y36.Y       Tif6y                 0.521   XLXI_14/Mmux_chunk_mux0001_13_f67
                                                       XLXI_14/Mmux_chunk_mux0001_13_f6_6
    SLICE_X21Y37.F2      net (fanout=1)        0.427   XLXI_14/Mmux_chunk_mux0001_13_f67
    SLICE_X21Y37.X       Tif5x                 1.025   XLXI_14/Mmux_chunk_mux0001_9_f53
                                                       XLXI_14/Mmux_chunk_mux0001_9_f5_2_G
                                                       XLXI_14/Mmux_chunk_mux0001_9_f5_2
    SLICE_X22Y53.G3      net (fanout=1)        0.932   XLXI_14/Mmux_chunk_mux0001_9_f53
    SLICE_X22Y53.Y       Tilo                  0.759   N1140
                                                       XLXI_14/chunk_mux0001<3>_inv1_F_SW0
    SLICE_X35Y52.G4      net (fanout=1)        0.677   N1138
    SLICE_X35Y52.CLK     Tgck                  1.158   XLXI_14/chunk<3>
                                                       XLXI_14/chunk_mux0001<3>_inv1_F
                                                       XLXI_14/chunk_mux0001<3>_inv1
                                                       XLXI_14/chunk_3
    -------------------------------------------------  ---------------------------
    Total                                     15.467ns (7.151ns logic, 8.316ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/state_FSM_FFd1 (FF)
  Destination:          XLXI_14/chunk_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.193ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_14/state_FSM_FFd1 to XLXI_14/chunk_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y75.YQ      Tcko                  0.587   XLXI_14/state_FSM_FFd2
                                                       XLXI_14/state_FSM_FFd1
    SLICE_X27Y37.G4      net (fanout=401)      2.626   XLXI_14/state_FSM_FFd1
    SLICE_X27Y37.Y       Tilo                  0.704   XLXI_14/tmpBitmap<17><27>38
                                                       XLXI_14/lineNumber<1>2221
    SLICE_X18Y51.F1      net (fanout=33)       1.936   N168
    SLICE_X18Y51.X       Tilo                  0.759   XLXI_14/tmpBitmap_19_mux0000<27>11
                                                       XLXI_14/tmpBitmap_19_mux0000<27>11
    SLICE_X20Y49.F4      net (fanout=1)        0.639   XLXI_14/tmpBitmap_19_mux0000<27>11
    SLICE_X20Y49.X       Tilo                  0.759   XLXI_14/tmpBitmap<19><27>
                                                       XLXI_14/tmpBitmap_19_mux0000<27>40
    SLICE_X19Y37.F1      net (fanout=1)        0.809   XLXI_14/tmpBitmap<19><27>
    SLICE_X19Y37.F5      Tif5                  0.875   XLXI_14/Mmux_chunk_mux0001_15_f513
                                                       XLXI_14/Mmux_chunk_mux0001_1629
                                                       XLXI_14/Mmux_chunk_mux0001_15_f5_12
    SLICE_X19Y36.FXINB   net (fanout=1)        0.000   XLXI_14/Mmux_chunk_mux0001_15_f513
    SLICE_X19Y36.Y       Tif6y                 0.521   XLXI_14/Mmux_chunk_mux0001_13_f67
                                                       XLXI_14/Mmux_chunk_mux0001_13_f6_6
    SLICE_X21Y37.F2      net (fanout=1)        0.427   XLXI_14/Mmux_chunk_mux0001_13_f67
    SLICE_X21Y37.X       Tif5x                 1.025   XLXI_14/Mmux_chunk_mux0001_9_f53
                                                       XLXI_14/Mmux_chunk_mux0001_9_f5_2_G
                                                       XLXI_14/Mmux_chunk_mux0001_9_f5_2
    SLICE_X22Y53.G3      net (fanout=1)        0.932   XLXI_14/Mmux_chunk_mux0001_9_f53
    SLICE_X22Y53.Y       Tilo                  0.759   N1140
                                                       XLXI_14/chunk_mux0001<3>_inv1_F_SW0
    SLICE_X35Y52.G4      net (fanout=1)        0.677   N1138
    SLICE_X35Y52.CLK     Tgck                  1.158   XLXI_14/chunk<3>
                                                       XLXI_14/chunk_mux0001<3>_inv1_F
                                                       XLXI_14/chunk_mux0001<3>_inv1
                                                       XLXI_14/chunk_3
    -------------------------------------------------  ---------------------------
    Total                                     15.193ns (7.147ns logic, 8.046ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_14/chunk_4 (SLICE_X37Y53.G1), 1107 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/Second_digit_1 (FF)
  Destination:          XLXI_14/chunk_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.509ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/Second_digit_1 to XLXI_14/chunk_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y49.XQ      Tcko                  0.591   XLXI_10/Second_digit<1>
                                                       XLXI_10/Second_digit_1
    SLICE_X32Y43.G1      net (fanout=123)      2.303   XLXI_10/Second_digit<1>
    SLICE_X32Y43.Y       Tilo                  0.759   N4211
                                                       XLXI_14/Mrom_Second_number_rom0000158321
    SLICE_X26Y42.G4      net (fanout=5)        1.049   XLXI_14/Mrom_Second_number_rom00001199
    SLICE_X26Y42.X       Tif5x                 1.152   XLXI_14/tmpBitmap<10><31>
                                                       XLXI_14/tmpBitmap<10><31>31_F
                                                       XLXI_14/tmpBitmap<10><31>31
    SLICE_X12Y51.G4      net (fanout=20)       2.307   XLXI_14/tmpBitmap<10><31>
    SLICE_X12Y51.X       Tif5x                 1.152   N2421
                                                       XLXI_14/Mmux_chunk_mux0001_19_f5_41_SW1_F
                                                       XLXI_14/Mmux_chunk_mux0001_19_f5_41_SW1
    SLICE_X19Y50.F1      net (fanout=1)        0.738   N2421
    SLICE_X19Y50.X       Tilo                  0.704   XLXI_14/lineNumber<2>43
                                                       XLXI_14/lineNumber<2>421
    SLICE_X18Y52.G1      net (fanout=1)        0.411   XLXI_14/lineNumber<2>43
    SLICE_X18Y52.X       Tif5x                 1.152   XLXI_14/Mmux_chunk_mux0001_10_f53
                                                       XLXI_14/Mmux_chunk_mux0001_10_f5_2_F
                                                       XLXI_14/Mmux_chunk_mux0001_10_f5_2
    SLICE_X22Y53.F1      net (fanout=1)        0.405   XLXI_14/Mmux_chunk_mux0001_10_f53
    SLICE_X22Y53.X       Tilo                  0.759   N1140
                                                       XLXI_14/chunk_mux0001<4>_inv1_F_SW0
    SLICE_X37Y53.G1      net (fanout=1)        0.869   N1140
    SLICE_X37Y53.CLK     Tgck                  1.158   XLXI_14/chunk<4>
                                                       XLXI_14/chunk_mux0001<4>_inv1_F
                                                       XLXI_14/chunk_mux0001<4>_inv1
                                                       XLXI_14/chunk_4
    -------------------------------------------------  ---------------------------
    Total                                     15.509ns (7.427ns logic, 8.082ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/Second_digit_1 (FF)
  Destination:          XLXI_14/chunk_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.444ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/Second_digit_1 to XLXI_14/chunk_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y49.XQ      Tcko                  0.591   XLXI_10/Second_digit<1>
                                                       XLXI_10/Second_digit_1
    SLICE_X32Y43.G1      net (fanout=123)      2.303   XLXI_10/Second_digit<1>
    SLICE_X32Y43.Y       Tilo                  0.759   N4211
                                                       XLXI_14/Mrom_Second_number_rom0000158321
    SLICE_X26Y42.G4      net (fanout=5)        1.049   XLXI_14/Mrom_Second_number_rom00001199
    SLICE_X26Y42.X       Tif5x                 1.152   XLXI_14/tmpBitmap<10><31>
                                                       XLXI_14/tmpBitmap<10><31>31_F
                                                       XLXI_14/tmpBitmap<10><31>31
    SLICE_X12Y51.F4      net (fanout=20)       2.242   XLXI_14/tmpBitmap<10><31>
    SLICE_X12Y51.X       Tif5x                 1.152   N2421
                                                       XLXI_14/Mmux_chunk_mux0001_19_f5_41_SW1_G
                                                       XLXI_14/Mmux_chunk_mux0001_19_f5_41_SW1
    SLICE_X19Y50.F1      net (fanout=1)        0.738   N2421
    SLICE_X19Y50.X       Tilo                  0.704   XLXI_14/lineNumber<2>43
                                                       XLXI_14/lineNumber<2>421
    SLICE_X18Y52.G1      net (fanout=1)        0.411   XLXI_14/lineNumber<2>43
    SLICE_X18Y52.X       Tif5x                 1.152   XLXI_14/Mmux_chunk_mux0001_10_f53
                                                       XLXI_14/Mmux_chunk_mux0001_10_f5_2_F
                                                       XLXI_14/Mmux_chunk_mux0001_10_f5_2
    SLICE_X22Y53.F1      net (fanout=1)        0.405   XLXI_14/Mmux_chunk_mux0001_10_f53
    SLICE_X22Y53.X       Tilo                  0.759   N1140
                                                       XLXI_14/chunk_mux0001<4>_inv1_F_SW0
    SLICE_X37Y53.G1      net (fanout=1)        0.869   N1140
    SLICE_X37Y53.CLK     Tgck                  1.158   XLXI_14/chunk<4>
                                                       XLXI_14/chunk_mux0001<4>_inv1_F
                                                       XLXI_14/chunk_mux0001<4>_inv1
                                                       XLXI_14/chunk_4
    -------------------------------------------------  ---------------------------
    Total                                     15.444ns (7.427ns logic, 8.017ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/Second_digit_1 (FF)
  Destination:          XLXI_14/chunk_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.419ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/Second_digit_1 to XLXI_14/chunk_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y49.XQ      Tcko                  0.591   XLXI_10/Second_digit<1>
                                                       XLXI_10/Second_digit_1
    SLICE_X32Y43.G1      net (fanout=123)      2.303   XLXI_10/Second_digit<1>
    SLICE_X32Y43.Y       Tilo                  0.759   N4211
                                                       XLXI_14/Mrom_Second_number_rom0000158321
    SLICE_X26Y42.G4      net (fanout=5)        1.049   XLXI_14/Mrom_Second_number_rom00001199
    SLICE_X26Y42.X       Tif5x                 1.152   XLXI_14/tmpBitmap<10><31>
                                                       XLXI_14/tmpBitmap<10><31>31_F
                                                       XLXI_14/tmpBitmap<10><31>31
    SLICE_X13Y50.G1      net (fanout=20)       2.416   XLXI_14/tmpBitmap<10><31>
    SLICE_X13Y50.X       Tif5x                 1.025   N2411
                                                       XLXI_14/Mmux_chunk_mux0001_19_f5_41_SW0_F
                                                       XLXI_14/Mmux_chunk_mux0001_19_f5_41_SW0
    SLICE_X19Y50.F2      net (fanout=1)        0.666   N2411
    SLICE_X19Y50.X       Tilo                  0.704   XLXI_14/lineNumber<2>43
                                                       XLXI_14/lineNumber<2>421
    SLICE_X18Y52.G1      net (fanout=1)        0.411   XLXI_14/lineNumber<2>43
    SLICE_X18Y52.X       Tif5x                 1.152   XLXI_14/Mmux_chunk_mux0001_10_f53
                                                       XLXI_14/Mmux_chunk_mux0001_10_f5_2_F
                                                       XLXI_14/Mmux_chunk_mux0001_10_f5_2
    SLICE_X22Y53.F1      net (fanout=1)        0.405   XLXI_14/Mmux_chunk_mux0001_10_f53
    SLICE_X22Y53.X       Tilo                  0.759   N1140
                                                       XLXI_14/chunk_mux0001<4>_inv1_F_SW0
    SLICE_X37Y53.G1      net (fanout=1)        0.869   N1140
    SLICE_X37Y53.CLK     Tgck                  1.158   XLXI_14/chunk<4>
                                                       XLXI_14/chunk_mux0001<4>_inv1_F
                                                       XLXI_14/chunk_mux0001<4>_inv1
                                                       XLXI_14/chunk_4
    -------------------------------------------------  ---------------------------
    Total                                     15.419ns (7.300ns logic, 8.119ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_7/i_FIFO_Mram_RAM4.SLICEM_F (SLICE_X46Y52.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/i_FIFO_addrWr_3 (FF)
  Destination:          XLXI_7/i_FIFO_Mram_RAM4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.978ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.026 - 0.020)
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/i_FIFO_addrWr_3 to XLXI_7/i_FIFO_Mram_RAM4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y53.XQ      Tcko                  0.473   XLXI_7/i_FIFO_addrWr<3>
                                                       XLXI_7/i_FIFO_addrWr_3
    SLICE_X46Y52.G4      net (fanout=10)       0.504   XLXI_7/i_FIFO_addrWr<3>
    SLICE_X46Y52.CLK     Tah         (-Th)    -0.001   XLXI_7/NlwRenamedSig_OI_FIFO_DO<3>
                                                       XLXI_7/i_FIFO_Mram_RAM4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.978ns (0.474ns logic, 0.504ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/i_FIFO_Mram_RAM4.SLICEM_G (SLICE_X46Y52.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/i_FIFO_addrWr_3 (FF)
  Destination:          XLXI_7/i_FIFO_Mram_RAM4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.978ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.026 - 0.020)
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/i_FIFO_addrWr_3 to XLXI_7/i_FIFO_Mram_RAM4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y53.XQ      Tcko                  0.473   XLXI_7/i_FIFO_addrWr<3>
                                                       XLXI_7/i_FIFO_addrWr_3
    SLICE_X46Y52.G4      net (fanout=10)       0.504   XLXI_7/i_FIFO_addrWr<3>
    SLICE_X46Y52.CLK     Tah         (-Th)    -0.001   XLXI_7/NlwRenamedSig_OI_FIFO_DO<3>
                                                       XLXI_7/i_FIFO_Mram_RAM4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.978ns (0.474ns logic, 0.504ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/i_FIFO_Mram_RAM5.SLICEM_F (SLICE_X46Y53.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/i_FIFO_addrWr_3 (FF)
  Destination:          XLXI_7/i_FIFO_Mram_RAM5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.978ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.026 - 0.020)
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/i_FIFO_addrWr_3 to XLXI_7/i_FIFO_Mram_RAM5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y53.XQ      Tcko                  0.473   XLXI_7/i_FIFO_addrWr<3>
                                                       XLXI_7/i_FIFO_addrWr_3
    SLICE_X46Y53.G4      net (fanout=10)       0.504   XLXI_7/i_FIFO_addrWr<3>
    SLICE_X46Y53.CLK     Tah         (-Th)    -0.001   XLXI_7/NlwRenamedSig_OI_FIFO_DO<4>
                                                       XLXI_7/i_FIFO_Mram_RAM5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.978ns (0.474ns logic, 0.504ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_14/chunk<0>/CLK
  Logical resource: XLXI_14/chunk_0/CK
  Location pin: SLICE_X36Y46.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_14/chunk<0>/CLK
  Logical resource: XLXI_14/chunk_0/CK
  Location pin: SLICE_X36Y46.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_14/chunk<0>/CLK
  Logical resource: XLXI_14/chunk_0/CK
  Location pin: SLICE_X36Y46.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   16.122|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35970 paths, 0 nets, and 7980 connections

Design statistics:
   Minimum period:  16.122ns{1}   (Maximum frequency:  62.027MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 20 11:51:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 135 MB



