open_project design_1_v_gamma_lut_0_0
set_top v_gamma_lut
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/v_gamma_lut_config.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/v_gamma_lut.cpp
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/v_gamma_lut.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls_video.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls_opencv.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_axi_io.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_arithm.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_core.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_fast.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_haar.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_harris.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_histogram.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_hough.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_imgbase.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_imgproc.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_io.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_mem.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_stereobm.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_types.h
add_files -cflags " -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls -I e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src " e:/XilinxPrj/AXU5EVB/2020/23_an5641_mipi_dp/vivado/mipi_dp.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/src/hls/hls_video_undistort.h

open_solution "prj"
set_part {xazu5ev-sfvc784-1-i}
create_clock -period 6.750 -name ap_clk


config_interface -input_reg_mode both -output_reg_mode both
config_array_partition -throughput_driven


config_rtl -prefix design_1_v_gamma_lut_0_0_
csynth_design
export_design -format ip_catalog -vendor xilinx.com -library ip -version 1.0
exit
