{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574165925312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574165925326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 15:18:45 2019 " "Processing started: Tue Nov 19 15:18:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574165925326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165925326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cam_proj -c cam_proj_DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off cam_proj -c cam_proj_DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165925326 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1574165925694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(166) " "Verilog HDL warning at sdram_controller.v(166): extended using \"x\" or \"z\"" {  } { { "../code/synt/sdram_controller.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574165935928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../code/synt/sdram_controller.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341_spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341_spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tft_ili9341_spi " "Found entity 1: tft_ili9341_spi" {  } { { "../code/lcd/tft_ili9341_spi.sv" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341_spi.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tft_ili9341 " "Found entity 1: tft_ili9341" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935933 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hellosoc_top.sv(55) " "Verilog HDL information at hellosoc_top.sv(55): always construct contains both blocking and non-blocking assignments" {  } { { "../code/lcd/hellosoc_top.sv" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574165935934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hellosoc_top " "Found entity 1: hellosoc_top" {  } { { "../code/lcd/hellosoc_top.sv" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/SCCB_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/SCCB_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCCB_interface " "Found entity 1: SCCB_interface" {  } { { "../code/synt/cam_config/SCCB_interface.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/SCCB_interface.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config_rom " "Found entity 1: OV7670_config_rom" {  } { { "../code/synt/cam_config/OV7670_config_rom.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config_rom.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config " "Found entity 1: OV7670_config" {  } { { "../code/synt/cam_config/OV7670_config.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/OV7670_config.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_read " "Found entity 1: camera_read" {  } { { "../code/synt/cam_config/camera_read.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_read.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_configure " "Found entity 1: camera_configure" {  } { { "../code/synt/cam_config/camera_configure.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cam_wrp.v(56) " "Verilog HDL information at cam_wrp.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "../code/synt/cam_wrp.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574165935939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_wrp " "Found entity 1: cam_wrp" {  } { { "../code/synt/cam_wrp.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935939 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cam_proj_top.v(233) " "Verilog HDL information at cam_proj_top.v(233): always construct contains both blocking and non-blocking assignments" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 233 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574165935939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_proj_top " "Found entity 1: cam_proj_top" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1024x16 " "Found entity 1: fifo_1024x16" {  } { { "../code/synt/fifo_1024x16.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_for_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_for_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_for_disp " "Found entity 1: pll_for_disp" {  } { { "pll_for_disp.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_big.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_big.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_big " "Found entity 1: fifo_big" {  } { { "fifo_big.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/fifo_big.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_v2 " "Found entity 1: pre_v2" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESULT result TOP.v(24) " "Verilog HDL Declaration information at TOP.v(24): object \"RESULT\" differs only in case from object \"result\" in the same scope" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574165935946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" { { "Info" "ISGN_ENTITY_NAME" "1 result " "Found entity 1: result" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorywork " "Found entity 1: memorywork" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../code/neuroset/RAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" { { "Info" "ISGN_ENTITY_NAME" "1 maxp " "Found entity 1: maxp" {  } { { "../code/neuroset/maxpooling.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" { { "Info" "ISGN_ENTITY_NAME" "1 dense " "Found entity 1: dense" {  } { { "../code/neuroset/dense.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/database.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/database.v" { { "Info" "ISGN_ENTITY_NAME" "1 database " "Found entity 1: database" {  } { { "../code/neuroset/database.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/database.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_TOP " "Found entity 1: conv_TOP" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "../code/neuroset/conv.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" { { "Info" "ISGN_ENTITY_NAME" "1 border " "Found entity 1: border" {  } { { "../code/neuroset/border.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 addressRAM " "Found entity 1: addressRAM" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165935965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165935965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cam_proj_top " "Elaborating entity \"cam_proj_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574165936093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cam_proj_top.v(153) " "Verilog HDL assignment warning at cam_proj_top.v(153): truncated value with size 32 to match size of target (24)" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165936095 "|cam_proj_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_for_sdram_0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll_for_sdram_0\"" {  } { { "../top/cam_proj_top.v" "pll_for_sdram_0" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_for_sdram_0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_for_sdram_0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_for_sdram_0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_for_sdram_0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_for_sdram_0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_for_sdram_0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936148 ""}  } { { "pll.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574165936148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_for_disp pll_for_disp:pll2 " "Elaborating entity \"pll_for_disp\" for hierarchy \"pll_for_disp:pll2\"" {  } { { "../top/cam_proj_top.v" "pll2" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_for_disp:pll2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_for_disp:pll2\|altpll:altpll_component\"" {  } { { "pll_for_disp.v" "altpll_component" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_for_disp:pll2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_for_disp:pll2\|altpll:altpll_component\"" {  } { { "pll_for_disp.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_for_disp:pll2\|altpll:altpll_component " "Instantiated megafunction \"pll_for_disp:pll2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 143 " "Parameter \"clk0_multiply_by\" = \"143\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_for_disp " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_for_disp\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936210 ""}  } { { "pll_for_disp.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574165936210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_for_disp_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_for_disp_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_for_disp_altpll " "Found entity 1: pll_for_disp_altpll" {  } { { "db/pll_for_disp_altpll.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_for_disp_altpll pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated " "Elaborating entity \"pll_for_disp_altpll\" for hierarchy \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_wrp cam_wrp:cam_wrp_0 " "Elaborating entity \"cam_wrp\" for hierarchy \"cam_wrp:cam_wrp_0\"" {  } { { "../top/cam_proj_top.v" "cam_wrp_0" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936250 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_enable_fifo cam_wrp.v(54) " "Verilog HDL or VHDL warning at cam_wrp.v(54): object \"wr_enable_fifo\" assigned a value but never read" {  } { { "../code/synt/cam_wrp.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574165936251 "|cam_proj_top|cam_wrp:cam_wrp_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1024x16 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo " "Elaborating entity \"fifo_1024x16\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\"" {  } { { "../code/synt/cam_wrp.v" "input_fifo" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\"" {  } { { "../code/synt/fifo_1024x16.v" "dcfifo_component" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\"" {  } { { "../code/synt/fifo_1024x16.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936488 ""}  } { { "../code/synt/fifo_1024x16.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/fifo_1024x16.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574165936488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_97u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_97u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_97u1 " "Found entity 1: dcfifo_97u1" {  } { { "db/dcfifo_97u1.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_97u1 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated " "Elaborating entity \"dcfifo_97u1\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_rab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rab " "Found entity 1: a_gray2bin_rab" {  } { { "db/a_gray2bin_rab.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_gray2bin_rab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rab cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|a_gray2bin_rab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_rab\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|a_gray2bin_rab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_97u1.tdf" "rdptr_g_gray2bin" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_graycounter_qv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_97u1.tdf" "rdptr_g1p" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/a_graycounter_mdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_97u1.tdf" "wrptr_g1p" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8d1 " "Found entity 1: altsyncram_s8d1" {  } { { "db/altsyncram_s8d1.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_s8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8d1 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|altsyncram_s8d1:fifo_ram " "Elaborating entity \"altsyncram_s8d1\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|altsyncram_s8d1:fifo_ram\"" {  } { { "db/dcfifo_97u1.tdf" "fifo_ram" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_97u1.tdf" "rs_brp" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5e8 " "Found entity 1: alt_synch_pipe_5e8" {  } { { "db/alt_synch_pipe_5e8.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_5e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5e8 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|alt_synch_pipe_5e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_5e8\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|alt_synch_pipe_5e8:rs_dgwp\"" {  } { { "db/dcfifo_97u1.tdf" "rs_dgwp" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|alt_synch_pipe_5e8:rs_dgwp\|dffpipe_0f9:dffpipe12 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|alt_synch_pipe_5e8:rs_dgwp\|dffpipe_0f9:dffpipe12\"" {  } { { "db/alt_synch_pipe_5e8.tdf" "dffpipe12" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_5e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_6e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_6e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_6e8 " "Found entity 1: alt_synch_pipe_6e8" {  } { { "db/alt_synch_pipe_6e8.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_6e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_6e8 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|alt_synch_pipe_6e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_6e8\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|alt_synch_pipe_6e8:ws_dgrp\"" {  } { { "db/dcfifo_97u1.tdf" "ws_dgrp" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|alt_synch_pipe_6e8:ws_dgrp\|dffpipe_1f9:dffpipe14 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|alt_synch_pipe_6e8:ws_dgrp\|dffpipe_1f9:dffpipe14\"" {  } { { "db/alt_synch_pipe_6e8.tdf" "dffpipe14" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_6e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/cmpr_vu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_97u1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_97u1.tdf" "rdempty_eq_comp1_msb" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165936768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165936768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_97u1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_97u1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_97u1.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hellosoc_top hellosoc_top:TFT " "Elaborating entity \"hellosoc_top\" for hierarchy \"hellosoc_top:TFT\"" {  } { { "../top/cam_proj_top.v" "TFT" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_big hellosoc_top:TFT\|fifo_big:fifo_tft " "Elaborating entity \"fifo_big\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\"" {  } { { "../code/lcd/hellosoc_top.sv" "fifo_tft" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\"" {  } { { "fifo_big.v" "dcfifo_component" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/fifo_big.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\"" {  } { { "fifo_big.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/fifo_big.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165936994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component " "Instantiated megafunction \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165936995 ""}  } { { "fifo_big.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/fifo_big.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574165936995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_45s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_45s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_45s1 " "Found entity 1: dcfifo_45s1" {  } { { "db/dcfifo_45s1.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_45s1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165937030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_45s1 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_45s1:auto_generated " "Elaborating entity \"dcfifo_45s1\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_45s1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7e8 " "Found entity 1: alt_synch_pipe_7e8" {  } { { "db/alt_synch_pipe_7e8.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_7e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165937040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7e8 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_45s1:auto_generated\|alt_synch_pipe_7e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7e8\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_45s1:auto_generated\|alt_synch_pipe_7e8:rs_dgwp\"" {  } { { "db/dcfifo_45s1.tdf" "rs_dgwp" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_45s1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_2f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165937044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_45s1:auto_generated\|alt_synch_pipe_7e8:rs_dgwp\|dffpipe_2f9:dffpipe5 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_45s1:auto_generated\|alt_synch_pipe_7e8:rs_dgwp\|dffpipe_2f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_7e8.tdf" "dffpipe5" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_7e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8e8 " "Found entity 1: alt_synch_pipe_8e8" {  } { { "db/alt_synch_pipe_8e8.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_8e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165937050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8e8 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_45s1:auto_generated\|alt_synch_pipe_8e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8e8\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_45s1:auto_generated\|alt_synch_pipe_8e8:ws_dgrp\"" {  } { { "db/dcfifo_45s1.tdf" "ws_dgrp" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dcfifo_45s1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/dffpipe_3f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165937054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_45s1:auto_generated\|alt_synch_pipe_8e8:ws_dgrp\|dffpipe_3f9:dffpipe7 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_45s1:auto_generated\|alt_synch_pipe_8e8:ws_dgrp\|dffpipe_3f9:dffpipe7\"" {  } { { "db/alt_synch_pipe_8e8.tdf" "dffpipe7" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/alt_synch_pipe_8e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ili9341 hellosoc_top:TFT\|tft_ili9341:tft " "Elaborating entity \"tft_ili9341\" for hierarchy \"hellosoc_top:TFT\|tft_ili9341:tft\"" {  } { { "../code/lcd/hellosoc_top.sv" "tft" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937064 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tft_ili9341.sv(80) " "Verilog HDL Case Statement information at tft_ili9341.sv(80): all case item expressions in this case statement are onehot" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574165937065 "|cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.data_a 0 tft_ili9341.sv(63) " "Net \"INIT_SEQ.data_a\" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574165937065 "|cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.waddr_a 0 tft_ili9341.sv(63) " "Net \"INIT_SEQ.waddr_a\" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574165937065 "|cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.we_a 0 tft_ili9341.sv(63) " "Net \"INIT_SEQ.we_a\" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574165937065 "|cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ili9341_spi hellosoc_top:TFT\|tft_ili9341:tft\|tft_ili9341_spi:spi " "Elaborating entity \"tft_ili9341_spi\" for hierarchy \"hellosoc_top:TFT\|tft_ili9341:tft\|tft_ili9341_spi:spi\"" {  } { { "../code/lcd/tft_ili9341.sv" "spi" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:SDRAM " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:SDRAM\"" {  } { { "../top/cam_proj_top.v" "SDRAM" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_v2 pre_v2:grayscale " "Elaborating entity \"pre_v2\" for hierarchy \"pre_v2:grayscale\"" {  } { { "../top/cam_proj_top.v" "grayscale" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(109) " "Verilog HDL assignment warning at grayscale.v(109): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937075 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(110) " "Verilog HDL assignment warning at grayscale.v(110): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937075 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(111) " "Verilog HDL assignment warning at grayscale.v(111): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937075 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(112) " "Verilog HDL assignment warning at grayscale.v(112): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937075 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(113) " "Verilog HDL assignment warning at grayscale.v(113): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937075 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(114) " "Verilog HDL assignment warning at grayscale.v(114): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937075 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(115) " "Verilog HDL assignment warning at grayscale.v(115): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937075 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(116) " "Verilog HDL assignment warning at grayscale.v(116): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937075 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(117) " "Verilog HDL assignment warning at grayscale.v(117): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937075 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(118) " "Verilog HDL assignment warning at grayscale.v(118): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937075 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(119) " "Verilog HDL assignment warning at grayscale.v(119): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937075 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(120) " "Verilog HDL assignment warning at grayscale.v(120): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(121) " "Verilog HDL assignment warning at grayscale.v(121): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(122) " "Verilog HDL assignment warning at grayscale.v(122): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(123) " "Verilog HDL assignment warning at grayscale.v(123): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(124) " "Verilog HDL assignment warning at grayscale.v(124): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(125) " "Verilog HDL assignment warning at grayscale.v(125): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(126) " "Verilog HDL assignment warning at grayscale.v(126): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(127) " "Verilog HDL assignment warning at grayscale.v(127): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(128) " "Verilog HDL assignment warning at grayscale.v(128): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(129) " "Verilog HDL assignment warning at grayscale.v(129): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(130) " "Verilog HDL assignment warning at grayscale.v(130): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(131) " "Verilog HDL assignment warning at grayscale.v(131): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(132) " "Verilog HDL assignment warning at grayscale.v(132): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(133) " "Verilog HDL assignment warning at grayscale.v(133): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(134) " "Verilog HDL assignment warning at grayscale.v(134): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(135) " "Verilog HDL assignment warning at grayscale.v(135): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(136) " "Verilog HDL assignment warning at grayscale.v(136): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 grayscale.v(167) " "Verilog HDL assignment warning at grayscale.v(167): truncated value with size 32 to match size of target (18)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(172) " "Verilog HDL assignment warning at grayscale.v(172): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(176) " "Verilog HDL assignment warning at grayscale.v(176): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(180) " "Verilog HDL assignment warning at grayscale.v(180): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(184) " "Verilog HDL assignment warning at grayscale.v(184): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(188) " "Verilog HDL assignment warning at grayscale.v(188): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(192) " "Verilog HDL assignment warning at grayscale.v(192): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(196) " "Verilog HDL assignment warning at grayscale.v(196): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(200) " "Verilog HDL assignment warning at grayscale.v(200): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(204) " "Verilog HDL assignment warning at grayscale.v(204): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(208) " "Verilog HDL assignment warning at grayscale.v(208): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(212) " "Verilog HDL assignment warning at grayscale.v(212): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(216) " "Verilog HDL assignment warning at grayscale.v(216): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(220) " "Verilog HDL assignment warning at grayscale.v(220): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937076 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(224) " "Verilog HDL assignment warning at grayscale.v(224): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(228) " "Verilog HDL assignment warning at grayscale.v(228): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(232) " "Verilog HDL assignment warning at grayscale.v(232): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(236) " "Verilog HDL assignment warning at grayscale.v(236): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(240) " "Verilog HDL assignment warning at grayscale.v(240): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(244) " "Verilog HDL assignment warning at grayscale.v(244): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(248) " "Verilog HDL assignment warning at grayscale.v(248): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(252) " "Verilog HDL assignment warning at grayscale.v(252): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(256) " "Verilog HDL assignment warning at grayscale.v(256): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(260) " "Verilog HDL assignment warning at grayscale.v(260): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(264) " "Verilog HDL assignment warning at grayscale.v(264): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(268) " "Verilog HDL assignment warning at grayscale.v(268): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(272) " "Verilog HDL assignment warning at grayscale.v(272): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(276) " "Verilog HDL assignment warning at grayscale.v(276): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(280) " "Verilog HDL assignment warning at grayscale.v(280): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(375) " "Verilog HDL assignment warning at grayscale.v(375): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(376) " "Verilog HDL assignment warning at grayscale.v(376): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(377) " "Verilog HDL assignment warning at grayscale.v(377): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(378) " "Verilog HDL assignment warning at grayscale.v(378): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(379) " "Verilog HDL assignment warning at grayscale.v(379): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(380) " "Verilog HDL assignment warning at grayscale.v(380): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(381) " "Verilog HDL assignment warning at grayscale.v(381): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(382) " "Verilog HDL assignment warning at grayscale.v(382): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(383) " "Verilog HDL assignment warning at grayscale.v(383): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(384) " "Verilog HDL assignment warning at grayscale.v(384): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(385) " "Verilog HDL assignment warning at grayscale.v(385): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(386) " "Verilog HDL assignment warning at grayscale.v(386): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(387) " "Verilog HDL assignment warning at grayscale.v(387): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(388) " "Verilog HDL assignment warning at grayscale.v(388): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(389) " "Verilog HDL assignment warning at grayscale.v(389): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(390) " "Verilog HDL assignment warning at grayscale.v(390): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(391) " "Verilog HDL assignment warning at grayscale.v(391): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937077 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(392) " "Verilog HDL assignment warning at grayscale.v(392): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(393) " "Verilog HDL assignment warning at grayscale.v(393): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(394) " "Verilog HDL assignment warning at grayscale.v(394): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(395) " "Verilog HDL assignment warning at grayscale.v(395): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(396) " "Verilog HDL assignment warning at grayscale.v(396): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(397) " "Verilog HDL assignment warning at grayscale.v(397): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(398) " "Verilog HDL assignment warning at grayscale.v(398): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(399) " "Verilog HDL assignment warning at grayscale.v(399): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(400) " "Verilog HDL assignment warning at grayscale.v(400): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(401) " "Verilog HDL assignment warning at grayscale.v(401): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(402) " "Verilog HDL assignment warning at grayscale.v(402): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(409) " "Verilog HDL assignment warning at grayscale.v(409): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(410) " "Verilog HDL assignment warning at grayscale.v(410): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(411) " "Verilog HDL assignment warning at grayscale.v(411): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(412) " "Verilog HDL assignment warning at grayscale.v(412): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(413) " "Verilog HDL assignment warning at grayscale.v(413): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(414) " "Verilog HDL assignment warning at grayscale.v(414): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(415) " "Verilog HDL assignment warning at grayscale.v(415): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(416) " "Verilog HDL assignment warning at grayscale.v(416): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(417) " "Verilog HDL assignment warning at grayscale.v(417): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(418) " "Verilog HDL assignment warning at grayscale.v(418): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(419) " "Verilog HDL assignment warning at grayscale.v(419): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(420) " "Verilog HDL assignment warning at grayscale.v(420): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(421) " "Verilog HDL assignment warning at grayscale.v(421): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(422) " "Verilog HDL assignment warning at grayscale.v(422): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(423) " "Verilog HDL assignment warning at grayscale.v(423): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(424) " "Verilog HDL assignment warning at grayscale.v(424): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(425) " "Verilog HDL assignment warning at grayscale.v(425): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(426) " "Verilog HDL assignment warning at grayscale.v(426): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(427) " "Verilog HDL assignment warning at grayscale.v(427): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(428) " "Verilog HDL assignment warning at grayscale.v(428): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(429) " "Verilog HDL assignment warning at grayscale.v(429): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937078 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(430) " "Verilog HDL assignment warning at grayscale.v(430): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(431) " "Verilog HDL assignment warning at grayscale.v(431): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(432) " "Verilog HDL assignment warning at grayscale.v(432): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(433) " "Verilog HDL assignment warning at grayscale.v(433): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(434) " "Verilog HDL assignment warning at grayscale.v(434): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(435) " "Verilog HDL assignment warning at grayscale.v(435): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(436) " "Verilog HDL assignment warning at grayscale.v(436): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(446) " "Verilog HDL assignment warning at grayscale.v(446): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(447) " "Verilog HDL assignment warning at grayscale.v(447): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(448) " "Verilog HDL assignment warning at grayscale.v(448): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(449) " "Verilog HDL assignment warning at grayscale.v(449): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(450) " "Verilog HDL assignment warning at grayscale.v(450): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(451) " "Verilog HDL assignment warning at grayscale.v(451): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(452) " "Verilog HDL assignment warning at grayscale.v(452): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(453) " "Verilog HDL assignment warning at grayscale.v(453): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(454) " "Verilog HDL assignment warning at grayscale.v(454): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(455) " "Verilog HDL assignment warning at grayscale.v(455): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(456) " "Verilog HDL assignment warning at grayscale.v(456): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(457) " "Verilog HDL assignment warning at grayscale.v(457): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(458) " "Verilog HDL assignment warning at grayscale.v(458): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(459) " "Verilog HDL assignment warning at grayscale.v(459): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(460) " "Verilog HDL assignment warning at grayscale.v(460): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(461) " "Verilog HDL assignment warning at grayscale.v(461): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(462) " "Verilog HDL assignment warning at grayscale.v(462): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(463) " "Verilog HDL assignment warning at grayscale.v(463): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(464) " "Verilog HDL assignment warning at grayscale.v(464): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(465) " "Verilog HDL assignment warning at grayscale.v(465): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(466) " "Verilog HDL assignment warning at grayscale.v(466): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(467) " "Verilog HDL assignment warning at grayscale.v(467): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(468) " "Verilog HDL assignment warning at grayscale.v(468): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(469) " "Verilog HDL assignment warning at grayscale.v(469): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(470) " "Verilog HDL assignment warning at grayscale.v(470): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(471) " "Verilog HDL assignment warning at grayscale.v(471): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(472) " "Verilog HDL assignment warning at grayscale.v(472): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937079 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(473) " "Verilog HDL assignment warning at grayscale.v(473): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/gray_28x28/grayscale.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937080 "|cam_proj_top|pre_v2:grayscale"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP TOP:neiroset " "Elaborating entity \"TOP\" for hierarchy \"TOP:neiroset\"" {  } { { "../top/cam_proj_top.v" "neiroset" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TOP.v(151) " "Verilog HDL assignment warning at TOP.v(151): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937086 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(160) " "Verilog HDL assignment warning at TOP.v(160): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937086 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(161) " "Verilog HDL assignment warning at TOP.v(161): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937086 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(171) " "Verilog HDL assignment warning at TOP.v(171): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937086 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(172) " "Verilog HDL assignment warning at TOP.v(172): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937086 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(181) " "Verilog HDL assignment warning at TOP.v(181): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937086 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(182) " "Verilog HDL assignment warning at TOP.v(182): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937086 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(188) " "Verilog HDL assignment warning at TOP.v(188): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(189) " "Verilog HDL assignment warning at TOP.v(189): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(199) " "Verilog HDL assignment warning at TOP.v(199): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(200) " "Verilog HDL assignment warning at TOP.v(200): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(209) " "Verilog HDL assignment warning at TOP.v(209): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(210) " "Verilog HDL assignment warning at TOP.v(210): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(215) " "Verilog HDL assignment warning at TOP.v(215): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(216) " "Verilog HDL assignment warning at TOP.v(216): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(222) " "Verilog HDL assignment warning at TOP.v(222): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(223) " "Verilog HDL assignment warning at TOP.v(223): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(233) " "Verilog HDL assignment warning at TOP.v(233): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(234) " "Verilog HDL assignment warning at TOP.v(234): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(250) " "Verilog HDL assignment warning at TOP.v(250): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(251) " "Verilog HDL assignment warning at TOP.v(251): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(257) " "Verilog HDL assignment warning at TOP.v(257): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TOP.v(266) " "Verilog HDL assignment warning at TOP.v(266): truncated value with size 32 to match size of target (3)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TOP.v(270) " "Verilog HDL assignment warning at TOP.v(270): truncated value with size 32 to match size of target (2)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TOP.v(298) " "Verilog HDL assignment warning at TOP.v(298): truncated value with size 32 to match size of target (2)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TOP.v(302) " "Verilog HDL assignment warning at TOP.v(302): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 TOP.v(313) " "Verilog HDL assignment warning at TOP.v(313): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(314) " "Verilog HDL assignment warning at TOP.v(314): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(315) " "Verilog HDL assignment warning at TOP.v(315): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TOP.v(317) " "Verilog HDL assignment warning at TOP.v(317): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TOP.v(318) " "Verilog HDL assignment warning at TOP.v(318): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(319) " "Verilog HDL assignment warning at TOP.v(319): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TOP.v(320) " "Verilog HDL assignment warning at TOP.v(320): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(321) " "Verilog HDL assignment warning at TOP.v(321): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(322) " "Verilog HDL assignment warning at TOP.v(322): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 TOP.v(323) " "Verilog HDL assignment warning at TOP.v(323): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(327) " "Verilog HDL assignment warning at TOP.v(327): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(328) " "Verilog HDL assignment warning at TOP.v(328): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(329) " "Verilog HDL assignment warning at TOP.v(329): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(330) " "Verilog HDL assignment warning at TOP.v(330): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(331) " "Verilog HDL assignment warning at TOP.v(331): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(332) " "Verilog HDL assignment warning at TOP.v(332): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(333) " "Verilog HDL assignment warning at TOP.v(333): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(334) " "Verilog HDL assignment warning at TOP.v(334): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(335) " "Verilog HDL assignment warning at TOP.v(335): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937087 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(337) " "Verilog HDL assignment warning at TOP.v(337): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937088 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(338) " "Verilog HDL assignment warning at TOP.v(338): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937088 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(339) " "Verilog HDL assignment warning at TOP.v(339): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937088 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(340) " "Verilog HDL assignment warning at TOP.v(340): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937088 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(341) " "Verilog HDL assignment warning at TOP.v(341): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937088 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(342) " "Verilog HDL assignment warning at TOP.v(342): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937088 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(343) " "Verilog HDL assignment warning at TOP.v(343): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937088 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(344) " "Verilog HDL assignment warning at TOP.v(344): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937088 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(345) " "Verilog HDL assignment warning at TOP.v(345): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937088 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TOP.v(350) " "Verilog HDL assignment warning at TOP.v(350): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937088 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TOP.v(357) " "Verilog HDL assignment warning at TOP.v(357): truncated value with size 32 to match size of target (3)" {  } { { "../code/neuroset/TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937088 "|cam_proj_top|TOP:neiroset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "database TOP:neiroset\|database:database " "Elaborating entity \"database\" for hierarchy \"TOP:neiroset\|database:database\"" {  } { { "../code/neuroset/TOP.v" "database" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_TOP TOP:neiroset\|conv_TOP:conv " "Elaborating entity \"conv_TOP\" for hierarchy \"TOP:neiroset\|conv_TOP:conv\"" {  } { { "../code/neuroset/TOP.v" "conv" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 conv_TOP.v(73) " "Verilog HDL assignment warning at conv_TOP.v(73): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937094 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conv_TOP.v(85) " "Verilog HDL assignment warning at conv_TOP.v(85): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937094 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conv_TOP.v(88) " "Verilog HDL assignment warning at conv_TOP.v(88): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937094 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 conv_TOP.v(136) " "Verilog HDL assignment warning at conv_TOP.v(136): truncated value with size 32 to match size of target (12)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937094 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 conv_TOP.v(138) " "Verilog HDL assignment warning at conv_TOP.v(138): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937094 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 conv_TOP.v(146) " "Verilog HDL assignment warning at conv_TOP.v(146): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937095 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 conv_TOP.v(161) " "Verilog HDL assignment warning at conv_TOP.v(161): truncated value with size 32 to match size of target (12)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937095 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conv_TOP.v(174) " "Verilog HDL assignment warning at conv_TOP.v(174): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937095 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conv_TOP.v(177) " "Verilog HDL assignment warning at conv_TOP.v(177): truncated value with size 32 to match size of target (10)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937095 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conv_TOP.v(194) " "Verilog HDL assignment warning at conv_TOP.v(194): truncated value with size 32 to match size of target (10)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937095 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorywork TOP:neiroset\|memorywork:block " "Elaborating entity \"memorywork\" for hierarchy \"TOP:neiroset\|memorywork:block\"" {  } { { "../code/neuroset/TOP.v" "block" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAMtoMEM.v(54) " "Verilog HDL assignment warning at RAMtoMEM.v(54): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937099 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(72) " "Verilog HDL assignment warning at RAMtoMEM.v(72): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937099 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RAMtoMEM.v(76) " "Verilog HDL assignment warning at RAMtoMEM.v(76): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937100 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 9 RAMtoMEM.v(89) " "Verilog HDL assignment warning at RAMtoMEM.v(89): truncated value with size 13 to match size of target (9)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937100 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(90) " "Verilog HDL assignment warning at RAMtoMEM.v(90): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937100 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(91) " "Verilog HDL assignment warning at RAMtoMEM.v(91): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937100 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(102) " "Verilog HDL assignment warning at RAMtoMEM.v(102): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937100 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(105) " "Verilog HDL assignment warning at RAMtoMEM.v(105): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937100 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RAMtoMEM.v(106) " "Verilog HDL assignment warning at RAMtoMEM.v(106): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937100 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RAMtoMEM.v(111) " "Verilog HDL assignment warning at RAMtoMEM.v(111): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937100 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RAMtoMEM.v(121) " "Verilog HDL assignment warning at RAMtoMEM.v(121): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937100 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressRAM TOP:neiroset\|memorywork:block\|addressRAM:inst_1 " "Elaborating entity \"addressRAM\" for hierarchy \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\"" {  } { { "../code/neuroset/RAMtoMEM.v" "inst_1" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(25) " "Verilog HDL assignment warning at addressRAM.v(25): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(29) " "Verilog HDL assignment warning at addressRAM.v(29): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(30) " "Verilog HDL assignment warning at addressRAM.v(30): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(34) " "Verilog HDL assignment warning at addressRAM.v(34): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(35) " "Verilog HDL assignment warning at addressRAM.v(35): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(39) " "Verilog HDL assignment warning at addressRAM.v(39): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(40) " "Verilog HDL assignment warning at addressRAM.v(40): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(44) " "Verilog HDL assignment warning at addressRAM.v(44): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(45) " "Verilog HDL assignment warning at addressRAM.v(45): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(49) " "Verilog HDL assignment warning at addressRAM.v(49): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(50) " "Verilog HDL assignment warning at addressRAM.v(50): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(54) " "Verilog HDL assignment warning at addressRAM.v(54): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(55) " "Verilog HDL assignment warning at addressRAM.v(55): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(59) " "Verilog HDL assignment warning at addressRAM.v(59): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(60) " "Verilog HDL assignment warning at addressRAM.v(60): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "firstaddr addressRAM.v(21) " "Verilog HDL Always Construct warning at addressRAM.v(21): inferring latch(es) for variable \"firstaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastaddr addressRAM.v(21) " "Verilog HDL Always Construct warning at addressRAM.v(21): inferring latch(es) for variable \"lastaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[0\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[0\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[1\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[1\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[2\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[2\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[3\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[3\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[4\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[4\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[5\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[5\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[6\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[6\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[7\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[7\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[8\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[8\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[9\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[9\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[10\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[10\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[11\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[11\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[12\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[12\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[0\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[0\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[1\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[1\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[2\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[2\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[3\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[3\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[4\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[4\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937102 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[5\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[5\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937103 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[6\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[6\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937103 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[7\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[7\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937103 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[8\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[8\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937103 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[9\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[9\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937103 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[10\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[10\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937103 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[11\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[11\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937103 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[12\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[12\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165937103 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM TOP:neiroset\|RAM:memory " "Elaborating entity \"RAM\" for hierarchy \"TOP:neiroset\|RAM:memory\"" {  } { { "../code/neuroset/TOP.v" "memory" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "border TOP:neiroset\|border:border " "Elaborating entity \"border\" for hierarchy \"TOP:neiroset\|border:border\"" {  } { { "../code/neuroset/TOP.v" "border" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxp TOP:neiroset\|maxp:maxpooling " "Elaborating entity \"maxp\" for hierarchy \"TOP:neiroset\|maxp:maxpooling\"" {  } { { "../code/neuroset/TOP.v" "maxpooling" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 maxpooling.v(38) " "Verilog HDL assignment warning at maxpooling.v(38): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937110 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 maxpooling.v(42) " "Verilog HDL assignment warning at maxpooling.v(42): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937110 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 maxpooling.v(47) " "Verilog HDL assignment warning at maxpooling.v(47): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937110 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 maxpooling.v(49) " "Verilog HDL assignment warning at maxpooling.v(49): truncated value with size 32 to match size of target (10)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937110 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maxpooling.v(53) " "Verilog HDL assignment warning at maxpooling.v(53): truncated value with size 32 to match size of target (3)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937110 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dense TOP:neiroset\|dense:dense " "Elaborating entity \"dense\" for hierarchy \"TOP:neiroset\|dense:dense\"" {  } { { "../code/neuroset/TOP.v" "dense" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 dense.v(52) " "Verilog HDL assignment warning at dense.v(52): truncated value with size 32 to match size of target (22)" {  } { { "../code/neuroset/dense.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937114 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dense.v(52) " "Verilog HDL assignment warning at dense.v(52): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/dense.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937114 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dense.v(59) " "Verilog HDL assignment warning at dense.v(59): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/dense.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937114 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dense.v(65) " "Verilog HDL assignment warning at dense.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/dense.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937114 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dense.v(66) " "Verilog HDL assignment warning at dense.v(66): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/dense.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937114 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dense.v(69) " "Verilog HDL assignment warning at dense.v(69): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/dense.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937114 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dense.v(74) " "Verilog HDL assignment warning at dense.v(74): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/dense.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937114 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dense.v(80) " "Verilog HDL assignment warning at dense.v(80): truncated value with size 32 to match size of target (7)" {  } { { "../code/neuroset/dense.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937114 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dense.v(84) " "Verilog HDL assignment warning at dense.v(84): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/dense.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937114 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dense.v(86) " "Verilog HDL assignment warning at dense.v(86): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/dense.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937114 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result TOP:neiroset\|result:result " "Elaborating entity \"result\" for hierarchy \"TOP:neiroset\|result:result\"" {  } { { "../code/neuroset/TOP.v" "result" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(27) " "Verilog HDL assignment warning at result.v(27): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(28) " "Verilog HDL assignment warning at result.v(28): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(29) " "Verilog HDL assignment warning at result.v(29): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(30) " "Verilog HDL assignment warning at result.v(30): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(31) " "Verilog HDL assignment warning at result.v(31): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(32) " "Verilog HDL assignment warning at result.v(32): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(33) " "Verilog HDL assignment warning at result.v(33): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(34) " "Verilog HDL assignment warning at result.v(34): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(35) " "Verilog HDL assignment warning at result.v(35): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(36) " "Verilog HDL assignment warning at result.v(36): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(37) " "Verilog HDL assignment warning at result.v(37): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(38) " "Verilog HDL assignment warning at result.v(38): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(39) " "Verilog HDL assignment warning at result.v(39): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 result.v(42) " "Verilog HDL assignment warning at result.v(42): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/result.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574165937116 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv TOP:neiroset\|conv:conv1 " "Elaborating entity \"conv\" for hierarchy \"TOP:neiroset\|conv:conv1\"" {  } { { "../code/neuroset/TOP.v" "conv1" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_configure camera_configure:camera_configure_0 " "Elaborating entity \"camera_configure\" for hierarchy \"camera_configure:camera_configure_0\"" {  } { { "../top/cam_proj_top.v" "camera_configure_0" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_config_rom camera_configure:camera_configure_0\|OV7670_config_rom:rom1 " "Elaborating entity \"OV7670_config_rom\" for hierarchy \"camera_configure:camera_configure_0\|OV7670_config_rom:rom1\"" {  } { { "../code/synt/cam_config/camera_configure.v" "rom1" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_config camera_configure:camera_configure_0\|OV7670_config:config_1 " "Elaborating entity \"OV7670_config\" for hierarchy \"camera_configure:camera_configure_0\|OV7670_config:config_1\"" {  } { { "../code/synt/cam_config/camera_configure.v" "config_1" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCCB_interface camera_configure:camera_configure_0\|SCCB_interface:SCCB1 " "Elaborating entity \"SCCB_interface\" for hierarchy \"camera_configure:camera_configure_0\|SCCB_interface:SCCB1\"" {  } { { "../code/synt/cam_config/camera_configure.v" "SCCB1" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_config/camera_configure.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165937123 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574165937443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574165937443 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574165937443 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574165937445 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574165937445 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574165937445 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574165937450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574165937450 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574165937450 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574165937454 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574165937454 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574165937454 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574165937455 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574165937455 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574165937455 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574165937456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574165937456 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574165937456 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_generic_pll2_outclk " "Synthesized away node \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_generic_pll2_outclk\"" {  } { { "db/pll_for_disp_altpll.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 79 -1 0 } } { "altpll.tdf" "" { Text "/home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll_for_disp.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v" 107 0 0 } } { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574165937635 "|cam_proj_top|pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|generic_pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_generic_pll3_outclk " "Synthesized away node \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_generic_pll3_outclk\"" {  } { { "db/pll_for_disp_altpll.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 93 -1 0 } } { "altpll.tdf" "" { Text "/home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll_for_disp.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v" 107 0 0 } } { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574165937635 "|cam_proj_top|pll_for_disp:pll2|altpll:altpll_component|pll_for_disp_altpll:auto_generated|generic_pll3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll2_outclk " "Synthesized away node \"pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll2_outclk\"" {  } { { "db/pll_altpll.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 80 -1 0 } } { "altpll.tdf" "" { Text "/home/nastya/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v" 115 0 0 } } { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574165937635 "|cam_proj_top|pll:pll_for_sdram_0|altpll:altpll_component|pll_altpll:auto_generated|generic_pll2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574165937635 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574165937635 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "hellosoc_top:TFT\|tft_ili9341:tft\|INIT_SEQ " "RAM logic \"hellosoc_top:TFT\|tft_ili9341:tft\|INIT_SEQ\" is uninferred due to inappropriate RAM size" {  } { { "../code/lcd/tft_ili9341.sv" "INIT_SEQ" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 63 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1574165938311 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1574165938311 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TOP:neiroset\|RAM:memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TOP:neiroset\|RAM:memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 7056 " "Parameter NUMWORDS_A set to 7056" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 7056 " "Parameter NUMWORDS_B set to 7056" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TOP:neiroset\|RAM:memory\|mem_t_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TOP:neiroset\|RAM:memory\|mem_t_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3136 " "Parameter NUMWORDS_A set to 3136" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3136 " "Parameter NUMWORDS_B set to 3136" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TOP:neiroset\|RAM:memory\|weight_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TOP:neiroset\|RAM:memory\|weight_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 99 " "Parameter WIDTH_A set to 99" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 257 " "Parameter NUMWORDS_A set to 257" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 99 " "Parameter WIDTH_B set to 99" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 257 " "Parameter NUMWORDS_B set to 257" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TOP:neiroset\|database:database\|storage_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TOP:neiroset\|database:database\|storage_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 5460 " "Parameter NUMWORDS_A set to 5460" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 5460 " "Parameter NUMWORDS_B set to 5460" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cam_proj_DE1_SoC.ram0_database_efb74bce.hdl.mif " "Parameter INIT_FILE set to db/cam_proj_DE1_SoC.ram0_database_efb74bce.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574165941307 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574165941307 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574165941307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|RAM:memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"TOP:neiroset\|RAM:memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165941339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|RAM:memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"TOP:neiroset\|RAM:memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 7056 " "Parameter \"NUMWORDS_A\" = \"7056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 7056 " "Parameter \"NUMWORDS_B\" = \"7056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941339 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574165941339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9q1 " "Found entity 1: altsyncram_c9q1" {  } { { "db/altsyncram_c9q1.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_c9q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165941378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165941378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|RAM:memory\|altsyncram:mem_t_rtl_0 " "Elaborated megafunction instantiation \"TOP:neiroset\|RAM:memory\|altsyncram:mem_t_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165941384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|RAM:memory\|altsyncram:mem_t_rtl_0 " "Instantiated megafunction \"TOP:neiroset\|RAM:memory\|altsyncram:mem_t_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3136 " "Parameter \"NUMWORDS_A\" = \"3136\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3136 " "Parameter \"NUMWORDS_B\" = \"3136\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941384 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574165941384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49q1 " "Found entity 1: altsyncram_49q1" {  } { { "db/altsyncram_49q1.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_49q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165941422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165941422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|RAM:memory\|altsyncram:weight_rtl_0 " "Elaborated megafunction instantiation \"TOP:neiroset\|RAM:memory\|altsyncram:weight_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165941429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|RAM:memory\|altsyncram:weight_rtl_0 " "Instantiated megafunction \"TOP:neiroset\|RAM:memory\|altsyncram:weight_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 99 " "Parameter \"WIDTH_A\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 257 " "Parameter \"NUMWORDS_A\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 99 " "Parameter \"WIDTH_B\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 257 " "Parameter \"NUMWORDS_B\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941429 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574165941429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e4q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e4q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e4q1 " "Found entity 1: altsyncram_e4q1" {  } { { "db/altsyncram_e4q1.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_e4q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165941482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165941482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0 " "Elaborated megafunction instantiation \"TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165941489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0 " "Instantiated megafunction \"TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5460 " "Parameter \"NUMWORDS_A\" = \"5460\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 5460 " "Parameter \"NUMWORDS_B\" = \"5460\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cam_proj_DE1_SoC.ram0_database_efb74bce.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cam_proj_DE1_SoC.ram0_database_efb74bce.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165941489 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574165941489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_quv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_quv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_quv1 " "Found entity 1: altsyncram_quv1" {  } { { "db/altsyncram_quv1.tdf" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_quv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574165941525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165941525 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574165941990 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[7\] TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[10\] " "Duplicate LATCH primitive \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[7\]\" merged with LATCH primitive \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[10\]\"" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165942105 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[8\] TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[9\] " "Duplicate LATCH primitive \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[8\]\" merged with LATCH primitive \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[9\]\"" {  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1574165942105 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1574165942105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[12\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942110 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[12\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942110 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[11\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942110 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[11\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942110 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[10\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942111 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[10\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942111 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[9\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942111 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[9\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942111 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[8\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942111 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[7\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942111 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[6\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942111 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[6\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942111 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[5\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942111 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[5\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942111 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[4\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942112 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[4\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942112 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[2\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942112 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[2\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|Add11~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|Add11~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574165942112 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574165942112 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cs_n GND " "Pin \"cs_n\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574165945894 "|cam_proj_top|cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cke VCC " "Pin \"Cke\" is stuck at VCC" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574165945894 "|cam_proj_top|Cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574165945894 "|cam_proj_top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574165945894 "|cam_proj_top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574165945894 "|cam_proj_top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574165945894 "|cam_proj_top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574165945894 "|cam_proj_top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574165945894 "|cam_proj_top|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574165945894 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574165946205 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574165951344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj_DE1_SoC.map.smsg " "Generated suppressed messages file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj_DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165951643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 4 0 0 " "Adding 12 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574165952464 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574165952464 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_gray_kn " "No output dependent on input pin \"start_gray_kn\"" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574165953055 "|cam_proj_top|start_gray_kn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VSYNC_cam " "No output dependent on input pin \"VSYNC_cam\"" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574165953055 "|cam_proj_top|VSYNC_cam"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tft_sdo " "No output dependent on input pin \"tft_sdo\"" {  } { { "../top/cam_proj_top.v" "" { Text "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574165953055 "|cam_proj_top|tft_sdo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574165953055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5794 " "Implemented 5794 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574165953075 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574165953075 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574165953075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5495 " "Implemented 5495 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574165953075 ""} { "Info" "ICUT_CUT_TM_RAMS" "175 " "Implemented 175 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574165953075 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574165953075 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "33 " "Implemented 33 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1574165953075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574165953075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 343 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 343 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1410 " "Peak virtual memory: 1410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574165953126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 15:19:13 2019 " "Processing ended: Tue Nov 19 15:19:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574165953126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574165953126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574165953126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574165953126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574165953977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574165953988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 15:19:13 2019 " "Processing started: Tue Nov 19 15:19:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574165953988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574165953988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj_DE1_SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj_DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574165953988 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574165954061 ""}
{ "Info" "0" "" "Project  = cam_proj" {  } {  } 0 0 "Project  = cam_proj" 0 0 "Fitter" 0 0 1574165954062 ""}
{ "Info" "0" "" "Revision = cam_proj_DE1_SoC" {  } {  } 0 0 "Revision = cam_proj_DE1_SoC" 0 0 "Fitter" 0 0 1574165954062 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1574165954315 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cam_proj_DE1_SoC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"cam_proj_DE1_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574165954367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574165954404 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574165954404 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1574165954547 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574165955017 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574165955047 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574165955293 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1574165955457 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 87 " "No exact pin location assignment(s) for 13 pins of 87 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574165955580 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1574165967549 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1574165967801 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1574165967801 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1574165967802 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1574165967802 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 65 global CLKCTRL_G4 " "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 65 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574165967970 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll4_outclk~CLKENA0 1 global CLKCTRL_G0 " "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll4_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574165967970 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 167 global CLKCTRL_G3 " "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 with 167 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574165967970 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 81 global CLKCTRL_G6 " "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 81 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574165967970 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1574165967970 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk50~inputCLKENA0 1345 global CLKCTRL_G5 " "clk50~inputCLKENA0 with 1345 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574165967970 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 835 global CLKCTRL_G7 " "rst~inputCLKENA0 with 835 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1574165967970 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574165967970 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PCLK_cam~inputCLKENA0 79 global CLKCTRL_G10 " "PCLK_cam~inputCLKENA0 with 79 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1574165967970 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574165967970 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1574165967970 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PCLK_cam~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PCLK_cam~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PCLK_cam PIN_AK27 " "Refclk input I/O pad PCLK_cam is placed onto PIN_AK27" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1574165967970 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1574165967970 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AA14 " "Refclk input I/O pad rst is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1574165967970 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1574165967970 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1574165967970 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574165967971 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1574165969377 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_45s1 " "Entity dcfifo_45s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574165969385 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574165969385 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574165969385 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_97u1 " "Entity dcfifo_97u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574165969385 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574165969385 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574165969385 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1574165969385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574165969415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574165969415 ""}  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574165969415 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574165969418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574165969418 ""}  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574165969418 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cam_proj.out.sdc " "Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574165969419 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574165969420 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574165969422 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574165969453 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1574165969453 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574165969494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574165969496 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574165969499 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574165969716 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574165969724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574165969740 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574165969756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574165969806 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574165969814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574165970622 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "22 Block RAM " "Packed 22 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1574165970630 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "100 DSP block " "Packed 100 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1574165970630 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1574165970630 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574165970630 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RxD " "Node \"RxD\" is assigned to location or region, but does not exist in design" {  } { { "/home/nastya/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/nastya/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RxD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574165971011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TxD " "Node \"TxD\" is assigned to location or region, but does not exist in design" {  } { { "/home/nastya/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/nastya/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TxD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574165971011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsync " "Node \"hsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/nastya/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/nastya/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574165971011 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsync " "Node \"vsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/nastya/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/nastya/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574165971011 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1574165971011 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574165971011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574165978629 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1574165980064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:30 " "Fitter placement preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574166008347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574166029412 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574166056591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:48 " "Fitter placement operations ending: elapsed time is 00:00:48" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574166056591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574166059402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.9% " "3e+03 ns of routing delay (approximately 1.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1574166082373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574166089131 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574166089131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574166284396 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574166284396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:34 " "Fitter routing operations ending: elapsed time is 00:03:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574166284399 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 24.28 " "Total time spent on timing analysis during the Fitter is 24.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574166292490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574166292644 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574166305605 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574166305611 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574166317857 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:37 " "Fitter post-fit operations ending: elapsed time is 00:00:37" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574166329660 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1574166330104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj_DE1_SoC.fit.smsg " "Generated suppressed messages file /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj_DE1_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574166330628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2470 " "Peak virtual memory: 2470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574166332977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 15:25:32 2019 " "Processing ended: Tue Nov 19 15:25:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574166332977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:19 " "Elapsed time: 00:06:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574166332977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:05 " "Total CPU time (on all processors): 00:08:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574166332977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574166332977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574166334106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574166334116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 15:25:33 2019 " "Processing started: Tue Nov 19 15:25:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574166334116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574166334116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj_DE1_SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj_DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574166334116 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574166343340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1259 " "Peak virtual memory: 1259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574166345883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 15:25:45 2019 " "Processing ended: Tue Nov 19 15:25:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574166345883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574166345883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574166345883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574166345883 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574166346097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574166346870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574166346879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 15:25:46 2019 " "Processing started: Tue Nov 19 15:25:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574166346879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166346879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cam_proj -c cam_proj_DE1_SoC " "Command: quartus_sta cam_proj -c cam_proj_DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166346880 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1574166346993 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166348005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166348046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166348046 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166349059 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_45s1 " "Entity dcfifo_45s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574166349295 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574166349295 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574166349295 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_97u1 " "Entity dcfifo_97u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574166349295 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574166349295 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574166349295 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166349295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1333): *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166349352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574166349353 ""}  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166349353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1333): *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166349363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574166349363 ""}  } { { "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166349363 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cam_proj.out.sdc " "Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166349366 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166349367 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574166349373 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574166349373 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574166349373 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574166349373 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574166349373 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574166349373 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574166349373 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166349373 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166349374 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:SDRAM\|rd_ready_r sdram_controller:SDRAM\|rd_ready_r " "create_clock -period 1.000 -name sdram_controller:SDRAM\|rd_ready_r sdram_controller:SDRAM\|rd_ready_r" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574166349382 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " "create_clock -period 1.000 -name hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574166349382 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:SDRAM\|busy sdram_controller:SDRAM\|busy " "create_clock -period 1.000 -name sdram_controller:SDRAM\|busy sdram_controller:SDRAM\|busy" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574166349382 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PCLK_cam PCLK_cam " "create_clock -period 1.000 -name PCLK_cam PCLK_cam" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574166349382 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|nextstep TOP:neiroset\|nextstep " "create_clock -period 1.000 -name TOP:neiroset\|nextstep TOP:neiroset\|nextstep" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574166349382 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|memorywork:block\|step\[0\] TOP:neiroset\|memorywork:block\|step\[0\] " "create_clock -period 1.000 -name TOP:neiroset\|memorywork:block\|step\[0\] TOP:neiroset\|memorywork:block\|step\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574166349382 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|conv_TOP:conv\|STOP TOP:neiroset\|conv_TOP:conv\|STOP " "create_clock -period 1.000 -name TOP:neiroset\|conv_TOP:conv\|STOP TOP:neiroset\|conv_TOP:conv\|STOP" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574166349382 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166349382 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166349416 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166349416 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166349440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166350708 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1574166350711 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1574166350722 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1574166351864 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166351864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.744 " "Worst-case setup slack is -17.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166351865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166351865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.744           -8050.325 clk50  " "  -17.744           -8050.325 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166351865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.236            -237.668 PCLK_cam  " "  -11.236            -237.668 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166351865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.879            -525.397 sdram_controller:SDRAM\|busy  " "  -10.879            -525.397 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166351865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.471            -164.854 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -9.471            -164.854 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166351865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.620             -63.933 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -7.620             -63.933 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166351865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.701           -3447.205 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -6.701           -3447.205 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166351865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.017            -156.596 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -6.017            -156.596 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166351865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.884            -218.746 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -5.884            -218.746 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166351865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.149           -1129.049 sdram_controller:SDRAM\|rd_ready_r  " "   -5.149           -1129.049 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166351865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.520             -21.636 TOP:neiroset\|nextstep  " "   -4.520             -21.636 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166351865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.916               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   31.916               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166351865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166351865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.243 " "Worst-case hold slack is -2.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.243             -20.187 clk50  " "   -2.243             -20.187 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541              -1.069 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -0.541              -1.069 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.181               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.268               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 sdram_controller:SDRAM\|busy  " "    0.288               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.309               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.313               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 PCLK_cam  " "    0.321               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.375               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.798               0.000 TOP:neiroset\|nextstep  " "    0.798               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.750               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    1.750               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166352036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.202 " "Worst-case recovery slack is -4.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.202            -101.911 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -4.202            -101.911 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166352038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.475 " "Worst-case removal slack is 2.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.475               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    2.475               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166352041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -62.163 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.225             -62.163 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -972.944 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -972.944 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -812.286 PCLK_cam  " "   -2.174            -812.286 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -805.372 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -805.372 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -539.404 sdram_controller:SDRAM\|busy  " "   -2.174            -539.404 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447             -21.755 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.447             -21.755 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.665 TOP:neiroset\|nextstep  " "   -0.394              -2.665 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.797               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.797               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.307               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.307               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.810               0.000 clk50  " "    8.810               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.295               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.295               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166352046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166352046 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166352263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166352263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166352263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166352263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.487 ns " "Worst Case Available Settling Time: 16.487 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166352263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166352263 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166352263 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1574166352269 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166352331 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166365731 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166366238 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166366238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166367494 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1574166367961 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166367961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.623 " "Worst-case setup slack is -17.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166367962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166367962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.623           -7705.317 clk50  " "  -17.623           -7705.317 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166367962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.658            -502.677 sdram_controller:SDRAM\|busy  " "  -10.658            -502.677 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166367962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.657            -210.933 PCLK_cam  " "  -10.657            -210.933 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166367962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.458            -164.114 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -9.458            -164.114 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166367962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.480             -62.353 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -7.480             -62.353 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166367962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.615           -3401.835 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -6.615           -3401.835 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166367962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.045            -155.710 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -6.045            -155.710 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166367962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.559            -206.198 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -5.559            -206.198 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166367962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.043           -1083.712 sdram_controller:SDRAM\|rd_ready_r  " "   -5.043           -1083.712 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166367962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.586             -21.972 TOP:neiroset\|nextstep  " "   -4.586             -21.972 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166367962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.136               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   32.136               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166367962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166367962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.392 " "Worst-case hold slack is -2.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.392             -21.734 clk50  " "   -2.392             -21.734 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.749              -1.428 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -0.749              -1.428 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.161               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.258               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.271               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.290               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 sdram_controller:SDRAM\|busy  " "    0.290               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 PCLK_cam  " "    0.302               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.371               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 TOP:neiroset\|nextstep  " "    0.743               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.483               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    1.483               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166368147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.223 " "Worst-case recovery slack is -4.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.223            -103.108 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -4.223            -103.108 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166368148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.574 " "Worst-case removal slack is 2.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.574               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    2.574               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166368150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -62.350 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.225             -62.350 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -951.052 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -951.052 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -815.469 PCLK_cam  " "   -2.174            -815.469 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -801.256 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -801.256 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -536.899 sdram_controller:SDRAM\|busy  " "   -2.174            -536.899 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.503             -25.208 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.503             -25.208 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.627 TOP:neiroset\|nextstep  " "   -0.394              -2.627 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.742               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.742               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.250               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.250               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 clk50  " "    8.781               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.246               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.246               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166368154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166368154 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166368368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166368368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166368368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166368368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.479 ns " "Worst Case Available Settling Time: 16.479 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166368368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166368368 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166368368 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1574166368374 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166368587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166382569 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166383074 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166383074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166384338 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1574166384503 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166384503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.530 " "Worst-case setup slack is -8.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.530             -56.391 PCLK_cam  " "   -8.530             -56.391 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.596           -4726.635 clk50  " "   -7.596           -4726.635 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.601             -96.156 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -5.601             -96.156 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.543            -246.727 sdram_controller:SDRAM\|busy  " "   -5.543            -246.727 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.386            -162.977 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -4.386            -162.977 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.355             -36.995 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -4.355             -36.995 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.778           -1941.741 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -3.778           -1941.741 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.252             -82.278 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -3.252             -82.278 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.868            -611.115 sdram_controller:SDRAM\|rd_ready_r  " "   -2.868            -611.115 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.332             -10.996 TOP:neiroset\|nextstep  " "   -2.332             -10.996 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.985               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   34.985               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166384504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.232 " "Worst-case hold slack is -1.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.232             -11.088 clk50  " "   -1.232             -11.088 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119              -0.174 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -0.119              -0.174 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.087               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.090               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 sdram_controller:SDRAM\|busy  " "    0.099               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.134               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 PCLK_cam  " "    0.176               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.180               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.182               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 TOP:neiroset\|nextstep  " "    0.427               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.146               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    1.146               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166384673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.157 " "Worst-case recovery slack is -2.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.157             -50.586 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.157             -50.586 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166384675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.211 " "Worst-case removal slack is 1.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.211               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    1.211               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166384677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -888.338 PCLK_cam  " "   -2.174            -888.338 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -750.220 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -750.220 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -560.645 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -560.645 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -471.267 sdram_controller:SDRAM\|busy  " "   -2.174            -471.267 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -42.729 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -1.702             -42.729 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -1.435 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.091              -1.435 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 TOP:neiroset\|nextstep  " "    0.112               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.043               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.043               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.553               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.553               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.473               0.000 clk50  " "    8.473               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.548               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.548               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166384685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166384685 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166384878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166384878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166384878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166384878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.907 ns " "Worst Case Available Settling Time: 17.907 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166384878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166384878 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166384878 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1574166384885 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574166385379 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166385379 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166386625 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1574166386791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166386791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.118 " "Worst-case setup slack is -7.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.118             -37.406 PCLK_cam  " "   -7.118             -37.406 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.795           -3998.679 clk50  " "   -6.795           -3998.679 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.290            -205.209 sdram_controller:SDRAM\|busy  " "   -5.290            -205.209 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.075             -87.472 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -5.075             -87.472 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.814            -142.766 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -3.814            -142.766 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.771             -32.056 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -3.771             -32.056 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.308           -1710.394 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -3.308           -1710.394 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.986 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -3.000             -75.986 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.696            -548.823 sdram_controller:SDRAM\|rd_ready_r  " "   -2.696            -548.823 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.185             -10.331 TOP:neiroset\|nextstep  " "   -2.185             -10.331 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.505               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   35.505               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166386792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.313 " "Worst-case hold slack is -1.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.313             -11.827 clk50  " "   -1.313             -11.827 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -0.505 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -0.265              -0.505 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.077               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.077               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 sdram_controller:SDRAM\|busy  " "    0.086               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 PCLK_cam  " "    0.124               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.133               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.165               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 TOP:neiroset\|nextstep  " "    0.374               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.912               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    0.912               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166386979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.050 " "Worst-case recovery slack is -2.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.050             -48.768 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.050             -48.768 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166386982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.243 " "Worst-case removal slack is 1.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.243               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    1.243               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166386984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -910.008 PCLK_cam  " "   -2.174            -910.008 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -747.053 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -747.053 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -513.387 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -513.387 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -469.840 sdram_controller:SDRAM\|busy  " "   -2.174            -469.840 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -42.624 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -1.702             -42.624 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.489 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.061              -0.489 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 TOP:neiroset\|nextstep  " "    0.127               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.036               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.036               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.543               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.543               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.428               0.000 clk50  " "    8.428               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.540               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.540               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574166386989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166386989 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166387182 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166387182 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166387182 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166387182 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.094 ns " "Worst Case Available Settling Time: 18.094 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166387182 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574166387182 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166387182 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166389398 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166389402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1574 " "Peak virtual memory: 1574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574166389527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 15:26:29 2019 " "Processing ended: Tue Nov 19 15:26:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574166389527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574166389527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574166389527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166389527 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1574166390633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574166390642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 15:26:30 2019 " "Processing started: Tue Nov 19 15:26:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574166390642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574166390642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj_DE1_SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj_DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574166390642 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1574166392010 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_DE1_SoC.vo /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_DE1_SoC.vo in folder \"/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574166393912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1596 " "Peak virtual memory: 1596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574166394126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 15:26:34 2019 " "Processing ended: Tue Nov 19 15:26:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574166394126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574166394126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574166394126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574166394126 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 377 s " "Quartus Prime Full Compilation was successful. 0 errors, 377 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574166394340 ""}
