
---------- Begin Simulation Statistics ----------
final_tick                                   58203000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138414                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726072                       # Number of bytes of host memory used
host_op_rate                                   163933                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.30                       # Real time elapsed on the host
host_tick_rate                              191555783                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       41997                       # Number of instructions simulated
sim_ops                                         49797                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000058                       # Number of seconds simulated
sim_ticks                                    58203000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             39.014014                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    3118                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7992                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               826                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6826                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                223                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             499                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              276                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10254                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1147                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          108                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       41997                       # Number of instructions committed
system.cpu.committedOps                         49797                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.771769                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          131                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007576                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007576                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data         8747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61362.745098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61362.745098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60630.434783                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60630.434783                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data         8645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6259000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6259000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data          102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5578000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5578000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           92                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           92                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        62650                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        62650                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.307692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.307692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       626500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       626500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.256410                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.256410                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          132                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         7564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65779.279279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65779.279279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64916.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64916.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7301500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7301500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data          111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           45                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4284500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4284500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           66                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           66                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data        16311                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        16311                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63664.319249                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63664.319249                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62420.886076                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62420.886076                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data        16098                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            16098                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data     13560500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13560500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013059                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013059                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data          213                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            213                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9862500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9862500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009687                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009687                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data          158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data        16350                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        16350                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60268.888889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60268.888889                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62434.523810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62434.523810                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data        16125                       # number of overall hits
system.cpu.dcache.overall_hits::total           16125                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data     13560500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13560500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013761                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013761                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data          225                       # number of overall misses
system.cpu.dcache.overall_misses::total           225                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data           55                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10489000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10489000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010275                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010275                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data          168                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          168                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     58203000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             97.970414                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses            33397                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.554766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.114800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.114800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          169                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.165039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     58203000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs               169                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses             33397                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           117.554766                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               16557                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.discardedOps                          2598                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     58203000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     58203000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              28932                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              7480                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             4003                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst        13768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        13768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55543.388430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55543.388430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54543.388430                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54543.388430                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst        13284                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           13284                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26883000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26883000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          484                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           484                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.035154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          484                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst        13768                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        13768                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55543.388430                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55543.388430                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54543.388430                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54543.388430                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst        13284                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            13284                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     26883000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26883000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035154                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035154                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          484                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            484                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.035154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst        13768                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        13768                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55543.388430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55543.388430                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54543.388430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54543.388430                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst        13284                       # number of overall hits
system.cpu.icache.overall_hits::total           13284                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     26883000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26883000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035154                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035154                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          484                       # number of overall misses
system.cpu.icache.overall_misses::total           484                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26399000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26399000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.035154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          484                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     58203000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    145                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             28.446281                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses            28020                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   216.197140                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.422260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.422260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     58203000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               484                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses             28020                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           216.197140                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               13768                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          145                       # number of writebacks
system.cpu.icache.writebacks::total               145                       # number of writebacks
system.cpu.idleCycles                           58504                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.360780                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     58203000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     58203000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           116406                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   32941     66.15%     66.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                    309      0.62%     66.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                   8654     17.38%     84.15% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  7893     15.85%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    49797                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON        58203000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                           57902                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      73472.82                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                26654.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9162.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       678.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    718.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        73.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    151.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      37.65                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         3.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst    532206244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        532206244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst         532206244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         185832345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             718038589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        532206244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        185832345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            718038589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples          147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    279.510204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.490378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.071203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           50     34.01%     34.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           37     25.17%     59.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     14.29%     73.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      9.52%     82.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      4.08%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      4.08%     91.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.68%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.36%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      6.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          147                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  39488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                   41792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                 8832                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        30976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          30976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              41792                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23242.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30746.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 493720254.969675123692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 184732745.734755933285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11249448                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5196180                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          138                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   7712908.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks         4288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 73673178.358503863215                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks   1064381340                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState                1367                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 63                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 653                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    71.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 8                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000066427872                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     58203000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     140.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.827778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    200.080817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-439            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                     529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                       653                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   653                       # Read request sizes (log2)
system.mem_ctrls.readReqs                         653                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 77.63                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                      479                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                    2055844                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                      58117000                       # Total gap between requests
system.mem_ctrls.totMemAccLat                16445628                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                      5653064                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.750000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.702381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      138                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  138                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        138                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                39.06                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                      50                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         14077713.661200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy             847975.674000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            355.829966                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      2848140                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2450000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      52904860                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy         510203.836800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy             542898.753600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy            1872462.715200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2671859.828400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           20710371.536400                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy           187257.067200                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        40256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        10816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   51072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED     58203000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1470000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2625552                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy             910032                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               653                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.044410                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.206163                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     624     95.56%     95.56% # Request fanout histogram
system.membus.snoop_fanout::1                      29      4.44%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 653                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           798                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                587                       # Transaction distribution
system.membus.trans_dist::WritebackClean          145                       # Transaction distribution
system.membus.trans_dist::ReadExReq                66                       # Transaction distribution
system.membus.trans_dist::ReadExResp               66                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           103                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
