// Seed: 573341718
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output tri0 id_2[1 : 1 'h0],
    output tri1 id_3,
    output tri0 id_4
);
  logic id_6;
  ;
  assign id_2 = id_1;
  assign id_6 = -id_0;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd70
) (
    output wand id_0,
    input wor id_1,
    output supply1 id_2,
    input tri id_3,
    output wire id_4,
    input tri id_5,
    output uwire id_6,
    output tri1 id_7,
    output wor id_8,
    input supply1 id_9,
    input wor id_10,
    output supply1 id_11,
    input tri id_12,
    input tri _id_13,
    input supply0 id_14,
    input tri0 id_15,
    output wand id_16,
    input wand id_17,
    input wor id_18,
    input uwire id_19,
    input tri1 id_20
);
  wire [id_13 : 1 'h0] id_22, id_23, id_24;
  xor primCall (
      id_6,
      id_9,
      id_5,
      id_10,
      id_12,
      id_3,
      id_19,
      id_22,
      id_25,
      id_27,
      id_1,
      id_18,
      id_15,
      id_17,
      id_24,
      id_14,
      id_28,
      id_23,
      id_20,
      id_26,
      id_29
  );
  wire [1 : -1] id_25;
  wire id_26, id_27, id_28, id_29;
  module_0 modCall_1 (
      id_3,
      id_14,
      id_4,
      id_4,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
