Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun 25 23:59:43 2024
| Host         : IC-WiBES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Mash_1_1_timing_summary_routed.rpt -pb Mash_1_1_timing_summary_routed.pb -rpx Mash_1_1_timing_summary_routed.rpx -warn_on_violation
| Design       : Mash_1_1
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   18          inf        0.000                      0                   18           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.258ns  (logic 3.902ns (29.432%)  route 9.356ns (70.568%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.064     1.064 r  in_IBUF[1]_inst/O
                         net (fo=3, routed)           2.900     3.964    instance_1/instance_1/in_IBUF[1]
    SLICE_X112Y62        LUT4 (Prop_lut4_I1_O)        0.124     4.088 r  instance_1/instance_1/out_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.577     4.664    instance_1/instance_1/out_OBUF[2]_inst_i_2_n_0
    SLICE_X111Y62        LUT5 (Prop_lut5_I0_O)        0.150     4.814 r  instance_1/instance_1/out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.880    10.694    out_OBUF[0]
    W11                  OBUF (Prop_obuf_I_O)         2.564    13.258 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.258    out[0]
    W11                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.199ns  (logic 3.630ns (27.500%)  route 9.569ns (72.499%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.064     1.064 r  in_IBUF[1]_inst/O
                         net (fo=3, routed)           2.900     3.964    instance_1/instance_1/in_IBUF[1]
    SLICE_X112Y62        LUT4 (Prop_lut4_I1_O)        0.124     4.088 r  instance_1/instance_1/out_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.575     4.662    instance_1/instance_1/out_OBUF[2]_inst_i_2_n_0
    SLICE_X111Y62        LUT5 (Prop_lut5_I2_O)        0.124     4.786 r  instance_1/instance_1/out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.095    10.881    out_OBUF[1]
    AA11                 OBUF (Prop_obuf_I_O)         2.317    13.199 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.199    out[1]
    AA11                                                              r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.128ns  (logic 3.616ns (27.546%)  route 9.512ns (72.454%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 f  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.064     1.064 f  in_IBUF[1]_inst/O
                         net (fo=3, routed)           2.900     3.964    instance_1/instance_1/in_IBUF[1]
    SLICE_X112Y62        LUT4 (Prop_lut4_I1_O)        0.124     4.088 f  instance_1/instance_1/out_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.577     4.664    instance_1/instance_1/out_OBUF[2]_inst_i_2_n_0
    SLICE_X111Y62        LUT5 (Prop_lut5_I0_O)        0.124     4.788 r  instance_1/instance_1/out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.036    10.824    out_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         2.304    13.128 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.128    out[2]
    Y11                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.939ns  (logic 3.630ns (40.608%)  route 5.309ns (59.392%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.100     1.100 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.271    clk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.372 r  clk_out_OBUF_BUFG_inst/O
                         net (fo=8, routed)           3.138     6.510    clk_out_OBUF_BUFG
    W12                  OBUF (Prop_obuf_I_O)         2.428     8.939 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.939    clk_out
    W12                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            instance_1/instance_1/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.451ns  (logic 1.188ns (26.694%)  route 3.263ns (73.306%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.064     1.064 r  in_IBUF[1]_inst/O
                         net (fo=3, routed)           3.263     4.327    instance_1/instance_1/in_IBUF[1]
    SLICE_X112Y62        LUT6 (Prop_lut6_I2_O)        0.124     4.451 r  instance_1/instance_1/out[2]_i_1/O
                         net (fo=1, routed)           0.000     4.451    instance_1/instance_1/out[2]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  instance_1/instance_1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            instance_1/instance_1/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.080ns  (logic 1.180ns (28.929%)  route 2.900ns (71.071%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.064     1.064 r  in_IBUF[1]_inst/O
                         net (fo=3, routed)           2.900     3.964    instance_1/instance_1/in_IBUF[1]
    SLICE_X112Y62        LUT4 (Prop_lut4_I3_O)        0.116     4.080 r  instance_1/instance_1/out[1]_i_1/O
                         net (fo=1, routed)           0.000     4.080    instance_1/instance_1/out[1]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  instance_1/instance_1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            instance_1/instance_1/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.686ns  (logic 1.183ns (32.104%)  route 2.503ns (67.896%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    H18                  IBUF (Prop_ibuf_I_O)         1.059     1.059 r  in_IBUF[0]_inst/O
                         net (fo=4, routed)           2.503     3.562    instance_1/instance_1/in_IBUF[0]
    SLICE_X112Y62        LUT2 (Prop_lut2_I0_O)        0.124     3.686 r  instance_1/instance_1/out[0]_i_1/O
                         net (fo=1, routed)           0.000     3.686    instance_1/instance_1/out[0]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  instance_1/instance_1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_1/instance_1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_3/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.565ns  (logic 0.642ns (25.031%)  route 1.923ns (74.969%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  instance_1/instance_1/out_reg[1]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  instance_1/instance_1/out_reg[1]/Q
                         net (fo=6, routed)           1.166     1.684    instance_2/instance_1/Q[1]
    SLICE_X113Y62        LUT6 (Prop_lut6_I4_O)        0.124     1.808 r  instance_2/instance_1/Q_i_1/O
                         net (fo=4, routed)           0.757     2.565    instance_3/in1
    SLICE_X112Y62        FDRE                                         r  instance_3/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            instance_1/instance_1/out_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.009ns  (logic 1.101ns (54.800%)  route 0.908ns (45.200%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N15                  IBUF (Prop_ibuf_I_O)         1.101     1.101 r  reset_IBUF_inst/O
                         net (fo=7, routed)           0.908     2.009    instance_1/instance_1/SR[0]
    SLICE_X112Y62        FDRE                                         r  instance_1/instance_1/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            instance_1/instance_1/out_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.009ns  (logic 1.101ns (54.800%)  route 0.908ns (45.200%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N15                  IBUF (Prop_ibuf_I_O)         1.101     1.101 r  reset_IBUF_inst/O
                         net (fo=7, routed)           0.908     2.009    instance_1/instance_1/SR[0]
    SLICE_X112Y62        FDRE                                         r  instance_1/instance_1/out_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_1/instance_1/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_2/instance_1/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  instance_1/instance_1/out_reg[2]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instance_1/instance_1/out_reg[2]/Q
                         net (fo=6, routed)           0.084     0.248    instance_2/instance_1/Q[2]
    SLICE_X113Y62        LUT6 (Prop_lut6_I5_O)        0.045     0.293 r  instance_2/instance_1/out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.293    instance_2/instance_1/out[2]_i_1__0_n_0
    SLICE_X113Y62        FDRE                                         r  instance_2/instance_1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_1/instance_1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_2/instance_1/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.212ns (66.791%)  route 0.105ns (33.209%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  instance_1/instance_1/out_reg[1]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instance_1/instance_1/out_reg[1]/Q
                         net (fo=6, routed)           0.105     0.269    instance_1/instance_1/Q[1]
    SLICE_X113Y62        LUT4 (Prop_lut4_I3_O)        0.048     0.317 r  instance_1/instance_1/out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.317    instance_2/instance_1/D[1]
    SLICE_X113Y62        FDRE                                         r  instance_2/instance_1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_2/instance_1/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_2/instance_1/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE                         0.000     0.000 r  instance_2/instance_1/out_reg[0]/C
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  instance_2/instance_1/out_reg[0]/Q
                         net (fo=4, routed)           0.179     0.320    instance_1/instance_1/out_reg[1]_0[0]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  instance_1/instance_1/out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.365    instance_2/instance_1/D[0]
    SLICE_X113Y62        FDRE                                         r  instance_2/instance_1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_1/instance_1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_1/instance_1/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  instance_1/instance_1/out_reg[1]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instance_1/instance_1/out_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    instance_1/instance_1/Q[1]
    SLICE_X112Y62        LUT4 (Prop_lut4_I2_O)        0.043     0.393 r  instance_1/instance_1/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    instance_1/instance_1/out[1]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  instance_1/instance_1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_1/instance_1/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_1/instance_1/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.209ns (51.264%)  route 0.199ns (48.736%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  instance_1/instance_1/out_reg[0]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instance_1/instance_1/out_reg[0]/Q
                         net (fo=8, routed)           0.199     0.363    instance_1/instance_1/Q[0]
    SLICE_X112Y62        LUT6 (Prop_lut6_I0_O)        0.045     0.408 r  instance_1/instance_1/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.408    instance_1/instance_1/out[2]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  instance_1/instance_1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instance_1/instance_1/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instance_1/instance_1/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.209ns (42.946%)  route 0.278ns (57.054%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  instance_1/instance_1/out_reg[0]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instance_1/instance_1/out_reg[0]/Q
                         net (fo=8, routed)           0.278     0.442    instance_1/instance_1/Q[0]
    SLICE_X112Y62        LUT2 (Prop_lut2_I1_O)        0.045     0.487 r  instance_1/instance_1/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.487    instance_1/instance_1/out[0]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  instance_1/instance_1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            instance_1/instance_1/out_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.224ns (38.744%)  route 0.355ns (61.256%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N15                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=7, routed)           0.355     0.579    instance_1/instance_1/SR[0]
    SLICE_X112Y62        FDRE                                         r  instance_1/instance_1/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            instance_1/instance_1/out_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.224ns (38.744%)  route 0.355ns (61.256%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N15                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=7, routed)           0.355     0.579    instance_1/instance_1/SR[0]
    SLICE_X112Y62        FDRE                                         r  instance_1/instance_1/out_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            instance_1/instance_1/out_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.224ns (38.744%)  route 0.355ns (61.256%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N15                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=7, routed)           0.355     0.579    instance_1/instance_1/SR[0]
    SLICE_X112Y62        FDRE                                         r  instance_1/instance_1/out_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            instance_2/instance_1/out_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.224ns (38.744%)  route 0.355ns (61.256%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N15                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=7, routed)           0.355     0.579    instance_2/instance_1/SR[0]
    SLICE_X113Y62        FDRE                                         r  instance_2/instance_1/out_reg[0]/R
  -------------------------------------------------------------------    -------------------





