{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484079805832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484079805832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:23:25 2017 " "Processing started: Tue Jan 10 21:23:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484079805832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484079805832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lauf -c lauf " "Command: quartus_map --read_settings_files=on --write_settings_files=off lauf -c lauf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484079805832 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484079806100 ""}
{ "Warning" "WTDFX_MISSING_QUOTES" "DOWN " "Constant or parameter \"DOWN\" is used but not defined -- interpreted constant or parameter as quoted string" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 17 63 0 } }  } 0 287006 "Constant or parameter \"%1!s!\" is used but not defined -- interpreted constant or parameter as quoted string" 0 0 "Quartus II" 0 -1 1484079806138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lauf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lauf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lauf " "Found entity 1: lauf" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 4 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484079806140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484079806140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schiebe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file schiebe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 schiebe " "Found entity 1: schiebe" {  } { { "schiebe.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/schiebe.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484079806142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484079806142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lauf " "Elaborating entity \"lauf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484079806173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schiebe schiebe:register " "Elaborating entity \"schiebe\" for hierarchy \"schiebe:register\"" {  } { { "lauf.tdf" "register" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 16 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484079806184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:warten_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:warten_counter\"" {  } { { "lauf.tdf" "warten_counter" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 17 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484079806214 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload and sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload and sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "f:/programme/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 15 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1484079806214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:warten_counter " "Elaborated megafunction instantiation \"lpm_counter:warten_counter\"" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 17 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:warten_counter " "Instantiated megafunction \"lpm_counter:warten_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484079806215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484079806215 ""}  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 17 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484079806215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_khi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_khi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_khi " "Found entity 1: cntr_khi" {  } { { "db/cntr_khi.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/db/cntr_khi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484079806274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484079806274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_khi lpm_counter:warten_counter\|cntr_khi:auto_generated " "Elaborating entity \"cntr_khi\" for hierarchy \"lpm_counter:warten_counter\|cntr_khi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/programme/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484079806275 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[0\] GND " "Pin \"out\[0\]\" is stuck at GND" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 9 1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484079806711 "|lauf|out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 9 1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484079806711 "|lauf|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 9 1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484079806711 "|lauf|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 9 1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484079806711 "|lauf|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 9 1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484079806711 "|lauf|out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[5\] GND " "Pin \"out\[5\]\" is stuck at GND" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 9 1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484079806711 "|lauf|out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[6\] GND " "Pin \"out\[6\]\" is stuck at GND" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 9 1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484079806711 "|lauf|out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[7\] GND " "Pin \"out\[7\]\" is stuck at GND" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 9 1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484079806711 "|lauf|out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484079806711 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1484079806720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484079806846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806846 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mod_serin " "No output dependent on input pin \"mod_serin\"" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806888 "|lauf|mod_serin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[0\] " "No output dependent on input pin \"T\[0\]\"" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806888 "|lauf|T[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[1\] " "No output dependent on input pin \"T\[1\]\"" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806888 "|lauf|T[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PARIN\[0\] " "No output dependent on input pin \"PARIN\[0\]\"" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806888 "|lauf|PARIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PARIN\[1\] " "No output dependent on input pin \"PARIN\[1\]\"" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806888 "|lauf|PARIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PARIN\[2\] " "No output dependent on input pin \"PARIN\[2\]\"" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806888 "|lauf|PARIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PARIN\[3\] " "No output dependent on input pin \"PARIN\[3\]\"" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806888 "|lauf|PARIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PARIN\[4\] " "No output dependent on input pin \"PARIN\[4\]\"" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806888 "|lauf|PARIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PARIN\[5\] " "No output dependent on input pin \"PARIN\[5\]\"" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806888 "|lauf|PARIN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PARIN\[6\] " "No output dependent on input pin \"PARIN\[6\]\"" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806888 "|lauf|PARIN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PARIN\[7\] " "No output dependent on input pin \"PARIN\[7\]\"" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806888 "|lauf|PARIN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "lauf.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/lauflicht/lauf.tdf" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484079806888 "|lauf|CLOCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1484079806888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484079806889 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484079806889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484079806889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484079806919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:23:26 2017 " "Processing ended: Tue Jan 10 21:23:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484079806919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484079806919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484079806919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484079806919 ""}
