// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/26/2018 14:20:06"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module arilogcal (
	optA,
	optB,
	doOpt,
	equalTo,
	ac,
	clk,
	seg0,
	seg1,
	seg2,
	seg3,
	seg4,
	seg5,
	seg6,
	seg7);
input 	logic [3:0] optA ;
input 	logic [3:0] optB ;
input 	logic [2:0] doOpt ;
input 	logic equalTo ;
input 	logic ac ;
input 	logic clk ;
output 	logic [7:0] seg0 ;
output 	logic [7:0] seg1 ;
output 	logic [7:0] seg2 ;
output 	logic [7:0] seg3 ;
output 	logic [7:0] seg4 ;
output 	logic [7:0] seg5 ;
output 	logic [7:0] seg6 ;
output 	logic [7:0] seg7 ;

// Design Ports Information
// seg0[0]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg0[1]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg0[2]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg0[3]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg0[4]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg0[5]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg0[6]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg0[7]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[0]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[2]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[4]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[5]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[6]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[7]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[0]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[1]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[2]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[3]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[5]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[6]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[7]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg3[0]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg3[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg3[2]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg3[3]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg3[4]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg3[5]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg3[6]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg3[7]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg4[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg4[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg4[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg4[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg4[4]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg4[5]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg4[6]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg4[7]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg5[0]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg5[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg5[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg5[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg5[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg5[5]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg5[6]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg5[7]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg6[0]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg6[1]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg6[2]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg6[3]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg6[4]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg6[5]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg6[6]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg6[7]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg7[0]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg7[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg7[2]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg7[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg7[4]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg7[5]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg7[6]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg7[7]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// doOpt[0]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// doOpt[2]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// doOpt[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// optB[0]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// optB[1]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// optB[3]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// optB[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// optA[0]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// optA[1]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// optA[3]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// optA[2]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ac	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// equalTo	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("arilogcal_v.sdo");
// synopsys translate_on

wire \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Add0~0_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ;
wire \Mult0|auto_generated|op_3~0_combout ;
wire \Mult0|auto_generated|op_1~3 ;
wire \Mult0|auto_generated|op_1~4_combout ;
wire \Mult0|auto_generated|op_1~5 ;
wire \Mult0|auto_generated|op_1~6_combout ;
wire \Mult0|auto_generated|op_1~7 ;
wire \Mult0|auto_generated|op_1~8_combout ;
wire \Mult0|auto_generated|op_1~9 ;
wire \Mult0|auto_generated|op_1~10_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \res0[1]~0_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ;
wire \Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ;
wire \Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ;
wire \Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \res1[3]~4_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[0]~1_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[10]~5_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[8]~7_combout ;
wire \Equal0~0_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[30]~57_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[33]~58_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[32]~59_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[31]~60_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[13]~0_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[15]~1_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[18]~2_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[16]~6_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[21]~8_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[14]~1_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[30]~0_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[33]~3_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[31]~6_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \Mult0|auto_generated|cs2a[1]~0_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \res1[3]~30_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \res1[3]~feeder_combout ;
wire \Mux4~0_combout ;
wire \res1[4]~0_combout ;
wire \Mux4~1_combout ;
wire \ac~combout ;
wire \equalTo~combout ;
wire \last_equal_to~0_combout ;
wire \last_equal_to~regout ;
wire \always0~0_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_0|_~0_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ;
wire \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ;
wire \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[15]~2_combout ;
wire \res0[3]~2_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[17]~5_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \Add0~2_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[15]~0_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ;
wire \Equal0~1_combout ;
wire \res0[3]~3_combout ;
wire \Mux12~3_combout ;
wire \Mux12~4_combout ;
wire \Mux12~5_combout ;
wire \Mux12~6_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[4]~3_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[4]~4_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ;
wire \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ;
wire \Div4|auto_generated|divider|divider|sel[5]~0_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[5]~0_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[5]~2_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ;
wire \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ;
wire \Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[9]~6_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_3_result_int[0]~1_cout ;
wire \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~3_cout ;
wire \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~5_cout ;
wire \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~7_cout ;
wire \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \Mux12~2_combout ;
wire \Mux12~7_combout ;
wire \Mult0|auto_generated|op_1~1 ;
wire \Mult0|auto_generated|op_1~2_combout ;
wire \Mult0|auto_generated|op_1~0_combout ;
wire \Mult0|auto_generated|op_3~1 ;
wire \Mult0|auto_generated|op_3~3 ;
wire \Mult0|auto_generated|op_3~5 ;
wire \Mult0|auto_generated|op_3~7 ;
wire \Mult0|auto_generated|op_3~9 ;
wire \Mult0|auto_generated|op_3~11 ;
wire \Mult0|auto_generated|op_3~13 ;
wire \Mult0|auto_generated|op_3~14_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mult0|auto_generated|op_3~10_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[22]~68_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[28]~65_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[23]~67_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \Mult0|auto_generated|op_3~6_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \Mult0|auto_generated|op_3~4_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[33]~66_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[32]~70_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[31]~61_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[30]~56_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[37]~63_combout ;
wire \res0[2]~1_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[18]~3_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ;
wire \s0|WideOr6~0_combout ;
wire \s0|WideOr6~1_combout ;
wire \s0|WideOr5~0_combout ;
wire \s0|WideOr5~1_combout ;
wire \s0|WideOr4~0_combout ;
wire \s0|WideOr4~1_combout ;
wire \s0|WideOr3~0_combout ;
wire \s0|WideOr3~1_combout ;
wire \s0|WideOr0~0_combout ;
wire \s0|WideOr2~0_combout ;
wire \s0|WideOr2~1_combout ;
wire \s0|WideOr1~0_combout ;
wire \s0|WideOr1~1_combout ;
wire \s0|WideOr0~1_combout ;
wire \s0|WideOr0~2_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[33]~2_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[32]~4_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[31]~7_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[30]~1_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \res1[1]~2_combout ;
wire \res1[1]~feeder_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_wirecell_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \Mult0|auto_generated|op_3~2_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \res1[0]~1_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[15]~6_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_wirecell_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \res1[2]~29_combout ;
wire \res1[2]~3_combout ;
wire \res1[2]~feeder_combout ;
wire \~GND~combout ;
wire \s1|WideOr6~0_combout ;
wire \s1|WideOr6~1_combout ;
wire \s1|WideOr5~0_combout ;
wire \s1|WideOr5~1_combout ;
wire \s1|WideOr4~0_combout ;
wire \s1|WideOr4~1_combout ;
wire \s1|WideOr3~0_combout ;
wire \s1|WideOr3~1_combout ;
wire \s1|WideOr0~0_combout ;
wire \s1|WideOr2~0_combout ;
wire \s1|WideOr2~1_combout ;
wire \s1|WideOr1~0_combout ;
wire \s1|WideOr1~1_combout ;
wire \s1|WideOr0~1_combout ;
wire \s1|WideOr0~2_combout ;
wire \res2[3]~2_combout ;
wire \Mult0|auto_generated|op_3~12_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \Mux2~0_combout ;
wire \res2[1]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \Mult0|auto_generated|op_3~8_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \Mux3~0_combout ;
wire \res2[2]~1_combout ;
wire \s2|WideOr6~0_combout ;
wire \s2|WideOr5~0_combout ;
wire \s2|WideOr4~0_combout ;
wire \s2|WideOr3~0_combout ;
wire \s2|WideOr2~0_combout ;
wire \s2|WideOr1~0_combout ;
wire \s2|WideOr0~0_combout ;
wire \o|WideOr6~0_combout ;
wire \o|WideOr5~0_combout ;
wire \o|Decoder0~0_combout ;
wire \o|WideOr3~0_combout ;
wire \o|WideOr2~0_combout ;
wire \o|WideOr1~0_combout ;
wire \o|WideOr0~0_combout ;
wire \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod12|auto_generated|divider|divider|StageOut[13]~0_combout ;
wire \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod12|auto_generated|divider|divider|StageOut[14]~1_combout ;
wire \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ;
wire \s4|WideOr6~0_combout ;
wire \s4|WideOr5~0_combout ;
wire \s4|WideOr4~0_combout ;
wire \s4|WideOr3~0_combout ;
wire \s4|WideOr2~0_combout ;
wire \s4|WideOr1~0_combout ;
wire \s4|WideOr0~0_combout ;
wire \Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ;
wire \Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ;
wire \Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ;
wire \Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod10|auto_generated|divider|divider|StageOut[13]~0_combout ;
wire \Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod10|auto_generated|divider|divider|StageOut[15]~2_combout ;
wire \Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod10|auto_generated|divider|divider|StageOut[14]~1_combout ;
wire \s6|WideOr6~0_combout ;
wire \s6|WideOr5~0_combout ;
wire \s6|WideOr4~0_combout ;
wire \s6|WideOr3~0_combout ;
wire \s6|WideOr2~0_combout ;
wire \s6|WideOr1~0_combout ;
wire \s6|WideOr0~0_combout ;
wire \Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ;
wire \Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ;
wire \Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ;
wire \Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire [4:0] \Mult0|auto_generated|le5a ;
wire [5:0] \Mult0|auto_generated|le4a ;
wire [5:0] \Mult0|auto_generated|le3a ;
wire [4:0] res2;
wire [4:0] res1;
wire [4:0] res0;
wire [3:0] \optB~combout ;
wire [3:0] \optA~combout ;
wire [2:0] \doOpt~combout ;


// Location: LCFF_X67_Y5_N5
cycloneii_lcell_ff \res0[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\res0[1]~0_combout ),
	.sdata(\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.aclr(!\ac~combout ),
	.sclr(\res0[3]~3_combout ),
	.sload(!\doOpt~combout [1]),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(res0[1]));

// Location: LCFF_X67_Y5_N9
cycloneii_lcell_ff \res1[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\res1[3]~feeder_combout ),
	.sdata(\~GND~combout ),
	.aclr(!\ac~combout ),
	.sclr(\res0[3]~3_combout ),
	.sload(!\doOpt~combout [1]),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(res1[3]));

// Location: LCCOMB_X57_Y17_N24
cycloneii_lcell_comb \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \optB~combout [1] $ (VCC)
// \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\optB~combout [1])

	.dataa(vcc),
	.datab(\optB~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N14
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\optA~combout [0] & (\optB~combout [0] $ (VCC))) # (!\optA~combout [0] & (\optB~combout [0] & VCC))
// \Add0~1  = CARRY((\optA~combout [0] & \optB~combout [0]))

	.dataa(\optA~combout [0]),
	.datab(\optB~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N12
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~0 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout  = (\optB~combout [0] & (\optA~combout [1] $ (VCC))) # (!\optB~combout [0] & ((\optA~combout [1]) # (GND)))
// \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~1  = CARRY((\optA~combout [1]) # (!\optB~combout [0]))

	.dataa(\optB~combout [0]),
	.datab(\optA~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.cout(\Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N16
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~4 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout  = ((\optB~combout [2] $ (\Div4|auto_generated|divider|divider|StageOut[5]~2_combout  $ (\Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )))) # (GND)
// \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~5  = CARRY((\optB~combout [2] & (\Div4|auto_generated|divider|divider|StageOut[5]~2_combout  & !\Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~3 )) # (!\optB~combout [2] & 
// ((\Div4|auto_generated|divider|divider|StageOut[5]~2_combout ) # (!\Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ))))

	.dataa(\optB~combout [2]),
	.datab(\Div4|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ),
	.combout(\Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.cout(\Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .lut_mask = 16'h964D;
defparam \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N2
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~2 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout  = (((!\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & !\optB~combout [3])))
// \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~3  = CARRY((!\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & !\optB~combout [3]))

	.dataa(\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datab(\optB~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .lut_mask = 16'hEE11;
defparam \Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N4
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~4 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout  = (\Div4|auto_generated|divider|divider|sel[5]~0_combout  & ((\Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout  & 
// (\Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~3  & VCC)) # (!\Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout  & (!\Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~3 )))) # 
// (!\Div4|auto_generated|divider|divider|sel[5]~0_combout  & (((!\Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ))))
// \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~5  = CARRY((!\Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~3  & ((!\Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout ) # 
// (!\Div4|auto_generated|divider|divider|sel[5]~0_combout ))))

	.dataa(\Div4|auto_generated|divider|divider|sel[5]~0_combout ),
	.datab(\Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~3 ),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .lut_mask = 16'h8707;
defparam \Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N16
cycloneii_lcell_comb \Mult0|auto_generated|op_3~0 (
// Equation(s):
// \Mult0|auto_generated|op_3~0_combout  = (\Mult0|auto_generated|le3a [0] & (\optB~combout [1] $ (VCC))) # (!\Mult0|auto_generated|le3a [0] & (\optB~combout [1] & VCC))
// \Mult0|auto_generated|op_3~1  = CARRY((\Mult0|auto_generated|le3a [0] & \optB~combout [1]))

	.dataa(\Mult0|auto_generated|le3a [0]),
	.datab(\optB~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|auto_generated|op_3~0_combout ),
	.cout(\Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N4
cycloneii_lcell_comb \Mult0|auto_generated|op_1~2 (
// Equation(s):
// \Mult0|auto_generated|op_1~2_combout  = (\Mult0|auto_generated|le3a [3] & (!\Mult0|auto_generated|op_1~1 )) # (!\Mult0|auto_generated|le3a [3] & ((\Mult0|auto_generated|op_1~1 ) # (GND)))
// \Mult0|auto_generated|op_1~3  = CARRY((!\Mult0|auto_generated|op_1~1 ) # (!\Mult0|auto_generated|le3a [3]))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|le3a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~1 ),
	.combout(\Mult0|auto_generated|op_1~2_combout ),
	.cout(\Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~2 .lut_mask = 16'h3C3F;
defparam \Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N6
cycloneii_lcell_comb \Mult0|auto_generated|op_1~4 (
// Equation(s):
// \Mult0|auto_generated|op_1~4_combout  = ((\Mult0|auto_generated|le4a [2] $ (\Mult0|auto_generated|le3a [4] $ (!\Mult0|auto_generated|op_1~3 )))) # (GND)
// \Mult0|auto_generated|op_1~5  = CARRY((\Mult0|auto_generated|le4a [2] & ((\Mult0|auto_generated|le3a [4]) # (!\Mult0|auto_generated|op_1~3 ))) # (!\Mult0|auto_generated|le4a [2] & (\Mult0|auto_generated|le3a [4] & !\Mult0|auto_generated|op_1~3 )))

	.dataa(\Mult0|auto_generated|le4a [2]),
	.datab(\Mult0|auto_generated|le3a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~3 ),
	.combout(\Mult0|auto_generated|op_1~4_combout ),
	.cout(\Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N8
cycloneii_lcell_comb \Mult0|auto_generated|op_1~6 (
// Equation(s):
// \Mult0|auto_generated|op_1~6_combout  = (\Mult0|auto_generated|le5a [1] & ((\Mult0|auto_generated|le4a [3] & (\Mult0|auto_generated|op_1~5  & VCC)) # (!\Mult0|auto_generated|le4a [3] & (!\Mult0|auto_generated|op_1~5 )))) # (!\Mult0|auto_generated|le5a [1] 
// & ((\Mult0|auto_generated|le4a [3] & (!\Mult0|auto_generated|op_1~5 )) # (!\Mult0|auto_generated|le4a [3] & ((\Mult0|auto_generated|op_1~5 ) # (GND)))))
// \Mult0|auto_generated|op_1~7  = CARRY((\Mult0|auto_generated|le5a [1] & (!\Mult0|auto_generated|le4a [3] & !\Mult0|auto_generated|op_1~5 )) # (!\Mult0|auto_generated|le5a [1] & ((!\Mult0|auto_generated|op_1~5 ) # (!\Mult0|auto_generated|le4a [3]))))

	.dataa(\Mult0|auto_generated|le5a [1]),
	.datab(\Mult0|auto_generated|le4a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~5 ),
	.combout(\Mult0|auto_generated|op_1~6_combout ),
	.cout(\Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N10
cycloneii_lcell_comb \Mult0|auto_generated|op_1~8 (
// Equation(s):
// \Mult0|auto_generated|op_1~8_combout  = ((\Mult0|auto_generated|le5a [2] $ (\Mult0|auto_generated|le4a [4] $ (!\Mult0|auto_generated|op_1~7 )))) # (GND)
// \Mult0|auto_generated|op_1~9  = CARRY((\Mult0|auto_generated|le5a [2] & ((\Mult0|auto_generated|le4a [4]) # (!\Mult0|auto_generated|op_1~7 ))) # (!\Mult0|auto_generated|le5a [2] & (\Mult0|auto_generated|le4a [4] & !\Mult0|auto_generated|op_1~7 )))

	.dataa(\Mult0|auto_generated|le5a [2]),
	.datab(\Mult0|auto_generated|le4a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~7 ),
	.combout(\Mult0|auto_generated|op_1~8_combout ),
	.cout(\Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N12
cycloneii_lcell_comb \Mult0|auto_generated|op_1~10 (
// Equation(s):
// \Mult0|auto_generated|op_1~10_combout  = \Mult0|auto_generated|le5a [3] $ (\Mult0|auto_generated|op_1~9  $ (!\Mult0|auto_generated|le4a [5]))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|le5a [3]),
	.datac(vcc),
	.datad(\Mult0|auto_generated|le4a [5]),
	.cin(\Mult0|auto_generated|op_1~9 ),
	.combout(\Mult0|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~10 .lut_mask = 16'h3CC3;
defparam \Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N14
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\Mult0|auto_generated|op_3~14_combout  & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\Mult0|auto_generated|op_3~14_combout  & 
// (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\Mult0|auto_generated|op_3~14_combout  & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|op_3~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N4
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod5|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod5|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod5|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N2
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod5|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod5|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N4
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod5|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod5|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\Mod5|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N6
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod5|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[22]~68_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod5|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[22]~68_combout )))))
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod5|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[22]~68_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N8
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Mod5|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Mod5|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\Mod5|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N10
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Mod5|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[27]~69_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Mod5|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[27]~69_combout )))))
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Mod5|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[27]~69_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N18
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\Mod5|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[30]~56_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\Mod5|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[30]~56_combout ))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N22
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\Mod5|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[32]~70_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\Mod5|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[32]~70_combout )))))
// \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\Mod5|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[32]~70_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N4
cycloneii_lcell_comb \res0[1]~0 (
// Equation(s):
// \res0[1]~0_combout  = (\doOpt~combout [0] & (\Mod8|auto_generated|divider|divider|StageOut[13]~0_combout )) # (!\doOpt~combout [0] & ((\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout )))

	.dataa(\Mod8|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(vcc),
	.datad(\doOpt~combout [0]),
	.cin(gnd),
	.combout(\res0[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \res0[1]~0 .lut_mask = 16'hAACC;
defparam \res0[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N20
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\optB~combout [3] & ((\optA~combout [3] & (\Add0~5  & VCC)) # (!\optA~combout [3] & (!\Add0~5 )))) # (!\optB~combout [3] & ((\optA~combout [3] & (!\Add0~5 )) # (!\optA~combout [3] & ((\Add0~5 ) # (GND)))))
// \Add0~7  = CARRY((\optB~combout [3] & (!\optA~combout [3] & !\Add0~5 )) # (!\optB~combout [3] & ((!\Add0~5 ) # (!\optA~combout [3]))))

	.dataa(\optB~combout [3]),
	.datab(\optA~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N22
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = !\Add0~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h0F0F;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N2
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod2|auto_generated|divider|divider|StageOut[15]~1_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[15]~0_combout )))
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod2|auto_generated|divider|divider|StageOut[15]~1_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[15]~0_combout ))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[15]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N22
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Div3|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[17]~39_combout )))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Div3|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[17]~39_combout )))))
// \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Div3|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[17]~39_combout ))))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N16
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Div3|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Div3|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Div3|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Div3|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N20
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Div3|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[22]~65_combout )))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Div3|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[22]~65_combout )))))
// \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Div3|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[22]~65_combout ))))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N4
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Div3|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Div3|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Div3|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Div3|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N8
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Div3|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[27]~66_combout )))) # (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Div3|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[27]~66_combout )))))
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Div3|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[27]~66_combout ))))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N14
cycloneii_lcell_comb \Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1 (
// Equation(s):
// \Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout  = CARRY((!\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & !\optB~combout [3]))

	.dataa(\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datab(\optB~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1 .lut_mask = 16'h0011;
defparam \Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N16
cycloneii_lcell_comb \Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3 (
// Equation(s):
// \Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout  = CARRY((!\Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout  & ((!\Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout ) # 
// (!\Div4|auto_generated|divider|divider|sel[5]~0_combout ))))

	.dataa(\Div4|auto_generated|divider|divider|sel[5]~0_combout ),
	.datab(\Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3 .lut_mask = 16'h0007;
defparam \Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N18
cycloneii_lcell_comb \Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout  = CARRY((\Equal0~0_combout  & (\Div4|auto_generated|divider|divider|add_sub_0|_~0_combout  & !\Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Div4|auto_generated|divider|divider|add_sub_0|_~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 16'h0008;
defparam \Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N20
cycloneii_lcell_comb \Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ),
	.combout(\Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N24
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # 
// (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h5A0A;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N26
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & VCC)) # 
// (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N16
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\Mod4|auto_generated|divider|divider|StageOut[30]~0_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[30]~1_combout )))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\Mod4|auto_generated|divider|divider|StageOut[30]~0_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[30]~1_combout ))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N20
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[32]~4_combout )))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[32]~4_combout )))))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[32]~4_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N0
cycloneii_lcell_comb \res1[3]~4 (
// Equation(s):
// \res1[3]~4_combout  = (!\doOpt~combout [0] & ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\res1[3]~30_combout ))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\doOpt~combout [0]),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datad(\res1[3]~30_combout ),
	.cin(gnd),
	.combout(\res1[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \res1[3]~4 .lut_mask = 16'h3210;
defparam \res1[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N20
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \Mult0|auto_generated|op_3~6_combout  $ (VCC)
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\Mult0|auto_generated|op_3~6_combout )

	.dataa(vcc),
	.datab(\Mult0|auto_generated|op_3~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N22
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\Mult0|auto_generated|op_3~8_combout  & (\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\Mult0|auto_generated|op_3~8_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\Mult0|auto_generated|op_3~8_combout  & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(\Mult0|auto_generated|op_3~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hA505;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N24
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\Mult0|auto_generated|op_3~10_combout  & ((GND) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # (!\Mult0|auto_generated|op_3~10_combout  & 
// (\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\Mult0|auto_generated|op_3~10_combout ) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|op_3~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h3CCF;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N26
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\Mult0|auto_generated|op_3~12_combout  & (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\Mult0|auto_generated|op_3~12_combout  & 
// ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\Mult0|auto_generated|op_3~12_combout ))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|op_3~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N28
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\Mult0|auto_generated|op_3~14_combout  & (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # (!\Mult0|auto_generated|op_3~14_combout  & 
// (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\Mult0|auto_generated|op_3~14_combout  & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(\Mult0|auto_generated|op_3~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hA50A;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N26
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|StageOut[0]~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[0]~1_combout  = (\optA~combout [3] & (((\optB~combout [1]) # (!\Div4|auto_generated|divider|divider|sel[5]~0_combout )) # (!\optB~combout [0])))

	.dataa(\optB~combout [0]),
	.datab(\Div4|auto_generated|divider|divider|sel[5]~0_combout ),
	.datac(\optB~combout [1]),
	.datad(\optA~combout [3]),
	.cin(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[0]~1 .lut_mask = 16'hF700;
defparam \Div4|auto_generated|divider|divider|StageOut[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N6
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|StageOut[10]~5 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[10]~5_combout  = (\optB~combout [3] & (((\Div4|auto_generated|divider|divider|StageOut[5]~2_combout )))) # (!\optB~combout [3] & ((\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// ((\Div4|auto_generated|divider|divider|StageOut[5]~2_combout ))) # (!\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (\Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ))))

	.dataa(\Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout ),
	.datab(\Div4|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.datac(\optB~combout [3]),
	.datad(\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[10]~5 .lut_mask = 16'hCCCA;
defparam \Div4|auto_generated|divider|divider|StageOut[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N2
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|StageOut[8]~7 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[8]~7_combout  = (\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & (((\optA~combout [1])))) # (!\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\optB~combout 
// [3] & ((\optA~combout [1]))) # (!\optB~combout [3] & (\Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ))))

	.dataa(\Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout ),
	.datab(\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datac(\optB~combout [3]),
	.datad(\optA~combout [1]),
	.cin(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[8]~7 .lut_mask = 16'hFE02;
defparam \Div4|auto_generated|divider|divider|StageOut[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N12
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\optB~combout [2] & (!\optB~combout [3] & !\optB~combout [1]))

	.dataa(\optB~combout [2]),
	.datab(vcc),
	.datac(\optB~combout [3]),
	.datad(\optB~combout [1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0005;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N4
cycloneii_lcell_comb \Mult0|auto_generated|le4a[5] (
// Equation(s):
// \Mult0|auto_generated|le4a [5] = LCELL(\optB~combout [3] $ (((\optB~combout [1] & \optB~combout [2]))))

	.dataa(\optB~combout [1]),
	.datab(\optB~combout [2]),
	.datac(\optB~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le4a [5]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[5] .lut_mask = 16'h7878;
defparam \Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N28
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[18]~37_combout  = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h0C0C;
defparam \Mod5|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N20
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[17]~39_combout  = (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h0F00;
defparam \Mod5|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N24
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[16]~41_combout  = (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h0F00;
defparam \Mod5|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N0
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[15]~43_combout  = (\Mult0|auto_generated|op_3~8_combout  & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\Mult0|auto_generated|op_3~8_combout ),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h0A0A;
defparam \Mod5|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N18
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[23]~44_combout  = (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h0F00;
defparam \Mod5|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N20
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h0F00;
defparam \Mod5|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N16
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[21]~47_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0C0C;
defparam \Mod5|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N12
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[20]~49_combout  = (\Mult0|auto_generated|op_3~6_combout  & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Mult0|auto_generated|op_3~6_combout ),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h0A0A;
defparam \Mod5|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N16
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[28]~50_combout  = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h0F00;
defparam \Mod5|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N22
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[27]~51_combout  = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h0F00;
defparam \Mod5|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N24
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[26]~53_combout  = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h0F00;
defparam \Mod5|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N20
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[25]~55_combout  = (\Mult0|auto_generated|op_3~4_combout  & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mult0|auto_generated|op_3~4_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h0C0C;
defparam \Mod5|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N10
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[30]~57 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[30]~57_combout  = (\Mult0|auto_generated|op_3~2_combout  & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\Mult0|auto_generated|op_3~2_combout ),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[30]~57 .lut_mask = 16'h0A0A;
defparam \Mod5|auto_generated|divider|divider|StageOut[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N12
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[33]~58 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[33]~58_combout  = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[33]~58 .lut_mask = 16'h0C0C;
defparam \Mod5|auto_generated|divider|divider|StageOut[33]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N6
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[32]~59 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[32]~59_combout  = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[32]~59 .lut_mask = 16'h0C0C;
defparam \Mod5|auto_generated|divider|divider|StageOut[32]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N2
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[31]~60 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[31]~60_combout  = (\Mult0|auto_generated|op_3~4_combout  & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mult0|auto_generated|op_3~4_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[31]~60 .lut_mask = 16'hC0C0;
defparam \Mod5|auto_generated|divider|divider|StageOut[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N28
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[36]~62 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout  = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\Mult0|auto_generated|op_3~2_combout )) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  
// & ((\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))

	.dataa(vcc),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\Mult0|auto_generated|op_3~2_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[36]~62 .lut_mask = 16'hF3C0;
defparam \Mod5|auto_generated|divider|divider|StageOut[36]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N0
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[13]~0 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[13]~0_combout  = (\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (((!\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & !\optB~combout [3])))) # 
// (!\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ))

	.dataa(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout ),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datac(\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.datad(\optB~combout [3]),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[13]~0 .lut_mask = 16'h222E;
defparam \Mod8|auto_generated|divider|divider|StageOut[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N24
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[15]~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[15]~1_combout  = (\Add0~2_combout  & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~2_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[15]~1 .lut_mask = 16'h00F0;
defparam \Mod2|auto_generated|divider|divider|StageOut[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N12
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[18]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[18]~2_combout  = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Add0~8_combout )

	.dataa(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~2 .lut_mask = 16'hAA00;
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N14
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[16]~6 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[16]~6_combout  = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Add0~4_combout )

	.dataa(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(\Add0~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~6 .lut_mask = 16'hA0A0;
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N28
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[21]~8 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Add0~2_combout )) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))

	.dataa(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\Add0~2_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~8 .lut_mask = 16'hF5A0;
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N2
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[14]~1 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[14]~1_combout  = (\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\Div4|auto_generated|divider|divider|sel[5]~0_combout  & 
// ((\Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout )))) # (!\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (((\Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ))))

	.dataa(\Div4|auto_generated|divider|divider|sel[5]~0_combout ),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datac(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout ),
	.datad(\Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[14]~1 .lut_mask = 16'hB830;
defparam \Mod8|auto_generated|divider|divider|StageOut[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N4
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[38]~64 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout  = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// ((\Mod5|auto_generated|divider|divider|StageOut[32]~70_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datac(\Mod5|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[38]~64 .lut_mask = 16'hFACC;
defparam \Mod5|auto_generated|divider|divider|StageOut[38]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N16
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[18]~36_combout  = (\Mult0|auto_generated|op_3~14_combout  & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mult0|auto_generated|op_3~14_combout ),
	.datac(vcc),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hCC00;
defparam \Div3|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N28
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[17]~38_combout  = (\Mult0|auto_generated|op_3~12_combout  & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mult0|auto_generated|op_3~12_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \Div3|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N12
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[16]~41_combout  = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00F0;
defparam \Div3|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N0
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[15]~42_combout  = (\Mult0|auto_generated|op_3~8_combout  & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\Mult0|auto_generated|op_3~8_combout ),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hA0A0;
defparam \Div3|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N12
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[23]~44_combout  = (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h0F00;
defparam \Div3|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N10
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h0F00;
defparam \Div3|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N2
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0F00;
defparam \Div3|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N6
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[20]~49_combout  = (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mult0|auto_generated|op_3~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mult0|auto_generated|op_3~6_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h0F00;
defparam \Div3|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N20
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[28]~50_combout  = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00F0;
defparam \Div3|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N18
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[27]~51_combout  = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00F0;
defparam \Div3|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N24
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[26]~53_combout  = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00F0;
defparam \Div3|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N16
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[25]~55_combout  = (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mult0|auto_generated|op_3~4_combout )

	.dataa(vcc),
	.datab(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\Mult0|auto_generated|op_3~4_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h3300;
defparam \Div3|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N10
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[33]~56_combout  = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h0C0C;
defparam \Div3|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N14
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[31]~59_combout  = (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h0F00;
defparam \Div3|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N28
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[30]~60_combout  = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mult0|auto_generated|op_3~2_combout )

	.dataa(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|op_3~2_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hAA00;
defparam \Div3|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N0
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~0_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Add0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N12
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~2_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Add0~6_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Add0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = 16'hC0C0;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N20
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~4_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Add0~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Add0~4_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N14
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[15]~7_combout  = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Add0~2_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Add0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = 16'h3030;
defparam \Div1|auto_generated|divider|divider|StageOut[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N10
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[30]~0 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[30]~0_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[30]~0 .lut_mask = 16'h0C0C;
defparam \Mod4|auto_generated|divider|divider|StageOut[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N18
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[33]~3 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[33]~3_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[33]~3 .lut_mask = 16'h00CC;
defparam \Mod4|auto_generated|divider|divider|StageOut[33]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N12
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[32]~5 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[32]~5_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[32]~5 .lut_mask = 16'h00CC;
defparam \Mod4|auto_generated|divider|divider|StageOut[32]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N30
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[31]~6 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[31]~6_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[31]~6 .lut_mask = 16'h0C0C;
defparam \Mod4|auto_generated|divider|divider|StageOut[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N2
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[54]~1_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = 16'h00CC;
defparam \Div2|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N12
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[53]~3_combout  = (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout )

	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = 16'h3030;
defparam \Div2|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N16
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[52]~5_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = 16'h00F0;
defparam \Div2|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N6
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[51]~7_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 16'h0C0C;
defparam \Div2|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N6
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[50]~9_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 16'h00F0;
defparam \Div2|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N10
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[49]~11_combout  = (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mult0|auto_generated|op_3~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mult0|auto_generated|op_3~4_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = 16'h0F00;
defparam \Div2|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N2
cycloneii_lcell_comb \Mult0|auto_generated|le3a[0] (
// Equation(s):
// \Mult0|auto_generated|le3a [0] = LCELL(\optB~combout [1] $ (((\optB~combout [0] & \optA~combout [0]))))

	.dataa(\optB~combout [0]),
	.datab(vcc),
	.datac(\optB~combout [1]),
	.datad(\optA~combout [0]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le3a [0]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[0] .lut_mask = 16'h5AF0;
defparam \Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N18
cycloneii_lcell_comb \Mult0|auto_generated|le5a[3] (
// Equation(s):
// \Mult0|auto_generated|le5a [3] = LCELL((\optA~combout [3] & ((\optB~combout [3]) # ((\optB~combout [2] & \optB~combout [1])))))

	.dataa(\optB~combout [3]),
	.datab(\optB~combout [2]),
	.datac(\optB~combout [1]),
	.datad(\optA~combout [3]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le5a [3]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[3] .lut_mask = 16'hEA00;
defparam \Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N8
cycloneii_lcell_comb \Mult0|auto_generated|le4a[4] (
// Equation(s):
// \Mult0|auto_generated|le4a [4] = LCELL((\optA~combout [3] & (\optB~combout [3] & (\optB~combout [2] $ (\optB~combout [1])))) # (!\optA~combout [3] & (\optB~combout [3] $ (((\optB~combout [2] & \optB~combout [1]))))))

	.dataa(\optB~combout [3]),
	.datab(\optB~combout [2]),
	.datac(\optB~combout [1]),
	.datad(\optA~combout [3]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le4a [4]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[4] .lut_mask = 16'h286A;
defparam \Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N26
cycloneii_lcell_comb \Mult0|auto_generated|le5a[2] (
// Equation(s):
// \Mult0|auto_generated|le5a [2] = LCELL((\optA~combout [2] & ((\optB~combout [3]) # ((\optB~combout [1] & \optB~combout [2])))))

	.dataa(\optB~combout [1]),
	.datab(\optB~combout [2]),
	.datac(\optB~combout [3]),
	.datad(\optA~combout [2]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le5a [2]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[2] .lut_mask = 16'hF800;
defparam \Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N12
cycloneii_lcell_comb \Mult0|auto_generated|cs2a[1]~0 (
// Equation(s):
// \Mult0|auto_generated|cs2a[1]~0_combout  = \optB~combout [2] $ (\optB~combout [1])

	.dataa(vcc),
	.datab(\optB~combout [2]),
	.datac(\optB~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|auto_generated|cs2a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[1]~0 .lut_mask = 16'h3C3C;
defparam \Mult0|auto_generated|cs2a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N30
cycloneii_lcell_comb \Mult0|auto_generated|le4a[3] (
// Equation(s):
// \Mult0|auto_generated|le4a [3] = LCELL((\Mult0|auto_generated|cs2a[1]~0_combout  & ((\Mult0|auto_generated|le4a [5] $ (\optA~combout [3])))) # (!\Mult0|auto_generated|cs2a[1]~0_combout  & (!\optA~combout [2] & (\Mult0|auto_generated|le4a [5]))))

	.dataa(\Mult0|auto_generated|cs2a[1]~0_combout ),
	.datab(\optA~combout [2]),
	.datac(\Mult0|auto_generated|le4a [5]),
	.datad(\optA~combout [3]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le4a [3]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[3] .lut_mask = 16'h1AB0;
defparam \Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N10
cycloneii_lcell_comb \Mult0|auto_generated|le5a[1] (
// Equation(s):
// \Mult0|auto_generated|le5a [1] = LCELL((\optA~combout [1] & ((\optB~combout [3]) # ((\optB~combout [2] & \optB~combout [1])))))

	.dataa(\optB~combout [3]),
	.datab(\optB~combout [2]),
	.datac(\optB~combout [1]),
	.datad(\optA~combout [1]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le5a [1]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[1] .lut_mask = 16'hEA00;
defparam \Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N20
cycloneii_lcell_comb \Mult0|auto_generated|le3a[4] (
// Equation(s):
// \Mult0|auto_generated|le3a [4] = LCELL((\optB~combout [1] & ((\optB~combout [0]) # (!\optA~combout [3]))))

	.dataa(\optB~combout [0]),
	.datab(vcc),
	.datac(\optB~combout [1]),
	.datad(\optA~combout [3]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le3a [4]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[4] .lut_mask = 16'hA0F0;
defparam \Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N22
cycloneii_lcell_comb \Mult0|auto_generated|le4a[2] (
// Equation(s):
// \Mult0|auto_generated|le4a [2] = LCELL((\Mult0|auto_generated|cs2a[1]~0_combout  & (\optA~combout [2] $ ((\Mult0|auto_generated|le4a [5])))) # (!\Mult0|auto_generated|cs2a[1]~0_combout  & (((\Mult0|auto_generated|le4a [5] & !\optA~combout [1])))))

	.dataa(\Mult0|auto_generated|cs2a[1]~0_combout ),
	.datab(\optA~combout [2]),
	.datac(\Mult0|auto_generated|le4a [5]),
	.datad(\optA~combout [1]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le4a [2]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[2] .lut_mask = 16'h2878;
defparam \Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N6
cycloneii_lcell_comb \Mult0|auto_generated|le4a[1] (
// Equation(s):
// \Mult0|auto_generated|le4a [1] = LCELL((\Mult0|auto_generated|cs2a[1]~0_combout  & ((\Mult0|auto_generated|le4a [5] $ (\optA~combout [1])))) # (!\Mult0|auto_generated|cs2a[1]~0_combout  & (!\optA~combout [0] & (\Mult0|auto_generated|le4a [5]))))

	.dataa(\Mult0|auto_generated|cs2a[1]~0_combout ),
	.datab(\optA~combout [0]),
	.datac(\Mult0|auto_generated|le4a [5]),
	.datad(\optA~combout [1]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le4a [1]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[1] .lut_mask = 16'h1AB0;
defparam \Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N16
cycloneii_lcell_comb \Mult0|auto_generated|le4a[0] (
// Equation(s):
// \Mult0|auto_generated|le4a [0] = LCELL(\optB~combout [3] $ (((\optB~combout [1] & ((\optB~combout [2]) # (\optA~combout [0]))) # (!\optB~combout [1] & (\optB~combout [2] & \optA~combout [0])))))

	.dataa(\optB~combout [1]),
	.datab(\optB~combout [2]),
	.datac(\optB~combout [3]),
	.datad(\optA~combout [0]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le4a [0]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[0] .lut_mask = 16'h1E78;
defparam \Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N26
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[32]~67_combout  = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mult0|auto_generated|op_3~6_combout 
// ))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\Mult0|auto_generated|op_3~6_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hA820;
defparam \Div3|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N6
cycloneii_lcell_comb \res1[3]~30 (
// Equation(s):
// \res1[3]~30_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\res1[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \res1[3]~30 .lut_mask = 16'h0FCC;
defparam \res1[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N8
cycloneii_lcell_comb \res1[3]~feeder (
// Equation(s):
// \res1[3]~feeder_combout  = \res1[3]~4_combout 

	.dataa(\res1[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\res1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \res1[3]~feeder .lut_mask = 16'hAAAA;
defparam \res1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \doOpt[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\doOpt~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(doOpt[1]));
// synopsys translate_off
defparam \doOpt[1]~I .input_async_reset = "none";
defparam \doOpt[1]~I .input_power_up = "low";
defparam \doOpt[1]~I .input_register_mode = "none";
defparam \doOpt[1]~I .input_sync_reset = "none";
defparam \doOpt[1]~I .oe_async_reset = "none";
defparam \doOpt[1]~I .oe_power_up = "low";
defparam \doOpt[1]~I .oe_register_mode = "none";
defparam \doOpt[1]~I .oe_sync_reset = "none";
defparam \doOpt[1]~I .operation_mode = "input";
defparam \doOpt[1]~I .output_async_reset = "none";
defparam \doOpt[1]~I .output_power_up = "low";
defparam \doOpt[1]~I .output_register_mode = "none";
defparam \doOpt[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \optB[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\optB~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(optB[0]));
// synopsys translate_off
defparam \optB[0]~I .input_async_reset = "none";
defparam \optB[0]~I .input_power_up = "low";
defparam \optB[0]~I .input_register_mode = "none";
defparam \optB[0]~I .input_sync_reset = "none";
defparam \optB[0]~I .oe_async_reset = "none";
defparam \optB[0]~I .oe_power_up = "low";
defparam \optB[0]~I .oe_register_mode = "none";
defparam \optB[0]~I .oe_sync_reset = "none";
defparam \optB[0]~I .operation_mode = "input";
defparam \optB[0]~I .output_async_reset = "none";
defparam \optB[0]~I .output_power_up = "low";
defparam \optB[0]~I .output_register_mode = "none";
defparam \optB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N14
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\Equal0~0_combout  & (\doOpt~combout [1] & !\optB~combout [0]))

	.dataa(\Equal0~0_combout ),
	.datab(\doOpt~combout [1]),
	.datac(vcc),
	.datad(\optB~combout [0]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'h0088;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N8
cycloneii_lcell_comb \res1[4]~0 (
// Equation(s):
// \res1[4]~0_combout  = (\doOpt~combout [2] & ((\doOpt~combout [1]))) # (!\doOpt~combout [2] & (\Mux4~0_combout ))

	.dataa(\doOpt~combout [2]),
	.datab(\Mux4~0_combout ),
	.datac(vcc),
	.datad(\doOpt~combout [1]),
	.cin(gnd),
	.combout(\res1[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \res1[4]~0 .lut_mask = 16'hEE44;
defparam \res1[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \doOpt[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\doOpt~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(doOpt[2]));
// synopsys translate_off
defparam \doOpt[2]~I .input_async_reset = "none";
defparam \doOpt[2]~I .input_power_up = "low";
defparam \doOpt[2]~I .input_register_mode = "none";
defparam \doOpt[2]~I .input_sync_reset = "none";
defparam \doOpt[2]~I .oe_async_reset = "none";
defparam \doOpt[2]~I .oe_power_up = "low";
defparam \doOpt[2]~I .oe_register_mode = "none";
defparam \doOpt[2]~I .oe_sync_reset = "none";
defparam \doOpt[2]~I .operation_mode = "input";
defparam \doOpt[2]~I .output_async_reset = "none";
defparam \doOpt[2]~I .output_power_up = "low";
defparam \doOpt[2]~I .output_register_mode = "none";
defparam \doOpt[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N20
cycloneii_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = \doOpt~combout [2] $ (!\doOpt~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\doOpt~combout [2]),
	.datad(\doOpt~combout [1]),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hF00F;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ac~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ac~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ac));
// synopsys translate_off
defparam \ac~I .input_async_reset = "none";
defparam \ac~I .input_power_up = "low";
defparam \ac~I .input_register_mode = "none";
defparam \ac~I .input_sync_reset = "none";
defparam \ac~I .oe_async_reset = "none";
defparam \ac~I .oe_power_up = "low";
defparam \ac~I .oe_register_mode = "none";
defparam \ac~I .oe_sync_reset = "none";
defparam \ac~I .operation_mode = "input";
defparam \ac~I .output_async_reset = "none";
defparam \ac~I .output_power_up = "low";
defparam \ac~I .output_register_mode = "none";
defparam \ac~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \doOpt[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\doOpt~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(doOpt[0]));
// synopsys translate_off
defparam \doOpt[0]~I .input_async_reset = "none";
defparam \doOpt[0]~I .input_power_up = "low";
defparam \doOpt[0]~I .input_register_mode = "none";
defparam \doOpt[0]~I .input_sync_reset = "none";
defparam \doOpt[0]~I .oe_async_reset = "none";
defparam \doOpt[0]~I .oe_power_up = "low";
defparam \doOpt[0]~I .oe_register_mode = "none";
defparam \doOpt[0]~I .oe_sync_reset = "none";
defparam \doOpt[0]~I .operation_mode = "input";
defparam \doOpt[0]~I .output_async_reset = "none";
defparam \doOpt[0]~I .output_power_up = "low";
defparam \doOpt[0]~I .output_register_mode = "none";
defparam \doOpt[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \equalTo~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\equalTo~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(equalTo));
// synopsys translate_off
defparam \equalTo~I .input_async_reset = "none";
defparam \equalTo~I .input_power_up = "low";
defparam \equalTo~I .input_register_mode = "none";
defparam \equalTo~I .input_sync_reset = "none";
defparam \equalTo~I .oe_async_reset = "none";
defparam \equalTo~I .oe_power_up = "low";
defparam \equalTo~I .oe_register_mode = "none";
defparam \equalTo~I .oe_sync_reset = "none";
defparam \equalTo~I .operation_mode = "input";
defparam \equalTo~I .output_async_reset = "none";
defparam \equalTo~I .output_power_up = "low";
defparam \equalTo~I .output_register_mode = "none";
defparam \equalTo~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N22
cycloneii_lcell_comb \last_equal_to~0 (
// Equation(s):
// \last_equal_to~0_combout  = (\ac~combout  & ((\equalTo~combout ))) # (!\ac~combout  & (\last_equal_to~regout ))

	.dataa(vcc),
	.datab(\ac~combout ),
	.datac(\last_equal_to~regout ),
	.datad(\equalTo~combout ),
	.cin(gnd),
	.combout(\last_equal_to~0_combout ),
	.cout());
// synopsys translate_off
defparam \last_equal_to~0 .lut_mask = 16'hFC30;
defparam \last_equal_to~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y5_N23
cycloneii_lcell_ff last_equal_to(
	.clk(\clk~clkctrl_outclk ),
	.datain(\last_equal_to~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\last_equal_to~regout ));

// Location: LCCOMB_X66_Y5_N20
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (!\equalTo~combout  & \last_equal_to~regout )

	.dataa(vcc),
	.datab(\equalTo~combout ),
	.datac(vcc),
	.datad(\last_equal_to~regout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h3300;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y5_N9
cycloneii_lcell_ff \res1[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\res1[4]~0_combout ),
	.sdata(\Mux4~1_combout ),
	.aclr(!\ac~combout ),
	.sclr(gnd),
	.sload(!\doOpt~combout [0]),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(res1[4]));

// Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \optA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\optA~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(optA[3]));
// synopsys translate_off
defparam \optA[3]~I .input_async_reset = "none";
defparam \optA[3]~I .input_power_up = "low";
defparam \optA[3]~I .input_register_mode = "none";
defparam \optA[3]~I .input_sync_reset = "none";
defparam \optA[3]~I .oe_async_reset = "none";
defparam \optA[3]~I .oe_power_up = "low";
defparam \optA[3]~I .oe_register_mode = "none";
defparam \optA[3]~I .oe_sync_reset = "none";
defparam \optA[3]~I .operation_mode = "input";
defparam \optA[3]~I .output_async_reset = "none";
defparam \optA[3]~I .output_power_up = "low";
defparam \optA[3]~I .output_register_mode = "none";
defparam \optA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N30
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|add_sub_0|_~0 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_0|_~0_combout  = (\optA~combout [3]) # (!\optB~combout [0])

	.dataa(vcc),
	.datab(\optA~combout [3]),
	.datac(\optB~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div4|auto_generated|divider|divider|add_sub_0|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_0|_~0 .lut_mask = 16'hCFCF;
defparam \Div4|auto_generated|divider|divider|add_sub_0|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \optB[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\optB~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(optB[1]));
// synopsys translate_off
defparam \optB[1]~I .input_async_reset = "none";
defparam \optB[1]~I .input_power_up = "low";
defparam \optB[1]~I .input_register_mode = "none";
defparam \optB[1]~I .input_sync_reset = "none";
defparam \optB[1]~I .oe_async_reset = "none";
defparam \optB[1]~I .oe_power_up = "low";
defparam \optB[1]~I .oe_register_mode = "none";
defparam \optB[1]~I .oe_sync_reset = "none";
defparam \optB[1]~I .operation_mode = "input";
defparam \optB[1]~I .output_async_reset = "none";
defparam \optB[1]~I .output_power_up = "low";
defparam \optB[1]~I .output_register_mode = "none";
defparam \optB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \optA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\optA~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(optA[2]));
// synopsys translate_off
defparam \optA[2]~I .input_async_reset = "none";
defparam \optA[2]~I .input_power_up = "low";
defparam \optA[2]~I .input_register_mode = "none";
defparam \optA[2]~I .input_sync_reset = "none";
defparam \optA[2]~I .oe_async_reset = "none";
defparam \optA[2]~I .oe_power_up = "low";
defparam \optA[2]~I .oe_register_mode = "none";
defparam \optA[2]~I .oe_sync_reset = "none";
defparam \optA[2]~I .operation_mode = "input";
defparam \optA[2]~I .output_async_reset = "none";
defparam \optA[2]~I .output_power_up = "low";
defparam \optA[2]~I .output_register_mode = "none";
defparam \optA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N28
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout  = (\Div4|auto_generated|divider|divider|StageOut[0]~1_combout  & (((\optA~combout [2]) # (!\optB~combout [0])) # (!\optB~combout [1]))) # 
// (!\Div4|auto_generated|divider|divider|StageOut[0]~1_combout  & (!\optB~combout [1] & ((\optA~combout [2]) # (!\optB~combout [0]))))

	.dataa(\Div4|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.datab(\optB~combout [1]),
	.datac(\optB~combout [0]),
	.datad(\optA~combout [2]),
	.cin(gnd),
	.combout(\Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0 .lut_mask = 16'hBB2B;
defparam \Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \optB[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\optB~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(optB[3]));
// synopsys translate_off
defparam \optB[3]~I .input_async_reset = "none";
defparam \optB[3]~I .input_power_up = "low";
defparam \optB[3]~I .input_register_mode = "none";
defparam \optB[3]~I .input_sync_reset = "none";
defparam \optB[3]~I .oe_async_reset = "none";
defparam \optB[3]~I .oe_power_up = "low";
defparam \optB[3]~I .oe_register_mode = "none";
defparam \optB[3]~I .oe_sync_reset = "none";
defparam \optB[3]~I .operation_mode = "input";
defparam \optB[3]~I .output_async_reset = "none";
defparam \optB[3]~I .output_power_up = "low";
defparam \optB[3]~I .output_register_mode = "none";
defparam \optB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N6
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~6 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout  = (\Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~5  & (\Equal0~0_combout  & (\Div4|auto_generated|divider|divider|add_sub_0|_~0_combout  & VCC))) # 
// (!\Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~5  & ((((\Equal0~0_combout  & \Div4|auto_generated|divider|divider|add_sub_0|_~0_combout )))))
// \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = CARRY((\Equal0~0_combout  & (\Div4|auto_generated|divider|divider|add_sub_0|_~0_combout  & !\Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~5 )))

	.dataa(\Equal0~0_combout ),
	.datab(\Div4|auto_generated|divider|divider|add_sub_0|_~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[2]~5 ),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .lut_mask = 16'h8708;
defparam \Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N8
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  = !\Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .lut_mask = 16'h0F0F;
defparam \Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N10
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[15]~2 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[15]~2_combout  = (\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (\Equal0~0_combout  & (\Div4|auto_generated|divider|divider|add_sub_0|_~0_combout ))) # 
// (!\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (((\Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ))))

	.dataa(\Equal0~0_combout ),
	.datab(\Div4|auto_generated|divider|divider|add_sub_0|_~0_combout ),
	.datac(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[15]~2 .lut_mask = 16'h8F80;
defparam \Mod8|auto_generated|divider|divider|StageOut[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N12
cycloneii_lcell_comb \res0[3]~2 (
// Equation(s):
// \res0[3]~2_combout  = (\doOpt~combout [0] & ((\Mod8|auto_generated|divider|divider|StageOut[15]~2_combout ))) # (!\doOpt~combout [0] & (\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout ))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\Mod8|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datac(vcc),
	.datad(\doOpt~combout [0]),
	.cin(gnd),
	.combout(\res0[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \res0[3]~2 .lut_mask = 16'hCCAA;
defparam \res0[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N16
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\optA~combout [1] & ((\optB~combout [1] & (\Add0~1  & VCC)) # (!\optB~combout [1] & (!\Add0~1 )))) # (!\optA~combout [1] & ((\optB~combout [1] & (!\Add0~1 )) # (!\optB~combout [1] & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((\optA~combout [1] & (!\optB~combout [1] & !\Add0~1 )) # (!\optA~combout [1] & ((!\Add0~1 ) # (!\optB~combout [1]))))

	.dataa(\optA~combout [1]),
	.datab(\optB~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N18
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((\optB~combout [2] $ (\optA~combout [2] $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((\optB~combout [2] & ((\optA~combout [2]) # (!\Add0~3 ))) # (!\optB~combout [2] & (\optA~combout [2] & !\Add0~3 )))

	.dataa(\optB~combout [2]),
	.datab(\optA~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N4
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \Add0~4_combout  $ (VCC)
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\Add0~4_combout )

	.dataa(vcc),
	.datab(\Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N6
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\Add0~6_combout  & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\Add0~6_combout  & (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 
// ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\Add0~6_combout  & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\Add0~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N8
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\Add0~8_combout  & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\Add0~8_combout  & 
// (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\Add0~8_combout  & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\Add0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N10
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N18
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[17]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[17]~5_combout  = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~5 .lut_mask = 16'h00F0;
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N20
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[17]~4_combout  = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Add0~6_combout )

	.dataa(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(\Add0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = 16'hA0A0;
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N16
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[16]~7_combout  = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = 16'h00F0;
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N0
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[15]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[15]~0_combout  = (\Add0~2_combout  & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~2_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[15]~0 .lut_mask = 16'hF000;
defparam \Mod2|auto_generated|divider|divider|StageOut[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N4
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout )))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout  & 
// (!\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout )))
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N6
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout )))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout )))))
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N16
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[23]~10 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[23]~10_combout  = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout ) # 
// ((\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout )))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.datac(\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~10 .lut_mask = 16'hFDA8;
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \optB[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\optB~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(optB[2]));
// synopsys translate_off
defparam \optB[2]~I .input_async_reset = "none";
defparam \optB[2]~I .input_power_up = "low";
defparam \optB[2]~I .input_register_mode = "none";
defparam \optB[2]~I .input_sync_reset = "none";
defparam \optB[2]~I .oe_async_reset = "none";
defparam \optB[2]~I .oe_power_up = "low";
defparam \optB[2]~I .oe_register_mode = "none";
defparam \optB[2]~I .oe_sync_reset = "none";
defparam \optB[2]~I .operation_mode = "input";
defparam \optB[2]~I .output_async_reset = "none";
defparam \optB[2]~I .output_power_up = "low";
defparam \optB[2]~I .output_register_mode = "none";
defparam \optB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N22
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\optB~combout [3] & (!\optB~combout [2] & (!\optB~combout [1] & !\optB~combout [0])))

	.dataa(\optB~combout [3]),
	.datab(\optB~combout [2]),
	.datac(\optB~combout [1]),
	.datad(\optB~combout [0]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N14
cycloneii_lcell_comb \res0[3]~3 (
// Equation(s):
// \res0[3]~3_combout  = (\doOpt~combout [2]) # ((\doOpt~combout [1] & (\Equal0~1_combout  & \doOpt~combout [0])) # (!\doOpt~combout [1] & ((!\doOpt~combout [0]))))

	.dataa(\doOpt~combout [1]),
	.datab(\Equal0~1_combout ),
	.datac(\doOpt~combout [2]),
	.datad(\doOpt~combout [0]),
	.cin(gnd),
	.combout(\res0[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \res0[3]~3 .lut_mask = 16'hF8F5;
defparam \res0[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y5_N13
cycloneii_lcell_ff \res0[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\res0[3]~2_combout ),
	.sdata(\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.aclr(!\ac~combout ),
	.sclr(\res0[3]~3_combout ),
	.sload(!\doOpt~combout [1]),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(res0[3]));

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \optA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\optA~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(optA[0]));
// synopsys translate_off
defparam \optA[0]~I .input_async_reset = "none";
defparam \optA[0]~I .input_power_up = "low";
defparam \optA[0]~I .input_register_mode = "none";
defparam \optA[0]~I .input_sync_reset = "none";
defparam \optA[0]~I .oe_async_reset = "none";
defparam \optA[0]~I .oe_power_up = "low";
defparam \optA[0]~I .oe_register_mode = "none";
defparam \optA[0]~I .oe_sync_reset = "none";
defparam \optA[0]~I .operation_mode = "input";
defparam \optA[0]~I .output_async_reset = "none";
defparam \optA[0]~I .output_power_up = "low";
defparam \optA[0]~I .output_register_mode = "none";
defparam \optA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N18
cycloneii_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (\doOpt~combout [0] & (\Equal0~0_combout  & ((!\optA~combout [3])))) # (!\doOpt~combout [0] & (((\optB~combout [3] & \optA~combout [3]))))

	.dataa(\Equal0~0_combout ),
	.datab(\optB~combout [3]),
	.datac(\doOpt~combout [0]),
	.datad(\optA~combout [3]),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'h0CA0;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N24
cycloneii_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = (\optA~combout [2] & (!\doOpt~combout [0] & ((\Mux12~3_combout ) # (\optB~combout [2])))) # (!\optA~combout [2] & (((\Mux12~3_combout ))))

	.dataa(\doOpt~combout [0]),
	.datab(\Mux12~3_combout ),
	.datac(\optA~combout [2]),
	.datad(\optB~combout [2]),
	.cin(gnd),
	.combout(\Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~4 .lut_mask = 16'h5C4C;
defparam \Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N2
cycloneii_lcell_comb \Mux12~5 (
// Equation(s):
// \Mux12~5_combout  = (\doOpt~combout [0] & (!\optA~combout [0] & (\Mux12~4_combout  & !\optB~combout [0]))) # (!\doOpt~combout [0] & ((\Mux12~4_combout ) # ((\optA~combout [0] & \optB~combout [0]))))

	.dataa(\doOpt~combout [0]),
	.datab(\optA~combout [0]),
	.datac(\Mux12~4_combout ),
	.datad(\optB~combout [0]),
	.cin(gnd),
	.combout(\Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~5 .lut_mask = 16'h5470;
defparam \Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \optA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\optA~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(optA[1]));
// synopsys translate_off
defparam \optA[1]~I .input_async_reset = "none";
defparam \optA[1]~I .input_power_up = "low";
defparam \optA[1]~I .input_register_mode = "none";
defparam \optA[1]~I .input_sync_reset = "none";
defparam \optA[1]~I .oe_async_reset = "none";
defparam \optA[1]~I .oe_power_up = "low";
defparam \optA[1]~I .oe_register_mode = "none";
defparam \optA[1]~I .oe_sync_reset = "none";
defparam \optA[1]~I .operation_mode = "input";
defparam \optA[1]~I .output_async_reset = "none";
defparam \optA[1]~I .output_power_up = "low";
defparam \optA[1]~I .output_register_mode = "none";
defparam \optA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N16
cycloneii_lcell_comb \Mux12~6 (
// Equation(s):
// \Mux12~6_combout  = (\Mux12~5_combout  & (((\optA~combout [1]) # (!\doOpt~combout [0])))) # (!\Mux12~5_combout  & ((\doOpt~combout [0]) # ((\optB~combout [1] & \optA~combout [1]))))

	.dataa(\optB~combout [1]),
	.datab(\Mux12~5_combout ),
	.datac(\doOpt~combout [0]),
	.datad(\optA~combout [1]),
	.cin(gnd),
	.combout(\Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~6 .lut_mask = 16'hFE3C;
defparam \Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N20
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|StageOut[4]~3 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[4]~3_combout  = (\optB~combout [1] & !\optA~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\optB~combout [1]),
	.datad(\optA~combout [3]),
	.cin(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[4]~3 .lut_mask = 16'h00F0;
defparam \Div4|auto_generated|divider|divider|StageOut[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N24
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|StageOut[4]~4 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[4]~4_combout  = (\optA~combout [2] & (((\Div4|auto_generated|divider|divider|StageOut[4]~3_combout ) # (!\optB~combout [0])) # (!\Div4|auto_generated|divider|divider|sel[5]~0_combout )))

	.dataa(\Div4|auto_generated|divider|divider|sel[5]~0_combout ),
	.datab(\Div4|auto_generated|divider|divider|StageOut[4]~3_combout ),
	.datac(\optB~combout [0]),
	.datad(\optA~combout [2]),
	.cin(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[4]~4 .lut_mask = 16'hDF00;
defparam \Div4|auto_generated|divider|divider|StageOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N14
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~2 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout  = (\optB~combout [1] & ((\Div4|auto_generated|divider|divider|StageOut[4]~4_combout  & (!\Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )) # 
// (!\Div4|auto_generated|divider|divider|StageOut[4]~4_combout  & ((\Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # (GND))))) # (!\optB~combout [1] & ((\Div4|auto_generated|divider|divider|StageOut[4]~4_combout  & 
// (\Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~1  & VCC)) # (!\Div4|auto_generated|divider|divider|StageOut[4]~4_combout  & (!\Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ))))
// \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~3  = CARRY((\optB~combout [1] & ((!\Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ) # (!\Div4|auto_generated|divider|divider|StageOut[4]~4_combout ))) # (!\optB~combout [1] & 
// (!\Div4|auto_generated|divider|divider|StageOut[4]~4_combout  & !\Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~1 )))

	.dataa(\optB~combout [1]),
	.datab(\Div4|auto_generated|divider|divider|StageOut[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~1 ),
	.combout(\Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.cout(\Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~3 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .lut_mask = 16'h692B;
defparam \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N30
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|sel[5]~0 (
// Equation(s):
// \Div4|auto_generated|divider|divider|sel[5]~0_combout  = (!\optB~combout [3] & !\optB~combout [2])

	.dataa(\optB~combout [3]),
	.datab(vcc),
	.datac(\optB~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div4|auto_generated|divider|divider|sel[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|sel[5]~0 .lut_mask = 16'h0505;
defparam \Div4|auto_generated|divider|divider|sel[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N28
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|StageOut[5]~0 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[5]~0_combout  = (!\optB~combout [0] & (\Div4|auto_generated|divider|divider|sel[5]~0_combout  & (!\optB~combout [1] & \optA~combout [3])))

	.dataa(\optB~combout [0]),
	.datab(\Div4|auto_generated|divider|divider|sel[5]~0_combout ),
	.datac(\optB~combout [1]),
	.datad(\optA~combout [3]),
	.cin(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[5]~0 .lut_mask = 16'h0400;
defparam \Div4|auto_generated|divider|divider|StageOut[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N26
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|StageOut[5]~2 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[5]~2_combout  = (\Div4|auto_generated|divider|divider|StageOut[5]~0_combout ) # ((\Div4|auto_generated|divider|divider|StageOut[0]~1_combout  & 
// ((!\Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout ) # (!\Div4|auto_generated|divider|divider|sel[5]~0_combout ))))

	.dataa(\Div4|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.datab(\Div4|auto_generated|divider|divider|StageOut[5]~0_combout ),
	.datac(\Div4|auto_generated|divider|divider|sel[5]~0_combout ),
	.datad(\Div4|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout ),
	.cin(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[5]~2 .lut_mask = 16'hCEEE;
defparam \Div4|auto_generated|divider|divider|StageOut[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N18
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  = !\Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~5 ),
	.combout(\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .lut_mask = 16'h0F0F;
defparam \Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N8
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|StageOut[9]~6 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[9]~6_combout  = (\optB~combout [3] & (\Div4|auto_generated|divider|divider|StageOut[4]~4_combout )) # (!\optB~combout [3] & ((\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & 
// (\Div4|auto_generated|divider|divider|StageOut[4]~4_combout )) # (!\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout  & ((\Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout )))))

	.dataa(\optB~combout [3]),
	.datab(\Div4|auto_generated|divider|divider|StageOut[4]~4_combout ),
	.datac(\Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout ),
	.datad(\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout ),
	.cin(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[9]~6 .lut_mask = 16'hCCD8;
defparam \Div4|auto_generated|divider|divider|StageOut[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N4
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|add_sub_3_result_int[0]~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_3_result_int[0]~1_cout  = CARRY((\optA~combout [0]) # (!\optB~combout [0]))

	.dataa(\optA~combout [0]),
	.datab(\optB~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div4|auto_generated|divider|divider|add_sub_3_result_int[0]~1_cout ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_3_result_int[0]~1 .lut_mask = 16'h00BB;
defparam \Div4|auto_generated|divider|divider|add_sub_3_result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N6
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~3 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~3_cout  = CARRY((\Div4|auto_generated|divider|divider|StageOut[8]~7_combout  & (\optB~combout [1] & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[0]~1_cout )) # 
// (!\Div4|auto_generated|divider|divider|StageOut[8]~7_combout  & ((\optB~combout [1]) # (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[0]~1_cout ))))

	.dataa(\Div4|auto_generated|divider|divider|StageOut[8]~7_combout ),
	.datab(\optB~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div4|auto_generated|divider|divider|add_sub_3_result_int[0]~1_cout ),
	.combout(),
	.cout(\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~3_cout ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~3 .lut_mask = 16'h004D;
defparam \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N8
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~5 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~5_cout  = CARRY((\optB~combout [2] & (\Div4|auto_generated|divider|divider|StageOut[9]~6_combout  & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~3_cout )) # (!\optB~combout [2] 
// & ((\Div4|auto_generated|divider|divider|StageOut[9]~6_combout ) # (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~3_cout ))))

	.dataa(\optB~combout [2]),
	.datab(\Div4|auto_generated|divider|divider|StageOut[9]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~3_cout ),
	.combout(),
	.cout(\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~5_cout ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~5 .lut_mask = 16'h004D;
defparam \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N10
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~7 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~7_cout  = CARRY((\Div4|auto_generated|divider|divider|StageOut[10]~5_combout  & (\optB~combout [3] & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~5_cout )) # 
// (!\Div4|auto_generated|divider|divider|StageOut[10]~5_combout  & ((\optB~combout [3]) # (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~5_cout ))))

	.dataa(\Div4|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.datab(\optB~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~5_cout ),
	.combout(),
	.cout(\Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~7_cout ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~7 .lut_mask = 16'h004D;
defparam \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N12
cycloneii_lcell_comb \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~8 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  = \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~7_cout ),
	.combout(\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .lut_mask = 16'hF0F0;
defparam \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N0
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_3_result_int[0]~0 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout  = !\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .lut_mask = 16'h00FF;
defparam \Mod8|auto_generated|divider|divider|add_sub_3_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N24
cycloneii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\doOpt~combout [1] & ((\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout )) # 
// (!\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout  & ((\Mod8|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout )))))

	.dataa(\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout ),
	.datac(\Mod8|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout ),
	.datad(\doOpt~combout [1]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'h5C00;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N4
cycloneii_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Add0~0_combout  & (((!\Equal0~1_combout  & \Mux12~0_combout )) # (!\doOpt~combout [1]))) # (!\Add0~0_combout  & (!\Equal0~1_combout  & (\Mux12~0_combout )))

	.dataa(\Add0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Mux12~0_combout ),
	.datad(\doOpt~combout [1]),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'h30BA;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N28
cycloneii_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (\doOpt~combout [0] & (((\Mux12~1_combout )))) # (!\doOpt~combout [0] & (\Mult0|auto_generated|op_3~0_combout  & (\doOpt~combout [1])))

	.dataa(\Mult0|auto_generated|op_3~0_combout ),
	.datab(\doOpt~combout [0]),
	.datac(\doOpt~combout [1]),
	.datad(\Mux12~1_combout ),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hEC20;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N10
cycloneii_lcell_comb \Mux12~7 (
// Equation(s):
// \Mux12~7_combout  = (\doOpt~combout [2] & (!\doOpt~combout [1] & (\Mux12~6_combout ))) # (!\doOpt~combout [2] & (((\Mux12~2_combout ))))

	.dataa(\doOpt~combout [1]),
	.datab(\Mux12~6_combout ),
	.datac(\doOpt~combout [2]),
	.datad(\Mux12~2_combout ),
	.cin(gnd),
	.combout(\Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~7 .lut_mask = 16'h4F40;
defparam \Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y5_N11
cycloneii_lcell_ff \res0[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux12~7_combout ),
	.sdata(gnd),
	.aclr(!\ac~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(res0[0]));

// Location: LCCOMB_X70_Y7_N0
cycloneii_lcell_comb \Mult0|auto_generated|le3a[5] (
// Equation(s):
// \Mult0|auto_generated|le3a [5] = LCELL(\optB~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\optB~combout [1]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le3a [5]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[5] .lut_mask = 16'hFF00;
defparam \Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N0
cycloneii_lcell_comb \Mult0|auto_generated|le5a[0] (
// Equation(s):
// \Mult0|auto_generated|le5a [0] = LCELL((\optA~combout [0] & ((\optB~combout [3]) # ((\optB~combout [1] & \optB~combout [2])))))

	.dataa(\optB~combout [1]),
	.datab(\optB~combout [2]),
	.datac(\optB~combout [3]),
	.datad(\optA~combout [0]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le5a [0]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[0] .lut_mask = 16'hF800;
defparam \Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N24
cycloneii_lcell_comb \Mult0|auto_generated|le3a[3] (
// Equation(s):
// \Mult0|auto_generated|le3a [3] = LCELL((\optB~combout [0] & ((\optB~combout [1] $ (\optA~combout [3])))) # (!\optB~combout [0] & (!\optA~combout [2] & (\optB~combout [1]))))

	.dataa(\optB~combout [0]),
	.datab(\optA~combout [2]),
	.datac(\optB~combout [1]),
	.datad(\optA~combout [3]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le3a [3]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[3] .lut_mask = 16'h1AB0;
defparam \Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N14
cycloneii_lcell_comb \Mult0|auto_generated|le3a[2] (
// Equation(s):
// \Mult0|auto_generated|le3a [2] = LCELL((\optB~combout [0] & (\optA~combout [2] $ ((\optB~combout [1])))) # (!\optB~combout [0] & (((\optB~combout [1] & !\optA~combout [1])))))

	.dataa(\optB~combout [0]),
	.datab(\optA~combout [2]),
	.datac(\optB~combout [1]),
	.datad(\optA~combout [1]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le3a [2]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[2] .lut_mask = 16'h2878;
defparam \Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N2
cycloneii_lcell_comb \Mult0|auto_generated|op_1~0 (
// Equation(s):
// \Mult0|auto_generated|op_1~0_combout  = (\Mult0|auto_generated|le4a [5] & (\Mult0|auto_generated|le3a [2] $ (VCC))) # (!\Mult0|auto_generated|le4a [5] & (\Mult0|auto_generated|le3a [2] & VCC))
// \Mult0|auto_generated|op_1~1  = CARRY((\Mult0|auto_generated|le4a [5] & \Mult0|auto_generated|le3a [2]))

	.dataa(\Mult0|auto_generated|le4a [5]),
	.datab(\Mult0|auto_generated|le3a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|auto_generated|op_1~0_combout ),
	.cout(\Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y7_N28
cycloneii_lcell_comb \Mult0|auto_generated|le3a[1] (
// Equation(s):
// \Mult0|auto_generated|le3a [1] = LCELL((\optB~combout [0] & ((\optB~combout [1] $ (\optA~combout [1])))) # (!\optB~combout [0] & (!\optA~combout [0] & (\optB~combout [1]))))

	.dataa(\optB~combout [0]),
	.datab(\optA~combout [0]),
	.datac(\optB~combout [1]),
	.datad(\optA~combout [1]),
	.cin(gnd),
	.combout(\Mult0|auto_generated|le3a [1]),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[1] .lut_mask = 16'h1AB0;
defparam \Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N18
cycloneii_lcell_comb \Mult0|auto_generated|op_3~2 (
// Equation(s):
// \Mult0|auto_generated|op_3~2_combout  = (\Mult0|auto_generated|le3a [1] & (!\Mult0|auto_generated|op_3~1 )) # (!\Mult0|auto_generated|le3a [1] & ((\Mult0|auto_generated|op_3~1 ) # (GND)))
// \Mult0|auto_generated|op_3~3  = CARRY((!\Mult0|auto_generated|op_3~1 ) # (!\Mult0|auto_generated|le3a [1]))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|le3a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_3~1 ),
	.combout(\Mult0|auto_generated|op_3~2_combout ),
	.cout(\Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~2 .lut_mask = 16'h3C3F;
defparam \Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N20
cycloneii_lcell_comb \Mult0|auto_generated|op_3~4 (
// Equation(s):
// \Mult0|auto_generated|op_3~4_combout  = ((\Mult0|auto_generated|le4a [0] $ (\Mult0|auto_generated|op_1~0_combout  $ (!\Mult0|auto_generated|op_3~3 )))) # (GND)
// \Mult0|auto_generated|op_3~5  = CARRY((\Mult0|auto_generated|le4a [0] & ((\Mult0|auto_generated|op_1~0_combout ) # (!\Mult0|auto_generated|op_3~3 ))) # (!\Mult0|auto_generated|le4a [0] & (\Mult0|auto_generated|op_1~0_combout  & 
// !\Mult0|auto_generated|op_3~3 )))

	.dataa(\Mult0|auto_generated|le4a [0]),
	.datab(\Mult0|auto_generated|op_1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_3~3 ),
	.combout(\Mult0|auto_generated|op_3~4_combout ),
	.cout(\Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N22
cycloneii_lcell_comb \Mult0|auto_generated|op_3~6 (
// Equation(s):
// \Mult0|auto_generated|op_3~6_combout  = (\Mult0|auto_generated|le4a [1] & ((\Mult0|auto_generated|op_1~2_combout  & (\Mult0|auto_generated|op_3~5  & VCC)) # (!\Mult0|auto_generated|op_1~2_combout  & (!\Mult0|auto_generated|op_3~5 )))) # 
// (!\Mult0|auto_generated|le4a [1] & ((\Mult0|auto_generated|op_1~2_combout  & (!\Mult0|auto_generated|op_3~5 )) # (!\Mult0|auto_generated|op_1~2_combout  & ((\Mult0|auto_generated|op_3~5 ) # (GND)))))
// \Mult0|auto_generated|op_3~7  = CARRY((\Mult0|auto_generated|le4a [1] & (!\Mult0|auto_generated|op_1~2_combout  & !\Mult0|auto_generated|op_3~5 )) # (!\Mult0|auto_generated|le4a [1] & ((!\Mult0|auto_generated|op_3~5 ) # 
// (!\Mult0|auto_generated|op_1~2_combout ))))

	.dataa(\Mult0|auto_generated|le4a [1]),
	.datab(\Mult0|auto_generated|op_1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_3~5 ),
	.combout(\Mult0|auto_generated|op_3~6_combout ),
	.cout(\Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N24
cycloneii_lcell_comb \Mult0|auto_generated|op_3~8 (
// Equation(s):
// \Mult0|auto_generated|op_3~8_combout  = ((\Mult0|auto_generated|op_1~4_combout  $ (\Mult0|auto_generated|le5a [0] $ (!\Mult0|auto_generated|op_3~7 )))) # (GND)
// \Mult0|auto_generated|op_3~9  = CARRY((\Mult0|auto_generated|op_1~4_combout  & ((\Mult0|auto_generated|le5a [0]) # (!\Mult0|auto_generated|op_3~7 ))) # (!\Mult0|auto_generated|op_1~4_combout  & (\Mult0|auto_generated|le5a [0] & 
// !\Mult0|auto_generated|op_3~7 )))

	.dataa(\Mult0|auto_generated|op_1~4_combout ),
	.datab(\Mult0|auto_generated|le5a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_3~7 ),
	.combout(\Mult0|auto_generated|op_3~8_combout ),
	.cout(\Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N26
cycloneii_lcell_comb \Mult0|auto_generated|op_3~10 (
// Equation(s):
// \Mult0|auto_generated|op_3~10_combout  = (\Mult0|auto_generated|op_1~6_combout  & ((\Mult0|auto_generated|le3a [5] & (\Mult0|auto_generated|op_3~9  & VCC)) # (!\Mult0|auto_generated|le3a [5] & (!\Mult0|auto_generated|op_3~9 )))) # 
// (!\Mult0|auto_generated|op_1~6_combout  & ((\Mult0|auto_generated|le3a [5] & (!\Mult0|auto_generated|op_3~9 )) # (!\Mult0|auto_generated|le3a [5] & ((\Mult0|auto_generated|op_3~9 ) # (GND)))))
// \Mult0|auto_generated|op_3~11  = CARRY((\Mult0|auto_generated|op_1~6_combout  & (!\Mult0|auto_generated|le3a [5] & !\Mult0|auto_generated|op_3~9 )) # (!\Mult0|auto_generated|op_1~6_combout  & ((!\Mult0|auto_generated|op_3~9 ) # 
// (!\Mult0|auto_generated|le3a [5]))))

	.dataa(\Mult0|auto_generated|op_1~6_combout ),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_3~9 ),
	.combout(\Mult0|auto_generated|op_3~10_combout ),
	.cout(\Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N28
cycloneii_lcell_comb \Mult0|auto_generated|op_3~12 (
// Equation(s):
// \Mult0|auto_generated|op_3~12_combout  = ((\Mult0|auto_generated|op_1~8_combout  $ (\Mult0|auto_generated|le3a [5] $ (!\Mult0|auto_generated|op_3~11 )))) # (GND)
// \Mult0|auto_generated|op_3~13  = CARRY((\Mult0|auto_generated|op_1~8_combout  & ((\Mult0|auto_generated|le3a [5]) # (!\Mult0|auto_generated|op_3~11 ))) # (!\Mult0|auto_generated|op_1~8_combout  & (\Mult0|auto_generated|le3a [5] & 
// !\Mult0|auto_generated|op_3~11 )))

	.dataa(\Mult0|auto_generated|op_1~8_combout ),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_3~11 ),
	.combout(\Mult0|auto_generated|op_3~12_combout ),
	.cout(\Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y7_N30
cycloneii_lcell_comb \Mult0|auto_generated|op_3~14 (
// Equation(s):
// \Mult0|auto_generated|op_3~14_combout  = \Mult0|auto_generated|op_1~10_combout  $ (\Mult0|auto_generated|op_3~13  $ (!\Mult0|auto_generated|le3a [5]))

	.dataa(\Mult0|auto_generated|op_1~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|le3a [5]),
	.cin(\Mult0|auto_generated|op_3~13 ),
	.combout(\Mult0|auto_generated|op_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~14 .lut_mask = 16'h5AA5;
defparam \Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N10
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \Mult0|auto_generated|op_3~10_combout  $ (VCC)
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\Mult0|auto_generated|op_3~10_combout )

	.dataa(\Mult0|auto_generated|op_3~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N12
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\Mult0|auto_generated|op_3~12_combout  & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\Mult0|auto_generated|op_3~12_combout  & 
// (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\Mult0|auto_generated|op_3~12_combout  & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\Mult0|auto_generated|op_3~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N16
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N18
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[18]~36_combout  = (\Mult0|auto_generated|op_3~14_combout  & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mult0|auto_generated|op_3~14_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hC0C0;
defparam \Mod5|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N22
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[17]~38_combout  = (\Mult0|auto_generated|op_3~12_combout  & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\Mult0|auto_generated|op_3~12_combout ),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hA0A0;
defparam \Mod5|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N26
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[16]~40_combout  = (\Mult0|auto_generated|op_3~10_combout  & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\Mult0|auto_generated|op_3~10_combout ),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hA0A0;
defparam \Mod5|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N24
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[15]~42_combout  = (\Mult0|auto_generated|op_3~8_combout  & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\Mult0|auto_generated|op_3~8_combout ),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hA0A0;
defparam \Mod5|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N0
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod5|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod5|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N2
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod5|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod5|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\Mod5|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N6
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N8
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N28
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[22]~68 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[22]~68_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mult0|auto_generated|op_3~10_combout 
// ))) # (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Mult0|auto_generated|op_3~10_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[22]~68 .lut_mask = 16'hC840;
defparam \Mod5|auto_generated|divider|divider|StageOut[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N14
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[28]~65 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[28]~65_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// ((!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[28]~65 .lut_mask = 16'h8A88;
defparam \Mod5|auto_generated|divider|divider|StageOut[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y5_N30
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[23]~67 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[23]~67_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mult0|auto_generated|op_3~12_combout 
// )) # (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\Mult0|auto_generated|op_3~12_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[23]~67 .lut_mask = 16'h8C80;
defparam \Mod5|auto_generated|divider|divider|StageOut[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N26
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[21]~46_combout  = (\Mult0|auto_generated|op_3~8_combout  & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Mult0|auto_generated|op_3~8_combout ),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hA0A0;
defparam \Mod5|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N22
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[20]~48_combout  = (\Mult0|auto_generated|op_3~6_combout  & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Mult0|auto_generated|op_3~6_combout ),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hA0A0;
defparam \Mod5|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N8
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[23]~67_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N10
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y5_N30
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[27]~69_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Mult0|auto_generated|op_3~8_combout )) 
// # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\Mult0|auto_generated|op_3~8_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'hAC00;
defparam \Mod5|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N4
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[26]~52_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mult0|auto_generated|op_3~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mult0|auto_generated|op_3~6_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \Mod5|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N26
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[25]~54_combout  = (\Mult0|auto_generated|op_3~4_combout  & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mult0|auto_generated|op_3~4_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hC0C0;
defparam \Mod5|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N6
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Mod5|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Mod5|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N12
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[28]~50_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[28]~65_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N14
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N18
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[33]~66 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[33]~66_combout  = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[33]~66 .lut_mask = 16'hCC08;
defparam \Mod5|auto_generated|divider|divider|StageOut[33]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N0
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[32]~70 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[32]~70_combout  = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mult0|auto_generated|op_3~6_combout 
// ))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mult0|auto_generated|op_3~6_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[32]~70 .lut_mask = 16'hC808;
defparam \Mod5|auto_generated|divider|divider|StageOut[32]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y5_N28
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[31]~61 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[31]~61_combout  = (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[31]~61 .lut_mask = 16'h0F00;
defparam \Mod5|auto_generated|divider|divider|StageOut[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N0
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[30]~56 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[30]~56_combout  = (\Mult0|auto_generated|op_3~2_combout  & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\Mult0|auto_generated|op_3~2_combout ),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[30]~56 .lut_mask = 16'hA0A0;
defparam \Mod5|auto_generated|divider|divider|StageOut[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N20
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\Mod5|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\Mod5|auto_generated|divider|divider|StageOut[31]~60_combout  & 
// (!\Mod5|auto_generated|divider|divider|StageOut[31]~61_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[31]~60_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[31]~61_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N24
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[33]~58_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[33]~66_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N26
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y5_N30
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[37]~63 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[37]~63_combout  = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// ((\Mod5|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\Mod5|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[37]~63 .lut_mask = 16'hFCB8;
defparam \Mod5|auto_generated|divider|divider|StageOut[37]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N6
cycloneii_lcell_comb \res0[2]~1 (
// Equation(s):
// \res0[2]~1_combout  = (\doOpt~combout [0] & (\Mod8|auto_generated|divider|divider|StageOut[14]~1_combout )) # (!\doOpt~combout [0] & ((\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout )))

	.dataa(\Mod8|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(vcc),
	.datad(\doOpt~combout [0]),
	.cin(gnd),
	.combout(\res0[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \res0[2]~1 .lut_mask = 16'hAACC;
defparam \res0[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N22
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[18]~3 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[18]~3_combout  = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~3 .lut_mask = 16'h00F0;
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N8
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[18]~2_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[18]~3_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N10
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y6_N26
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[22]~9 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout ) # 
// ((\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout )))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~9 .lut_mask = 16'hEEF0;
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y5_N7
cycloneii_lcell_ff \res0[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\res0[2]~1_combout ),
	.sdata(\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.aclr(!\ac~combout ),
	.sclr(\res0[3]~3_combout ),
	.sload(!\doOpt~combout [1]),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(res0[2]));

// Location: LCCOMB_X24_Y1_N12
cycloneii_lcell_comb \s0|WideOr6~0 (
// Equation(s):
// \s0|WideOr6~0_combout  = (res0[1] & (res0[3] & (res0[0] & !res0[2]))) # (!res0[1] & (res0[2] $ (((!res0[3] & res0[0])))))

	.dataa(res0[1]),
	.datab(res0[3]),
	.datac(res0[0]),
	.datad(res0[2]),
	.cin(gnd),
	.combout(\s0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr6~0 .lut_mask = 16'h4590;
defparam \s0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N6
cycloneii_lcell_comb \s0|WideOr6~1 (
// Equation(s):
// \s0|WideOr6~1_combout  = (res1[4]) # (\s0|WideOr6~0_combout )

	.dataa(res1[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\s0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\s0|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr6~1 .lut_mask = 16'hFFAA;
defparam \s0|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N28
cycloneii_lcell_comb \s0|WideOr5~0 (
// Equation(s):
// \s0|WideOr5~0_combout  = (res0[1] & ((res0[0] & (res0[3])) # (!res0[0] & ((res0[2]))))) # (!res0[1] & (res0[2] & (res0[3] $ (res0[0]))))

	.dataa(res0[1]),
	.datab(res0[3]),
	.datac(res0[0]),
	.datad(res0[2]),
	.cin(gnd),
	.combout(\s0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr5~0 .lut_mask = 16'h9E80;
defparam \s0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N2
cycloneii_lcell_comb \s0|WideOr5~1 (
// Equation(s):
// \s0|WideOr5~1_combout  = (\s0|WideOr5~0_combout ) # (res1[4])

	.dataa(vcc),
	.datab(\s0|WideOr5~0_combout ),
	.datac(res1[4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\s0|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr5~1 .lut_mask = 16'hFCFC;
defparam \s0|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N24
cycloneii_lcell_comb \s0|WideOr4~0 (
// Equation(s):
// \s0|WideOr4~0_combout  = (res0[3] & (res0[2] & ((res0[1]) # (!res0[0])))) # (!res0[3] & (res0[1] & (!res0[0] & !res0[2])))

	.dataa(res0[1]),
	.datab(res0[3]),
	.datac(res0[0]),
	.datad(res0[2]),
	.cin(gnd),
	.combout(\s0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr4~0 .lut_mask = 16'h8C02;
defparam \s0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N18
cycloneii_lcell_comb \s0|WideOr4~1 (
// Equation(s):
// \s0|WideOr4~1_combout  = (res1[4]) # (\s0|WideOr4~0_combout )

	.dataa(res1[4]),
	.datab(vcc),
	.datac(\s0|WideOr4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\s0|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr4~1 .lut_mask = 16'hFAFA;
defparam \s0|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N4
cycloneii_lcell_comb \s0|WideOr3~0 (
// Equation(s):
// \s0|WideOr3~0_combout  = (res0[1] & ((res0[0] & ((res0[2]))) # (!res0[0] & (res0[3] & !res0[2])))) # (!res0[1] & (!res0[3] & (res0[0] $ (res0[2]))))

	.dataa(res0[1]),
	.datab(res0[3]),
	.datac(res0[0]),
	.datad(res0[2]),
	.cin(gnd),
	.combout(\s0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr3~0 .lut_mask = 16'hA118;
defparam \s0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N26
cycloneii_lcell_comb \s0|WideOr3~1 (
// Equation(s):
// \s0|WideOr3~1_combout  = (\s0|WideOr3~0_combout ) # (res1[4])

	.dataa(vcc),
	.datab(\s0|WideOr3~0_combout ),
	.datac(res1[4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\s0|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr3~1 .lut_mask = 16'hFCFC;
defparam \s0|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N30
cycloneii_lcell_comb \s0|WideOr0~0 (
// Equation(s):
// \s0|WideOr0~0_combout  = (!res0[1] & (!res0[3] & (!res0[0] & !res0[2])))

	.dataa(res0[1]),
	.datab(res0[3]),
	.datac(res0[0]),
	.datad(res0[2]),
	.cin(gnd),
	.combout(\s0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr0~0 .lut_mask = 16'h0001;
defparam \s0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N8
cycloneii_lcell_comb \s0|WideOr2~0 (
// Equation(s):
// \s0|WideOr2~0_combout  = (res0[1] & (!res0[3] & (res0[0]))) # (!res0[1] & ((res0[2] & (!res0[3])) # (!res0[2] & ((res0[0])))))

	.dataa(res0[1]),
	.datab(res0[3]),
	.datac(res0[0]),
	.datad(res0[2]),
	.cin(gnd),
	.combout(\s0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr2~0 .lut_mask = 16'h3170;
defparam \s0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N20
cycloneii_lcell_comb \s0|WideOr2~1 (
// Equation(s):
// \s0|WideOr2~1_combout  = (res1[4] & (!\s0|WideOr0~0_combout )) # (!res1[4] & ((\s0|WideOr2~0_combout )))

	.dataa(res1[4]),
	.datab(\s0|WideOr0~0_combout ),
	.datac(\s0|WideOr2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\s0|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr2~1 .lut_mask = 16'h7272;
defparam \s0|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N14
cycloneii_lcell_comb \s0|WideOr1~0 (
// Equation(s):
// \s0|WideOr1~0_combout  = (res0[1] & (!res0[3] & ((res0[0]) # (!res0[2])))) # (!res0[1] & ((res0[3] & ((res0[2]))) # (!res0[3] & (res0[0] & !res0[2]))))

	.dataa(res0[1]),
	.datab(res0[3]),
	.datac(res0[0]),
	.datad(res0[2]),
	.cin(gnd),
	.combout(\s0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr1~0 .lut_mask = 16'h6432;
defparam \s0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N0
cycloneii_lcell_comb \s0|WideOr1~1 (
// Equation(s):
// \s0|WideOr1~1_combout  = (res1[4]) # (\s0|WideOr1~0_combout )

	.dataa(res1[4]),
	.datab(vcc),
	.datac(\s0|WideOr1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\s0|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr1~1 .lut_mask = 16'hFAFA;
defparam \s0|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N22
cycloneii_lcell_comb \s0|WideOr0~1 (
// Equation(s):
// \s0|WideOr0~1_combout  = (res0[3]) # ((res0[1] & ((!res0[2]) # (!res0[0]))) # (!res0[1] & ((res0[2]))))

	.dataa(res0[1]),
	.datab(res0[3]),
	.datac(res0[0]),
	.datad(res0[2]),
	.cin(gnd),
	.combout(\s0|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr0~1 .lut_mask = 16'hDFEE;
defparam \s0|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N16
cycloneii_lcell_comb \s0|WideOr0~2 (
// Equation(s):
// \s0|WideOr0~2_combout  = (res1[4] & ((\s0|WideOr0~0_combout ))) # (!res1[4] & (\s0|WideOr0~1_combout ))

	.dataa(vcc),
	.datab(\s0|WideOr0~1_combout ),
	.datac(res1[4]),
	.datad(\s0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\s0|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \s0|WideOr0~2 .lut_mask = 16'hFC0C;
defparam \s0|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N4
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \Mult0|auto_generated|op_3~10_combout  $ (VCC)
// \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\Mult0|auto_generated|op_3~10_combout )

	.dataa(\Mult0|auto_generated|op_3~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N6
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\Mult0|auto_generated|op_3~12_combout  & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\Mult0|auto_generated|op_3~12_combout  & 
// (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\Mult0|auto_generated|op_3~12_combout  & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\Mult0|auto_generated|op_3~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N8
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\Mult0|auto_generated|op_3~14_combout  & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\Mult0|auto_generated|op_3~14_combout  & 
// (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\Mult0|auto_generated|op_3~14_combout  & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\Mult0|auto_generated|op_3~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N10
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N14
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[18]~37_combout  = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \Div3|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N2
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[17]~39_combout  = (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h5500;
defparam \Div3|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N0
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[16]~40_combout  = (\Mult0|auto_generated|op_3~10_combout  & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mult0|auto_generated|op_3~10_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \Div3|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N26
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[15]~43_combout  = (\Mult0|auto_generated|op_3~8_combout  & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\Mult0|auto_generated|op_3~8_combout ),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h0A0A;
defparam \Div3|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N18
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Div3|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\Div3|auto_generated|divider|divider|StageOut[15]~43_combout )))
// \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Div3|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\Div3|auto_generated|divider|divider|StageOut[15]~43_combout ))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N20
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Div3|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Div3|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\Div3|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\Div3|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N24
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\Div3|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N26
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y4_N30
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[22]~65_combout  = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mult0|auto_generated|op_3~10_combout 
// )) # (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\Mult0|auto_generated|op_3~10_combout ),
	.datab(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'h88C0;
defparam \Div3|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N14
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[28]~62_combout  = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div3|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'h8A88;
defparam \Div3|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N4
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[23]~64_combout  = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mult0|auto_generated|op_3~12_combout 
// )) # (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\Mult0|auto_generated|op_3~12_combout ),
	.datab(\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'hB080;
defparam \Div3|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N28
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[21]~46_combout  = (\Mult0|auto_generated|op_3~8_combout  & \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Mult0|auto_generated|op_3~8_combout ),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hA0A0;
defparam \Div3|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N8
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[20]~48_combout  = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mult0|auto_generated|op_3~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mult0|auto_generated|op_3~6_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \Div3|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N18
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Div3|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Div3|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\Div3|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\Div3|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N22
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\Div3|auto_generated|divider|divider|StageOut[23]~64_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N24
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N30
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[27]~66_combout  = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Mult0|auto_generated|op_3~8_combout )) 
// # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\Mult0|auto_generated|op_3~8_combout ),
	.datab(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'hB080;
defparam \Div3|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N2
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[26]~52_combout  = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mult0|auto_generated|op_3~6_combout )

	.dataa(vcc),
	.datab(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\Mult0|auto_generated|op_3~6_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hCC00;
defparam \Div3|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N22
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[25]~54_combout  = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mult0|auto_generated|op_3~4_combout )

	.dataa(vcc),
	.datab(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\Mult0|auto_generated|op_3~4_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hCC00;
defparam \Div3|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N6
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Div3|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Div3|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\Div3|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\Div3|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N10
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[28]~50_combout  & (!\Div3|auto_generated|divider|divider|StageOut[28]~62_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N12
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N22
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N28
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N30
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N12
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[33]~2 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[33]~2_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[33]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[33]~2 .lut_mask = 16'h0C0C;
defparam \Mod4|auto_generated|divider|divider|StageOut[33]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N14
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[32]~4 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[32]~4_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[32]~4 .lut_mask = 16'h0C0C;
defparam \Mod4|auto_generated|divider|divider|StageOut[32]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N26
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[31]~7 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[31]~7_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[31]~7 .lut_mask = 16'h00CC;
defparam \Mod4|auto_generated|divider|divider|StageOut[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N4
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[30]~1 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[30]~1_combout  = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[30]~1 .lut_mask = 16'h0303;
defparam \Mod4|auto_generated|divider|divider|StageOut[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N18
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\Mod4|auto_generated|divider|divider|StageOut[31]~6_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[31]~7_combout )))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\Mod4|auto_generated|divider|divider|StageOut[31]~6_combout  & 
// (!\Mod4|auto_generated|divider|divider|StageOut[31]~7_combout )))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[31]~6_combout  & (!\Mod4|auto_generated|divider|divider|StageOut[31]~7_combout  & 
// !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[31]~6_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[31]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N22
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[33]~3_combout  & (!\Mod4|auto_generated|divider|divider|StageOut[33]~2_combout  & 
// !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[33]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N24
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N28
cycloneii_lcell_comb \res1[1]~2 (
// Equation(s):
// \res1[1]~2_combout  = (!\doOpt~combout [0] & ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))) # 
// (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\doOpt~combout [0]),
	.cin(gnd),
	.combout(\res1[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \res1[1]~2 .lut_mask = 16'h003A;
defparam \res1[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N16
cycloneii_lcell_comb \res1[1]~feeder (
// Equation(s):
// \res1[1]~feeder_combout  = \res1[1]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\res1[1]~2_combout ),
	.cin(gnd),
	.combout(\res1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \res1[1]~feeder .lut_mask = 16'hFF00;
defparam \res1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N4
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \Add0~4_combout  $ (VCC)
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\Add0~4_combout )

	.dataa(\Add0~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N6
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\Add0~6_combout  & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\Add0~6_combout  & (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 
// ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\Add0~6_combout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\Add0~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N8
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\Add0~8_combout  & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\Add0~8_combout  & 
// (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\Add0~8_combout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\Add0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N10
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N16
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_wirecell (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_wirecell_combout  = !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_wirecell .lut_mask = 16'h0F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y5_N17
cycloneii_lcell_ff \res1[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\res1[1]~feeder_combout ),
	.sdata(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_wirecell_combout ),
	.aclr(!\ac~combout ),
	.sclr(\res0[3]~3_combout ),
	.sload(!\doOpt~combout [1]),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(res1[1]));

// Location: LCCOMB_X69_Y4_N0
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[33]~63_combout  = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Div3|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'h88A8;
defparam \Div3|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N16
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[32]~57_combout  = (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h0F00;
defparam \Div3|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N30
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[31]~58_combout  = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mult0|auto_generated|op_3~4_combout )

	.dataa(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|op_3~4_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'hAA00;
defparam \Div3|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N14
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[30]~61_combout  = (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mult0|auto_generated|op_3~2_combout )

	.dataa(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|op_3~2_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h5500;
defparam \Div3|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N0
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\Div3|auto_generated|divider|divider|StageOut[30]~60_combout ) # (\Div3|auto_generated|divider|divider|StageOut[30]~61_combout ))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N2
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[31]~59_combout  & (!\Div3|auto_generated|divider|divider|StageOut[31]~58_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N4
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\Div3|auto_generated|divider|divider|StageOut[32]~67_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[32]~57_combout ))))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N6
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[33]~56_combout  & (!\Div3|auto_generated|divider|divider|StageOut[33]~63_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N8
cycloneii_lcell_comb \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N22
cycloneii_lcell_comb \res1[0]~1 (
// Equation(s):
// \res1[0]~1_combout  = (\doOpt~combout [0] & (!\Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # (!\doOpt~combout [0] & ((!\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )))

	.dataa(\Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\doOpt~combout [0]),
	.cin(gnd),
	.combout(\res1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \res1[0]~1 .lut_mask = 16'h5533;
defparam \res1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N14
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~1_combout  = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 16'h3030;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N2
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~3_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 16'h0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N18
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~5_combout  = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 16'h3030;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N16
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[15]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[15]~6_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Add0~2_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Add0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[15]~6 .lut_mask = 16'hC0C0;
defparam \Div1|auto_generated|divider|divider|StageOut[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N22
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout  = CARRY((\Div1|auto_generated|divider|divider|StageOut[15]~7_combout ) # (\Div1|auto_generated|divider|divider|StageOut[15]~6_combout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N24
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[16]~4_combout  & (!\Div1|auto_generated|divider|divider|StageOut[16]~5_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N26
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout  & ((\Div1|auto_generated|divider|divider|StageOut[17]~2_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N28
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[18]~0_combout  & (!\Div1|auto_generated|divider|divider|StageOut[18]~1_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N30
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y6_N26
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_wirecell (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_wirecell_combout  = !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_wirecell .lut_mask = 16'h0F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y5_N23
cycloneii_lcell_ff \res1[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\res1[0]~1_combout ),
	.sdata(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_wirecell_combout ),
	.aclr(!\ac~combout ),
	.sclr(\res0[3]~3_combout ),
	.sload(!\doOpt~combout [1]),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(res1[0]));

// Location: LCCOMB_X67_Y4_N8
cycloneii_lcell_comb \res1[2]~29 (
// Equation(s):
// \res1[2]~29_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ))

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\res1[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \res1[2]~29 .lut_mask = 16'h0FCC;
defparam \res1[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N2
cycloneii_lcell_comb \res1[2]~3 (
// Equation(s):
// \res1[2]~3_combout  = (!\doOpt~combout [0] & ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\res1[2]~29_combout ))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(\res1[2]~29_combout ),
	.datad(\doOpt~combout [0]),
	.cin(gnd),
	.combout(\res1[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \res1[2]~3 .lut_mask = 16'h00E4;
defparam \res1[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N10
cycloneii_lcell_comb \res1[2]~feeder (
// Equation(s):
// \res1[2]~feeder_combout  = \res1[2]~3_combout 

	.dataa(vcc),
	.datab(\res1[2]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\res1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \res1[2]~feeder .lut_mask = 16'hCCCC;
defparam \res1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N20
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y5_N11
cycloneii_lcell_ff \res1[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\res1[2]~feeder_combout ),
	.sdata(\~GND~combout ),
	.aclr(!\ac~combout ),
	.sclr(\res0[3]~3_combout ),
	.sload(!\doOpt~combout [1]),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(res1[2]));

// Location: LCCOMB_X59_Y1_N12
cycloneii_lcell_comb \s1|WideOr6~0 (
// Equation(s):
// \s1|WideOr6~0_combout  = (res1[1] & (res1[3] & (res1[0] & !res1[2]))) # (!res1[1] & (res1[2] $ (((!res1[3] & res1[0])))))

	.dataa(res1[3]),
	.datab(res1[1]),
	.datac(res1[0]),
	.datad(res1[2]),
	.cin(gnd),
	.combout(\s1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr6~0 .lut_mask = 16'h2390;
defparam \s1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N10
cycloneii_lcell_comb \s1|WideOr6~1 (
// Equation(s):
// \s1|WideOr6~1_combout  = (\s1|WideOr6~0_combout ) # (res1[4])

	.dataa(\s1|WideOr6~0_combout ),
	.datab(vcc),
	.datac(res1[4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\s1|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr6~1 .lut_mask = 16'hFAFA;
defparam \s1|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N4
cycloneii_lcell_comb \s1|WideOr5~0 (
// Equation(s):
// \s1|WideOr5~0_combout  = (res1[3] & ((res1[0] & (res1[1])) # (!res1[0] & ((res1[2]))))) # (!res1[3] & (res1[2] & (res1[1] $ (res1[0]))))

	.dataa(res1[3]),
	.datab(res1[1]),
	.datac(res1[0]),
	.datad(res1[2]),
	.cin(gnd),
	.combout(\s1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr5~0 .lut_mask = 16'h9E80;
defparam \s1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N6
cycloneii_lcell_comb \s1|WideOr5~1 (
// Equation(s):
// \s1|WideOr5~1_combout  = (res1[4]) # (\s1|WideOr5~0_combout )

	.dataa(vcc),
	.datab(res1[4]),
	.datac(\s1|WideOr5~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\s1|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr5~1 .lut_mask = 16'hFCFC;
defparam \s1|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N8
cycloneii_lcell_comb \s1|WideOr4~0 (
// Equation(s):
// \s1|WideOr4~0_combout  = (res1[3] & (res1[2] & ((res1[1]) # (!res1[0])))) # (!res1[3] & (res1[1] & (!res1[0] & !res1[2])))

	.dataa(res1[3]),
	.datab(res1[1]),
	.datac(res1[0]),
	.datad(res1[2]),
	.cin(gnd),
	.combout(\s1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr4~0 .lut_mask = 16'h8A04;
defparam \s1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N26
cycloneii_lcell_comb \s1|WideOr4~1 (
// Equation(s):
// \s1|WideOr4~1_combout  = (res1[4]) # (\s1|WideOr4~0_combout )

	.dataa(vcc),
	.datab(res1[4]),
	.datac(\s1|WideOr4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\s1|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr4~1 .lut_mask = 16'hFCFC;
defparam \s1|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N0
cycloneii_lcell_comb \s1|WideOr3~0 (
// Equation(s):
// \s1|WideOr3~0_combout  = (res1[1] & ((res1[0] & ((res1[2]))) # (!res1[0] & (res1[3] & !res1[2])))) # (!res1[1] & (!res1[3] & (res1[0] $ (res1[2]))))

	.dataa(res1[3]),
	.datab(res1[1]),
	.datac(res1[0]),
	.datad(res1[2]),
	.cin(gnd),
	.combout(\s1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr3~0 .lut_mask = 16'hC118;
defparam \s1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N2
cycloneii_lcell_comb \s1|WideOr3~1 (
// Equation(s):
// \s1|WideOr3~1_combout  = (\s1|WideOr3~0_combout ) # (res1[4])

	.dataa(vcc),
	.datab(\s1|WideOr3~0_combout ),
	.datac(res1[4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\s1|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr3~1 .lut_mask = 16'hFCFC;
defparam \s1|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N22
cycloneii_lcell_comb \s1|WideOr0~0 (
// Equation(s):
// \s1|WideOr0~0_combout  = (!res1[3] & (!res1[1] & (!res1[0] & !res1[2])))

	.dataa(res1[3]),
	.datab(res1[1]),
	.datac(res1[0]),
	.datad(res1[2]),
	.cin(gnd),
	.combout(\s1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr0~0 .lut_mask = 16'h0001;
defparam \s1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N28
cycloneii_lcell_comb \s1|WideOr2~0 (
// Equation(s):
// \s1|WideOr2~0_combout  = (res1[1] & (!res1[3] & (res1[0]))) # (!res1[1] & ((res1[2] & (!res1[3])) # (!res1[2] & ((res1[0])))))

	.dataa(res1[3]),
	.datab(res1[1]),
	.datac(res1[0]),
	.datad(res1[2]),
	.cin(gnd),
	.combout(\s1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr2~0 .lut_mask = 16'h5170;
defparam \s1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N20
cycloneii_lcell_comb \s1|WideOr2~1 (
// Equation(s):
// \s1|WideOr2~1_combout  = (res1[4] & (!\s1|WideOr0~0_combout )) # (!res1[4] & ((\s1|WideOr2~0_combout )))

	.dataa(vcc),
	.datab(\s1|WideOr0~0_combout ),
	.datac(res1[4]),
	.datad(\s1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\s1|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr2~1 .lut_mask = 16'h3F30;
defparam \s1|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N14
cycloneii_lcell_comb \s1|WideOr1~0 (
// Equation(s):
// \s1|WideOr1~0_combout  = (res1[3] & (!res1[1] & ((res1[2])))) # (!res1[3] & ((res1[1] & ((res1[0]) # (!res1[2]))) # (!res1[1] & (res1[0] & !res1[2]))))

	.dataa(res1[3]),
	.datab(res1[1]),
	.datac(res1[0]),
	.datad(res1[2]),
	.cin(gnd),
	.combout(\s1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr1~0 .lut_mask = 16'h6254;
defparam \s1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N24
cycloneii_lcell_comb \s1|WideOr1~1 (
// Equation(s):
// \s1|WideOr1~1_combout  = (res1[4]) # (\s1|WideOr1~0_combout )

	.dataa(vcc),
	.datab(res1[4]),
	.datac(\s1|WideOr1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\s1|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr1~1 .lut_mask = 16'hFCFC;
defparam \s1|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N30
cycloneii_lcell_comb \s1|WideOr0~1 (
// Equation(s):
// \s1|WideOr0~1_combout  = (res1[3]) # ((res1[1] & ((!res1[2]) # (!res1[0]))) # (!res1[1] & ((res1[2]))))

	.dataa(res1[3]),
	.datab(res1[1]),
	.datac(res1[0]),
	.datad(res1[2]),
	.cin(gnd),
	.combout(\s1|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr0~1 .lut_mask = 16'hBFEE;
defparam \s1|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N16
cycloneii_lcell_comb \s1|WideOr0~2 (
// Equation(s):
// \s1|WideOr0~2_combout  = (res1[4] & ((\s1|WideOr0~0_combout ))) # (!res1[4] & (\s1|WideOr0~1_combout ))

	.dataa(vcc),
	.datab(\s1|WideOr0~1_combout ),
	.datac(res1[4]),
	.datad(\s1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\s1|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \s1|WideOr0~2 .lut_mask = 16'hFC0C;
defparam \s1|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N12
cycloneii_lcell_comb \res2[3]~2 (
// Equation(s):
// \res2[3]~2_combout  = (\doOpt~combout [0] & (\Mux4~0_combout )) # (!\doOpt~combout [0] & ((!\doOpt~combout [1])))

	.dataa(\Mux4~0_combout ),
	.datab(vcc),
	.datac(\doOpt~combout [1]),
	.datad(\doOpt~combout [0]),
	.cin(gnd),
	.combout(\res2[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \res2[3]~2 .lut_mask = 16'hAA0F;
defparam \res2[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y5_N13
cycloneii_lcell_ff \res2[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\res2[3]~2_combout ),
	.sdata(\doOpt~combout [1]),
	.aclr(!\ac~combout ),
	.sclr(gnd),
	.sload(\doOpt~combout [2]),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(res2[3]));

// Location: LCCOMB_X70_Y6_N30
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y5_N30
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (!\doOpt~combout [1]) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(vcc),
	.datad(\doOpt~combout [1]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h33FF;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N0
cycloneii_lcell_comb \res2[1]~0 (
// Equation(s):
// \res2[1]~0_combout  = (\doOpt~combout [0] & (\Mux4~0_combout )) # (!\doOpt~combout [0] & ((\Mux2~0_combout )))

	.dataa(\Mux4~0_combout ),
	.datab(\Mux2~0_combout ),
	.datac(vcc),
	.datad(\doOpt~combout [0]),
	.cin(gnd),
	.combout(\res2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \res2[1]~0 .lut_mask = 16'hAACC;
defparam \res2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y5_N1
cycloneii_lcell_ff \res2[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\res2[1]~0_combout ),
	.sdata(\doOpt~combout [1]),
	.aclr(!\ac~combout ),
	.sclr(gnd),
	.sload(\doOpt~combout [2]),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(res2[1]));

// Location: LCCOMB_X70_Y6_N0
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[54]~0_combout  = (\Mult0|auto_generated|op_3~14_combout  & \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\Mult0|auto_generated|op_3~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = 16'hAA00;
defparam \Div2|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N8
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[53]~2_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mult0|auto_generated|op_3~12_combout )

	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(vcc),
	.datad(\Mult0|auto_generated|op_3~12_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = 16'hCC00;
defparam \Div2|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N10
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[52]~4_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mult0|auto_generated|op_3~10_combout )

	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\Mult0|auto_generated|op_3~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 16'hC0C0;
defparam \Div2|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N18
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[51]~6_combout  = (\Mult0|auto_generated|op_3~8_combout  & \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mult0|auto_generated|op_3~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = 16'hF000;
defparam \Div2|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y6_N12
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[50]~8_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mult0|auto_generated|op_3~6_combout )

	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\Mult0|auto_generated|op_3~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 16'hC0C0;
defparam \Div2|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N0
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[49]~10_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mult0|auto_generated|op_3~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mult0|auto_generated|op_3~4_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 16'hF000;
defparam \Div2|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N14
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout  = CARRY((\Div2|auto_generated|divider|divider|StageOut[49]~11_combout ) # (\Div2|auto_generated|divider|divider|StageOut[49]~10_combout ))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N16
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[50]~9_combout  & (!\Div2|auto_generated|divider|divider|StageOut[50]~8_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N18
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout  = CARRY((\Div2|auto_generated|divider|divider|StageOut[51]~7_combout ) # ((\Div2|auto_generated|divider|divider|StageOut[51]~6_combout ) # 
// (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N20
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  = CARRY(((!\Div2|auto_generated|divider|divider|StageOut[52]~5_combout  & !\Div2|auto_generated|divider|divider|StageOut[52]~4_combout )) # 
// (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .lut_mask = 16'h001F;
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N22
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  & ((\Div2|auto_generated|divider|divider|StageOut[53]~3_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[53]~2_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .lut_mask = 16'h000E;
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N24
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[54]~1_combout  & (!\Div2|auto_generated|divider|divider|StageOut[54]~0_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y6_N26
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N4
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\doOpt~combout [1] & (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (!\doOpt~combout [2] & !\doOpt~combout [0])))

	.dataa(\doOpt~combout [1]),
	.datab(\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\doOpt~combout [2]),
	.datad(\doOpt~combout [0]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'h0002;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y5_N5
cycloneii_lcell_ff \res2[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\ac~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(res2[0]));

// Location: LCCOMB_X66_Y5_N26
cycloneii_lcell_comb \res2[2]~1 (
// Equation(s):
// \res2[2]~1_combout  = (\doOpt~combout [0] & (\Mux4~0_combout )) # (!\doOpt~combout [0] & ((!\doOpt~combout [1])))

	.dataa(\Mux4~0_combout ),
	.datab(vcc),
	.datac(\doOpt~combout [1]),
	.datad(\doOpt~combout [0]),
	.cin(gnd),
	.combout(\res2[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \res2[2]~1 .lut_mask = 16'hAA0F;
defparam \res2[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y5_N27
cycloneii_lcell_ff \res2[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\res2[2]~1_combout ),
	.sdata(\doOpt~combout [1]),
	.aclr(!\ac~combout ),
	.sclr(gnd),
	.sload(\doOpt~combout [2]),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(res2[2]));

// Location: LCCOMB_X66_Y5_N30
cycloneii_lcell_comb \s2|WideOr6~0 (
// Equation(s):
// \s2|WideOr6~0_combout  = (res2[1] & (res2[3] & (res2[0] & !res2[2]))) # (!res2[1] & (res2[2] $ (((!res2[3] & res2[0])))))

	.dataa(res2[3]),
	.datab(res2[1]),
	.datac(res2[0]),
	.datad(res2[2]),
	.cin(gnd),
	.combout(\s2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \s2|WideOr6~0 .lut_mask = 16'h2390;
defparam \s2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N16
cycloneii_lcell_comb \s2|WideOr5~0 (
// Equation(s):
// \s2|WideOr5~0_combout  = (res2[3] & ((res2[0] & (res2[1])) # (!res2[0] & ((res2[2]))))) # (!res2[3] & (res2[2] & (res2[1] $ (res2[0]))))

	.dataa(res2[3]),
	.datab(res2[1]),
	.datac(res2[0]),
	.datad(res2[2]),
	.cin(gnd),
	.combout(\s2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \s2|WideOr5~0 .lut_mask = 16'h9E80;
defparam \s2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N6
cycloneii_lcell_comb \s2|WideOr4~0 (
// Equation(s):
// \s2|WideOr4~0_combout  = (res2[3] & (res2[2] & ((res2[1]) # (!res2[0])))) # (!res2[3] & (res2[1] & (!res2[0] & !res2[2])))

	.dataa(res2[3]),
	.datab(res2[1]),
	.datac(res2[0]),
	.datad(res2[2]),
	.cin(gnd),
	.combout(\s2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \s2|WideOr4~0 .lut_mask = 16'h8A04;
defparam \s2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N8
cycloneii_lcell_comb \s2|WideOr3~0 (
// Equation(s):
// \s2|WideOr3~0_combout  = (res2[1] & ((res2[0] & ((res2[2]))) # (!res2[0] & (res2[3] & !res2[2])))) # (!res2[1] & (!res2[3] & (res2[0] $ (res2[2]))))

	.dataa(res2[3]),
	.datab(res2[1]),
	.datac(res2[0]),
	.datad(res2[2]),
	.cin(gnd),
	.combout(\s2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \s2|WideOr3~0 .lut_mask = 16'hC118;
defparam \s2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N18
cycloneii_lcell_comb \s2|WideOr2~0 (
// Equation(s):
// \s2|WideOr2~0_combout  = (res2[1] & (!res2[3] & (res2[0]))) # (!res2[1] & ((res2[2] & (!res2[3])) # (!res2[2] & ((res2[0])))))

	.dataa(res2[3]),
	.datab(res2[1]),
	.datac(res2[0]),
	.datad(res2[2]),
	.cin(gnd),
	.combout(\s2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \s2|WideOr2~0 .lut_mask = 16'h5170;
defparam \s2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N24
cycloneii_lcell_comb \s2|WideOr1~0 (
// Equation(s):
// \s2|WideOr1~0_combout  = (res2[3] & (!res2[1] & ((res2[2])))) # (!res2[3] & ((res2[1] & ((res2[0]) # (!res2[2]))) # (!res2[1] & (res2[0] & !res2[2]))))

	.dataa(res2[3]),
	.datab(res2[1]),
	.datac(res2[0]),
	.datad(res2[2]),
	.cin(gnd),
	.combout(\s2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \s2|WideOr1~0 .lut_mask = 16'h6254;
defparam \s2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N2
cycloneii_lcell_comb \s2|WideOr0~0 (
// Equation(s):
// \s2|WideOr0~0_combout  = (res2[3]) # ((res2[1] & ((!res2[2]) # (!res2[0]))) # (!res2[1] & ((res2[2]))))

	.dataa(res2[3]),
	.datab(res2[1]),
	.datac(res2[0]),
	.datad(res2[2]),
	.cin(gnd),
	.combout(\s2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \s2|WideOr0~0 .lut_mask = 16'hBFEE;
defparam \s2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N10
cycloneii_lcell_comb \o|WideOr6~0 (
// Equation(s):
// \o|WideOr6~0_combout  = (!\doOpt~combout [1] & (\doOpt~combout [0] $ (\doOpt~combout [2])))

	.dataa(\doOpt~combout [0]),
	.datab(vcc),
	.datac(\doOpt~combout [2]),
	.datad(\doOpt~combout [1]),
	.cin(gnd),
	.combout(\o|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \o|WideOr6~0 .lut_mask = 16'h005A;
defparam \o|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N0
cycloneii_lcell_comb \o|WideOr5~0 (
// Equation(s):
// \o|WideOr5~0_combout  = (\doOpt~combout [2] & (\doOpt~combout [0] $ (\doOpt~combout [1])))

	.dataa(\doOpt~combout [0]),
	.datab(vcc),
	.datac(\doOpt~combout [2]),
	.datad(\doOpt~combout [1]),
	.cin(gnd),
	.combout(\o|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \o|WideOr5~0 .lut_mask = 16'h50A0;
defparam \o|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N22
cycloneii_lcell_comb \o|Decoder0~0 (
// Equation(s):
// \o|Decoder0~0_combout  = (!\doOpt~combout [0] & (!\doOpt~combout [2] & \doOpt~combout [1]))

	.dataa(\doOpt~combout [0]),
	.datab(vcc),
	.datac(\doOpt~combout [2]),
	.datad(\doOpt~combout [1]),
	.cin(gnd),
	.combout(\o|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \o|Decoder0~0 .lut_mask = 16'h0500;
defparam \o|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N28
cycloneii_lcell_comb \o|WideOr3~0 (
// Equation(s):
// \o|WideOr3~0_combout  = (\doOpt~combout [0] & (\doOpt~combout [2] $ (!\doOpt~combout [1]))) # (!\doOpt~combout [0] & (\doOpt~combout [2] & !\doOpt~combout [1]))

	.dataa(\doOpt~combout [0]),
	.datab(vcc),
	.datac(\doOpt~combout [2]),
	.datad(\doOpt~combout [1]),
	.cin(gnd),
	.combout(\o|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \o|WideOr3~0 .lut_mask = 16'hA05A;
defparam \o|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N30
cycloneii_lcell_comb \o|WideOr2~0 (
// Equation(s):
// \o|WideOr2~0_combout  = (\doOpt~combout [0]) # ((\doOpt~combout [2] & !\doOpt~combout [1]))

	.dataa(\doOpt~combout [0]),
	.datab(vcc),
	.datac(\doOpt~combout [2]),
	.datad(\doOpt~combout [1]),
	.cin(gnd),
	.combout(\o|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \o|WideOr2~0 .lut_mask = 16'hAAFA;
defparam \o|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N4
cycloneii_lcell_comb \o|WideOr1~0 (
// Equation(s):
// \o|WideOr1~0_combout  = (\doOpt~combout [0] & ((\doOpt~combout [1]) # (!\doOpt~combout [2]))) # (!\doOpt~combout [0] & (!\doOpt~combout [2] & \doOpt~combout [1]))

	.dataa(\doOpt~combout [0]),
	.datab(vcc),
	.datac(\doOpt~combout [2]),
	.datad(\doOpt~combout [1]),
	.cin(gnd),
	.combout(\o|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \o|WideOr1~0 .lut_mask = 16'hAF0A;
defparam \o|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N6
cycloneii_lcell_comb \o|WideOr0~0 (
// Equation(s):
// \o|WideOr0~0_combout  = (\doOpt~combout [2] & (\doOpt~combout [0] & \doOpt~combout [1])) # (!\doOpt~combout [2] & ((!\doOpt~combout [1])))

	.dataa(\doOpt~combout [0]),
	.datab(vcc),
	.datac(\doOpt~combout [2]),
	.datad(\doOpt~combout [1]),
	.cin(gnd),
	.combout(\o|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \o|WideOr0~0 .lut_mask = 16'hA00F;
defparam \o|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N26
cycloneii_lcell_comb \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\optB~combout [2] & (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\optB~combout [2] & 
// (!\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\optB~combout [2] & !\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\optB~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N28
cycloneii_lcell_comb \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\optB~combout [3] & (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\optB~combout [3] & 
// (!\Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\optB~combout [3] & !\Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\optB~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N30
cycloneii_lcell_comb \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N4
cycloneii_lcell_comb \Mod12|auto_generated|divider|divider|StageOut[13]~0 (
// Equation(s):
// \Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  = (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\optB~combout [1]))) # (!\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))

	.dataa(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\optB~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod12|auto_generated|divider|divider|StageOut[13]~0 .lut_mask = 16'hE2E2;
defparam \Mod12|auto_generated|divider|divider|StageOut[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N18
cycloneii_lcell_comb \Mod12|auto_generated|divider|divider|StageOut[14]~1 (
// Equation(s):
// \Mod12|auto_generated|divider|divider|StageOut[14]~1_combout  = (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\optB~combout [2]))) # (!\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))

	.dataa(vcc),
	.datab(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\optB~combout [2]),
	.datad(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod12|auto_generated|divider|divider|StageOut[14]~1 .lut_mask = 16'hF0CC;
defparam \Mod12|auto_generated|divider|divider|StageOut[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N20
cycloneii_lcell_comb \Mod12|auto_generated|divider|divider|StageOut[15]~2 (
// Equation(s):
// \Mod12|auto_generated|divider|divider|StageOut[15]~2_combout  = (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\optB~combout [3]))) # (!\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ))

	.dataa(vcc),
	.datab(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Mod12|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\optB~combout [3]),
	.cin(gnd),
	.combout(\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod12|auto_generated|divider|divider|StageOut[15]~2 .lut_mask = 16'hFC30;
defparam \Mod12|auto_generated|divider|divider|StageOut[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N0
cycloneii_lcell_comb \s4|WideOr6~0 (
// Equation(s):
// \s4|WideOr6~0_combout  = (\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  & (!\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout  & (\optB~combout [0] & \Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ))) # 
// (!\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  & (\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout  $ (((\optB~combout [0] & !\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout )))))

	.dataa(\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\optB~combout [0]),
	.datad(\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cin(gnd),
	.combout(\s4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \s4|WideOr6~0 .lut_mask = 16'h6414;
defparam \s4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N2
cycloneii_lcell_comb \s4|WideOr5~0 (
// Equation(s):
// \s4|WideOr5~0_combout  = (\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  & ((\optB~combout [0] & ((\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ))) # (!\optB~combout [0] & 
// (\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout )))) # (!\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  & (\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout  & (\optB~combout [0] $ 
// (\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ))))

	.dataa(\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\optB~combout [0]),
	.datad(\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cin(gnd),
	.combout(\s4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \s4|WideOr5~0 .lut_mask = 16'hAC48;
defparam \s4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N12
cycloneii_lcell_comb \s4|WideOr4~0 (
// Equation(s):
// \s4|WideOr4~0_combout  = (\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout  & (\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout  & ((\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout ) # (!\optB~combout [0])))) # 
// (!\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout  & (\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  & (!\optB~combout [0] & !\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout )))

	.dataa(\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\optB~combout [0]),
	.datad(\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cin(gnd),
	.combout(\s4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \s4|WideOr4~0 .lut_mask = 16'h8C02;
defparam \s4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N26
cycloneii_lcell_comb \s4|WideOr3~0 (
// Equation(s):
// \s4|WideOr3~0_combout  = (\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  & ((\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout  & (\optB~combout [0])) # (!\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout  & 
// (!\optB~combout [0] & \Mod12|auto_generated|divider|divider|StageOut[15]~2_combout )))) # (!\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  & (!\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout  & 
// (\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout  $ (\optB~combout [0]))))

	.dataa(\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\optB~combout [0]),
	.datad(\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cin(gnd),
	.combout(\s4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \s4|WideOr3~0 .lut_mask = 16'h8294;
defparam \s4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N20
cycloneii_lcell_comb \s4|WideOr2~0 (
// Equation(s):
// \s4|WideOr2~0_combout  = (\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  & (((\optB~combout [0] & !\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout )))) # (!\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  & 
// ((\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout  & ((!\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ))) # (!\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout  & (\optB~combout [0]))))

	.dataa(\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\optB~combout [0]),
	.datad(\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cin(gnd),
	.combout(\s4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \s4|WideOr2~0 .lut_mask = 16'h10F4;
defparam \s4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N22
cycloneii_lcell_comb \s4|WideOr1~0 (
// Equation(s):
// \s4|WideOr1~0_combout  = (\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  & (!\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout  & ((\optB~combout [0]) # (!\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout )))) # 
// (!\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  & ((\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout  & ((\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ))) # 
// (!\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout  & (\optB~combout [0] & !\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ))))

	.dataa(\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\optB~combout [0]),
	.datad(\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cin(gnd),
	.combout(\s4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \s4|WideOr1~0 .lut_mask = 16'h44B2;
defparam \s4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N8
cycloneii_lcell_comb \s4|WideOr0~0 (
// Equation(s):
// \s4|WideOr0~0_combout  = (\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ) # ((\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  & ((!\optB~combout [0]) # (!\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout ))) # 
// (!\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout  & (\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout )))

	.dataa(\Mod12|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod12|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\optB~combout [0]),
	.datad(\Mod12|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cin(gnd),
	.combout(\s4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \s4|WideOr0~0 .lut_mask = 16'hFF6E;
defparam \s4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N6
cycloneii_lcell_comb \Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1 (
// Equation(s):
// \Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout  = CARRY(\optB~combout [1])

	.dataa(vcc),
	.datab(\optB~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1 .lut_mask = 16'h00CC;
defparam \Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N8
cycloneii_lcell_comb \Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3 (
// Equation(s):
// \Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout  = CARRY((!\optB~combout [2] & !\Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ))

	.dataa(vcc),
	.datab(\optB~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3 .lut_mask = 16'h0003;
defparam \Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N10
cycloneii_lcell_comb \Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout  = CARRY((\optB~combout [3] & !\Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ))

	.dataa(vcc),
	.datab(\optB~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 16'h000C;
defparam \Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N12
cycloneii_lcell_comb \Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ),
	.combout(\Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N24
cycloneii_lcell_comb \Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \optA~combout [1] $ (VCC)
// \Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\optA~combout [1])

	.dataa(vcc),
	.datab(\optA~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N26
cycloneii_lcell_comb \Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\optA~combout [2] & (\Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\optA~combout [2] & 
// (!\Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\optA~combout [2] & !\Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\optA~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N28
cycloneii_lcell_comb \Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\optA~combout [3] & (\Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\optA~combout [3] & 
// (!\Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\optA~combout [3] & !\Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\optA~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N30
cycloneii_lcell_comb \Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N12
cycloneii_lcell_comb \Mod10|auto_generated|divider|divider|StageOut[13]~0 (
// Equation(s):
// \Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  = (\Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\optA~combout [1]))) # (!\Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))

	.dataa(vcc),
	.datab(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\optA~combout [1]),
	.cin(gnd),
	.combout(\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod10|auto_generated|divider|divider|StageOut[13]~0 .lut_mask = 16'hFC30;
defparam \Mod10|auto_generated|divider|divider|StageOut[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N0
cycloneii_lcell_comb \Mod10|auto_generated|divider|divider|StageOut[15]~2 (
// Equation(s):
// \Mod10|auto_generated|divider|divider|StageOut[15]~2_combout  = (\Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\optA~combout [3])) # (!\Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )))

	.dataa(\optA~combout [3]),
	.datab(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod10|auto_generated|divider|divider|StageOut[15]~2 .lut_mask = 16'hBB88;
defparam \Mod10|auto_generated|divider|divider|StageOut[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N22
cycloneii_lcell_comb \Mod10|auto_generated|divider|divider|StageOut[14]~1 (
// Equation(s):
// \Mod10|auto_generated|divider|divider|StageOut[14]~1_combout  = (\Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\optA~combout [2]))) # (!\Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))

	.dataa(vcc),
	.datab(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\optA~combout [2]),
	.datad(\Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod10|auto_generated|divider|divider|StageOut[14]~1 .lut_mask = 16'hF0CC;
defparam \Mod10|auto_generated|divider|divider|StageOut[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N0
cycloneii_lcell_comb \s6|WideOr6~0 (
// Equation(s):
// \s6|WideOr6~0_combout  = (\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  & (\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout  & (!\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout  & \optA~combout [0]))) # 
// (!\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  & (\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout  $ (((!\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout  & \optA~combout [0])))))

	.dataa(\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datac(\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datad(\optA~combout [0]),
	.cin(gnd),
	.combout(\s6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \s6|WideOr6~0 .lut_mask = 16'h4950;
defparam \s6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N2
cycloneii_lcell_comb \s6|WideOr5~0 (
// Equation(s):
// \s6|WideOr5~0_combout  = (\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  & ((\optA~combout [0] & (\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout )) # (!\optA~combout [0] & 
// ((\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout ))))) # (!\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  & (\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout  & 
// (\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout  $ (\optA~combout [0]))))

	.dataa(\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datac(\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datad(\optA~combout [0]),
	.cin(gnd),
	.combout(\s6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \s6|WideOr5~0 .lut_mask = 16'h98E0;
defparam \s6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N4
cycloneii_lcell_comb \s6|WideOr4~0 (
// Equation(s):
// \s6|WideOr4~0_combout  = (\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout  & (\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout  & ((\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout ) # (!\optA~combout [0])))) # 
// (!\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout  & (\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  & (!\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout  & !\optA~combout [0])))

	.dataa(\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datac(\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datad(\optA~combout [0]),
	.cin(gnd),
	.combout(\s6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \s6|WideOr4~0 .lut_mask = 16'h80C2;
defparam \s6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N6
cycloneii_lcell_comb \s6|WideOr3~0 (
// Equation(s):
// \s6|WideOr3~0_combout  = (\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  & ((\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout  & ((\optA~combout [0]))) # (!\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout  & 
// (\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout  & !\optA~combout [0])))) # (!\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  & (!\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout  & 
// (\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout  $ (\optA~combout [0]))))

	.dataa(\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datac(\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datad(\optA~combout [0]),
	.cin(gnd),
	.combout(\s6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \s6|WideOr3~0 .lut_mask = 16'hA118;
defparam \s6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N12
cycloneii_lcell_comb \s6|WideOr2~0 (
// Equation(s):
// \s6|WideOr2~0_combout  = (\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  & (!\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout  & ((\optA~combout [0])))) # (!\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  & 
// ((\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout  & (!\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout )) # (!\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout  & ((\optA~combout [0])))))

	.dataa(\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datac(\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datad(\optA~combout [0]),
	.cin(gnd),
	.combout(\s6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \s6|WideOr2~0 .lut_mask = 16'h3710;
defparam \s6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N10
cycloneii_lcell_comb \s6|WideOr1~0 (
// Equation(s):
// \s6|WideOr1~0_combout  = (\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  & (!\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout  & ((\optA~combout [0]) # (!\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout )))) # 
// (!\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  & ((\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout  & (\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout )) # 
// (!\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout  & (!\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout  & \optA~combout [0]))))

	.dataa(\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datac(\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datad(\optA~combout [0]),
	.cin(gnd),
	.combout(\s6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \s6|WideOr1~0 .lut_mask = 16'h6342;
defparam \s6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N8
cycloneii_lcell_comb \s6|WideOr0~0 (
// Equation(s):
// \s6|WideOr0~0_combout  = (\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout ) # ((\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  & ((!\optA~combout [0]) # (!\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout ))) # 
// (!\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout  & (\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout )))

	.dataa(\Mod10|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datab(\Mod10|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datac(\Mod10|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datad(\optA~combout [0]),
	.cin(gnd),
	.combout(\s6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \s6|WideOr0~0 .lut_mask = 16'hDEFE;
defparam \s6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N22
cycloneii_lcell_comb \Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1 (
// Equation(s):
// \Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout  = CARRY(\optA~combout [1])

	.dataa(vcc),
	.datab(\optA~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1 .lut_mask = 16'h00CC;
defparam \Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N24
cycloneii_lcell_comb \Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3 (
// Equation(s):
// \Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout  = CARRY((!\optA~combout [2] & !\Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ))

	.dataa(vcc),
	.datab(\optA~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3 .lut_mask = 16'h0003;
defparam \Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N26
cycloneii_lcell_comb \Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout  = CARRY((\optA~combout [3] & !\Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ))

	.dataa(vcc),
	.datab(\optA~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 16'h000C;
defparam \Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N28
cycloneii_lcell_comb \Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ),
	.combout(\Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg0[0]~I (
	.datain(\s0|WideOr6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg0[0]));
// synopsys translate_off
defparam \seg0[0]~I .input_async_reset = "none";
defparam \seg0[0]~I .input_power_up = "low";
defparam \seg0[0]~I .input_register_mode = "none";
defparam \seg0[0]~I .input_sync_reset = "none";
defparam \seg0[0]~I .oe_async_reset = "none";
defparam \seg0[0]~I .oe_power_up = "low";
defparam \seg0[0]~I .oe_register_mode = "none";
defparam \seg0[0]~I .oe_sync_reset = "none";
defparam \seg0[0]~I .operation_mode = "output";
defparam \seg0[0]~I .output_async_reset = "none";
defparam \seg0[0]~I .output_power_up = "low";
defparam \seg0[0]~I .output_register_mode = "none";
defparam \seg0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg0[1]~I (
	.datain(\s0|WideOr5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg0[1]));
// synopsys translate_off
defparam \seg0[1]~I .input_async_reset = "none";
defparam \seg0[1]~I .input_power_up = "low";
defparam \seg0[1]~I .input_register_mode = "none";
defparam \seg0[1]~I .input_sync_reset = "none";
defparam \seg0[1]~I .oe_async_reset = "none";
defparam \seg0[1]~I .oe_power_up = "low";
defparam \seg0[1]~I .oe_register_mode = "none";
defparam \seg0[1]~I .oe_sync_reset = "none";
defparam \seg0[1]~I .operation_mode = "output";
defparam \seg0[1]~I .output_async_reset = "none";
defparam \seg0[1]~I .output_power_up = "low";
defparam \seg0[1]~I .output_register_mode = "none";
defparam \seg0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg0[2]~I (
	.datain(\s0|WideOr4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg0[2]));
// synopsys translate_off
defparam \seg0[2]~I .input_async_reset = "none";
defparam \seg0[2]~I .input_power_up = "low";
defparam \seg0[2]~I .input_register_mode = "none";
defparam \seg0[2]~I .input_sync_reset = "none";
defparam \seg0[2]~I .oe_async_reset = "none";
defparam \seg0[2]~I .oe_power_up = "low";
defparam \seg0[2]~I .oe_register_mode = "none";
defparam \seg0[2]~I .oe_sync_reset = "none";
defparam \seg0[2]~I .operation_mode = "output";
defparam \seg0[2]~I .output_async_reset = "none";
defparam \seg0[2]~I .output_power_up = "low";
defparam \seg0[2]~I .output_register_mode = "none";
defparam \seg0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg0[3]~I (
	.datain(\s0|WideOr3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg0[3]));
// synopsys translate_off
defparam \seg0[3]~I .input_async_reset = "none";
defparam \seg0[3]~I .input_power_up = "low";
defparam \seg0[3]~I .input_register_mode = "none";
defparam \seg0[3]~I .input_sync_reset = "none";
defparam \seg0[3]~I .oe_async_reset = "none";
defparam \seg0[3]~I .oe_power_up = "low";
defparam \seg0[3]~I .oe_register_mode = "none";
defparam \seg0[3]~I .oe_sync_reset = "none";
defparam \seg0[3]~I .operation_mode = "output";
defparam \seg0[3]~I .output_async_reset = "none";
defparam \seg0[3]~I .output_power_up = "low";
defparam \seg0[3]~I .output_register_mode = "none";
defparam \seg0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg0[4]~I (
	.datain(\s0|WideOr2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg0[4]));
// synopsys translate_off
defparam \seg0[4]~I .input_async_reset = "none";
defparam \seg0[4]~I .input_power_up = "low";
defparam \seg0[4]~I .input_register_mode = "none";
defparam \seg0[4]~I .input_sync_reset = "none";
defparam \seg0[4]~I .oe_async_reset = "none";
defparam \seg0[4]~I .oe_power_up = "low";
defparam \seg0[4]~I .oe_register_mode = "none";
defparam \seg0[4]~I .oe_sync_reset = "none";
defparam \seg0[4]~I .operation_mode = "output";
defparam \seg0[4]~I .output_async_reset = "none";
defparam \seg0[4]~I .output_power_up = "low";
defparam \seg0[4]~I .output_register_mode = "none";
defparam \seg0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg0[5]~I (
	.datain(\s0|WideOr1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg0[5]));
// synopsys translate_off
defparam \seg0[5]~I .input_async_reset = "none";
defparam \seg0[5]~I .input_power_up = "low";
defparam \seg0[5]~I .input_register_mode = "none";
defparam \seg0[5]~I .input_sync_reset = "none";
defparam \seg0[5]~I .oe_async_reset = "none";
defparam \seg0[5]~I .oe_power_up = "low";
defparam \seg0[5]~I .oe_register_mode = "none";
defparam \seg0[5]~I .oe_sync_reset = "none";
defparam \seg0[5]~I .operation_mode = "output";
defparam \seg0[5]~I .output_async_reset = "none";
defparam \seg0[5]~I .output_power_up = "low";
defparam \seg0[5]~I .output_register_mode = "none";
defparam \seg0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg0[6]~I (
	.datain(!\s0|WideOr0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg0[6]));
// synopsys translate_off
defparam \seg0[6]~I .input_async_reset = "none";
defparam \seg0[6]~I .input_power_up = "low";
defparam \seg0[6]~I .input_register_mode = "none";
defparam \seg0[6]~I .input_sync_reset = "none";
defparam \seg0[6]~I .oe_async_reset = "none";
defparam \seg0[6]~I .oe_power_up = "low";
defparam \seg0[6]~I .oe_register_mode = "none";
defparam \seg0[6]~I .oe_sync_reset = "none";
defparam \seg0[6]~I .operation_mode = "output";
defparam \seg0[6]~I .output_async_reset = "none";
defparam \seg0[6]~I .output_power_up = "low";
defparam \seg0[6]~I .output_register_mode = "none";
defparam \seg0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg0[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg0[7]));
// synopsys translate_off
defparam \seg0[7]~I .input_async_reset = "none";
defparam \seg0[7]~I .input_power_up = "low";
defparam \seg0[7]~I .input_register_mode = "none";
defparam \seg0[7]~I .input_sync_reset = "none";
defparam \seg0[7]~I .oe_async_reset = "none";
defparam \seg0[7]~I .oe_power_up = "low";
defparam \seg0[7]~I .oe_register_mode = "none";
defparam \seg0[7]~I .oe_sync_reset = "none";
defparam \seg0[7]~I .operation_mode = "output";
defparam \seg0[7]~I .output_async_reset = "none";
defparam \seg0[7]~I .output_power_up = "low";
defparam \seg0[7]~I .output_register_mode = "none";
defparam \seg0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[0]~I (
	.datain(\s1|WideOr6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[0]));
// synopsys translate_off
defparam \seg1[0]~I .input_async_reset = "none";
defparam \seg1[0]~I .input_power_up = "low";
defparam \seg1[0]~I .input_register_mode = "none";
defparam \seg1[0]~I .input_sync_reset = "none";
defparam \seg1[0]~I .oe_async_reset = "none";
defparam \seg1[0]~I .oe_power_up = "low";
defparam \seg1[0]~I .oe_register_mode = "none";
defparam \seg1[0]~I .oe_sync_reset = "none";
defparam \seg1[0]~I .operation_mode = "output";
defparam \seg1[0]~I .output_async_reset = "none";
defparam \seg1[0]~I .output_power_up = "low";
defparam \seg1[0]~I .output_register_mode = "none";
defparam \seg1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[1]~I (
	.datain(\s1|WideOr5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[1]));
// synopsys translate_off
defparam \seg1[1]~I .input_async_reset = "none";
defparam \seg1[1]~I .input_power_up = "low";
defparam \seg1[1]~I .input_register_mode = "none";
defparam \seg1[1]~I .input_sync_reset = "none";
defparam \seg1[1]~I .oe_async_reset = "none";
defparam \seg1[1]~I .oe_power_up = "low";
defparam \seg1[1]~I .oe_register_mode = "none";
defparam \seg1[1]~I .oe_sync_reset = "none";
defparam \seg1[1]~I .operation_mode = "output";
defparam \seg1[1]~I .output_async_reset = "none";
defparam \seg1[1]~I .output_power_up = "low";
defparam \seg1[1]~I .output_register_mode = "none";
defparam \seg1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[2]~I (
	.datain(\s1|WideOr4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[2]));
// synopsys translate_off
defparam \seg1[2]~I .input_async_reset = "none";
defparam \seg1[2]~I .input_power_up = "low";
defparam \seg1[2]~I .input_register_mode = "none";
defparam \seg1[2]~I .input_sync_reset = "none";
defparam \seg1[2]~I .oe_async_reset = "none";
defparam \seg1[2]~I .oe_power_up = "low";
defparam \seg1[2]~I .oe_register_mode = "none";
defparam \seg1[2]~I .oe_sync_reset = "none";
defparam \seg1[2]~I .operation_mode = "output";
defparam \seg1[2]~I .output_async_reset = "none";
defparam \seg1[2]~I .output_power_up = "low";
defparam \seg1[2]~I .output_register_mode = "none";
defparam \seg1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[3]~I (
	.datain(\s1|WideOr3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[3]));
// synopsys translate_off
defparam \seg1[3]~I .input_async_reset = "none";
defparam \seg1[3]~I .input_power_up = "low";
defparam \seg1[3]~I .input_register_mode = "none";
defparam \seg1[3]~I .input_sync_reset = "none";
defparam \seg1[3]~I .oe_async_reset = "none";
defparam \seg1[3]~I .oe_power_up = "low";
defparam \seg1[3]~I .oe_register_mode = "none";
defparam \seg1[3]~I .oe_sync_reset = "none";
defparam \seg1[3]~I .operation_mode = "output";
defparam \seg1[3]~I .output_async_reset = "none";
defparam \seg1[3]~I .output_power_up = "low";
defparam \seg1[3]~I .output_register_mode = "none";
defparam \seg1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[4]~I (
	.datain(\s1|WideOr2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[4]));
// synopsys translate_off
defparam \seg1[4]~I .input_async_reset = "none";
defparam \seg1[4]~I .input_power_up = "low";
defparam \seg1[4]~I .input_register_mode = "none";
defparam \seg1[4]~I .input_sync_reset = "none";
defparam \seg1[4]~I .oe_async_reset = "none";
defparam \seg1[4]~I .oe_power_up = "low";
defparam \seg1[4]~I .oe_register_mode = "none";
defparam \seg1[4]~I .oe_sync_reset = "none";
defparam \seg1[4]~I .operation_mode = "output";
defparam \seg1[4]~I .output_async_reset = "none";
defparam \seg1[4]~I .output_power_up = "low";
defparam \seg1[4]~I .output_register_mode = "none";
defparam \seg1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[5]~I (
	.datain(\s1|WideOr1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[5]));
// synopsys translate_off
defparam \seg1[5]~I .input_async_reset = "none";
defparam \seg1[5]~I .input_power_up = "low";
defparam \seg1[5]~I .input_register_mode = "none";
defparam \seg1[5]~I .input_sync_reset = "none";
defparam \seg1[5]~I .oe_async_reset = "none";
defparam \seg1[5]~I .oe_power_up = "low";
defparam \seg1[5]~I .oe_register_mode = "none";
defparam \seg1[5]~I .oe_sync_reset = "none";
defparam \seg1[5]~I .operation_mode = "output";
defparam \seg1[5]~I .output_async_reset = "none";
defparam \seg1[5]~I .output_power_up = "low";
defparam \seg1[5]~I .output_register_mode = "none";
defparam \seg1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[6]~I (
	.datain(!\s1|WideOr0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[6]));
// synopsys translate_off
defparam \seg1[6]~I .input_async_reset = "none";
defparam \seg1[6]~I .input_power_up = "low";
defparam \seg1[6]~I .input_register_mode = "none";
defparam \seg1[6]~I .input_sync_reset = "none";
defparam \seg1[6]~I .oe_async_reset = "none";
defparam \seg1[6]~I .oe_power_up = "low";
defparam \seg1[6]~I .oe_register_mode = "none";
defparam \seg1[6]~I .oe_sync_reset = "none";
defparam \seg1[6]~I .operation_mode = "output";
defparam \seg1[6]~I .output_async_reset = "none";
defparam \seg1[6]~I .output_power_up = "low";
defparam \seg1[6]~I .output_register_mode = "none";
defparam \seg1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[7]));
// synopsys translate_off
defparam \seg1[7]~I .input_async_reset = "none";
defparam \seg1[7]~I .input_power_up = "low";
defparam \seg1[7]~I .input_register_mode = "none";
defparam \seg1[7]~I .input_sync_reset = "none";
defparam \seg1[7]~I .oe_async_reset = "none";
defparam \seg1[7]~I .oe_power_up = "low";
defparam \seg1[7]~I .oe_register_mode = "none";
defparam \seg1[7]~I .oe_sync_reset = "none";
defparam \seg1[7]~I .operation_mode = "output";
defparam \seg1[7]~I .output_async_reset = "none";
defparam \seg1[7]~I .output_power_up = "low";
defparam \seg1[7]~I .output_register_mode = "none";
defparam \seg1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[0]~I (
	.datain(\s2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[0]));
// synopsys translate_off
defparam \seg2[0]~I .input_async_reset = "none";
defparam \seg2[0]~I .input_power_up = "low";
defparam \seg2[0]~I .input_register_mode = "none";
defparam \seg2[0]~I .input_sync_reset = "none";
defparam \seg2[0]~I .oe_async_reset = "none";
defparam \seg2[0]~I .oe_power_up = "low";
defparam \seg2[0]~I .oe_register_mode = "none";
defparam \seg2[0]~I .oe_sync_reset = "none";
defparam \seg2[0]~I .operation_mode = "output";
defparam \seg2[0]~I .output_async_reset = "none";
defparam \seg2[0]~I .output_power_up = "low";
defparam \seg2[0]~I .output_register_mode = "none";
defparam \seg2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[1]~I (
	.datain(\s2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[1]));
// synopsys translate_off
defparam \seg2[1]~I .input_async_reset = "none";
defparam \seg2[1]~I .input_power_up = "low";
defparam \seg2[1]~I .input_register_mode = "none";
defparam \seg2[1]~I .input_sync_reset = "none";
defparam \seg2[1]~I .oe_async_reset = "none";
defparam \seg2[1]~I .oe_power_up = "low";
defparam \seg2[1]~I .oe_register_mode = "none";
defparam \seg2[1]~I .oe_sync_reset = "none";
defparam \seg2[1]~I .operation_mode = "output";
defparam \seg2[1]~I .output_async_reset = "none";
defparam \seg2[1]~I .output_power_up = "low";
defparam \seg2[1]~I .output_register_mode = "none";
defparam \seg2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[2]~I (
	.datain(\s2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[2]));
// synopsys translate_off
defparam \seg2[2]~I .input_async_reset = "none";
defparam \seg2[2]~I .input_power_up = "low";
defparam \seg2[2]~I .input_register_mode = "none";
defparam \seg2[2]~I .input_sync_reset = "none";
defparam \seg2[2]~I .oe_async_reset = "none";
defparam \seg2[2]~I .oe_power_up = "low";
defparam \seg2[2]~I .oe_register_mode = "none";
defparam \seg2[2]~I .oe_sync_reset = "none";
defparam \seg2[2]~I .operation_mode = "output";
defparam \seg2[2]~I .output_async_reset = "none";
defparam \seg2[2]~I .output_power_up = "low";
defparam \seg2[2]~I .output_register_mode = "none";
defparam \seg2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[3]~I (
	.datain(\s2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[3]));
// synopsys translate_off
defparam \seg2[3]~I .input_async_reset = "none";
defparam \seg2[3]~I .input_power_up = "low";
defparam \seg2[3]~I .input_register_mode = "none";
defparam \seg2[3]~I .input_sync_reset = "none";
defparam \seg2[3]~I .oe_async_reset = "none";
defparam \seg2[3]~I .oe_power_up = "low";
defparam \seg2[3]~I .oe_register_mode = "none";
defparam \seg2[3]~I .oe_sync_reset = "none";
defparam \seg2[3]~I .operation_mode = "output";
defparam \seg2[3]~I .output_async_reset = "none";
defparam \seg2[3]~I .output_power_up = "low";
defparam \seg2[3]~I .output_register_mode = "none";
defparam \seg2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[4]~I (
	.datain(\s2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[4]));
// synopsys translate_off
defparam \seg2[4]~I .input_async_reset = "none";
defparam \seg2[4]~I .input_power_up = "low";
defparam \seg2[4]~I .input_register_mode = "none";
defparam \seg2[4]~I .input_sync_reset = "none";
defparam \seg2[4]~I .oe_async_reset = "none";
defparam \seg2[4]~I .oe_power_up = "low";
defparam \seg2[4]~I .oe_register_mode = "none";
defparam \seg2[4]~I .oe_sync_reset = "none";
defparam \seg2[4]~I .operation_mode = "output";
defparam \seg2[4]~I .output_async_reset = "none";
defparam \seg2[4]~I .output_power_up = "low";
defparam \seg2[4]~I .output_register_mode = "none";
defparam \seg2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[5]~I (
	.datain(\s2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[5]));
// synopsys translate_off
defparam \seg2[5]~I .input_async_reset = "none";
defparam \seg2[5]~I .input_power_up = "low";
defparam \seg2[5]~I .input_register_mode = "none";
defparam \seg2[5]~I .input_sync_reset = "none";
defparam \seg2[5]~I .oe_async_reset = "none";
defparam \seg2[5]~I .oe_power_up = "low";
defparam \seg2[5]~I .oe_register_mode = "none";
defparam \seg2[5]~I .oe_sync_reset = "none";
defparam \seg2[5]~I .operation_mode = "output";
defparam \seg2[5]~I .output_async_reset = "none";
defparam \seg2[5]~I .output_power_up = "low";
defparam \seg2[5]~I .output_register_mode = "none";
defparam \seg2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[6]~I (
	.datain(!\s2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[6]));
// synopsys translate_off
defparam \seg2[6]~I .input_async_reset = "none";
defparam \seg2[6]~I .input_power_up = "low";
defparam \seg2[6]~I .input_register_mode = "none";
defparam \seg2[6]~I .input_sync_reset = "none";
defparam \seg2[6]~I .oe_async_reset = "none";
defparam \seg2[6]~I .oe_power_up = "low";
defparam \seg2[6]~I .oe_register_mode = "none";
defparam \seg2[6]~I .oe_sync_reset = "none";
defparam \seg2[6]~I .operation_mode = "output";
defparam \seg2[6]~I .output_async_reset = "none";
defparam \seg2[6]~I .output_power_up = "low";
defparam \seg2[6]~I .output_register_mode = "none";
defparam \seg2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[7]));
// synopsys translate_off
defparam \seg2[7]~I .input_async_reset = "none";
defparam \seg2[7]~I .input_power_up = "low";
defparam \seg2[7]~I .input_register_mode = "none";
defparam \seg2[7]~I .input_sync_reset = "none";
defparam \seg2[7]~I .oe_async_reset = "none";
defparam \seg2[7]~I .oe_power_up = "low";
defparam \seg2[7]~I .oe_register_mode = "none";
defparam \seg2[7]~I .oe_sync_reset = "none";
defparam \seg2[7]~I .operation_mode = "output";
defparam \seg2[7]~I .output_async_reset = "none";
defparam \seg2[7]~I .output_power_up = "low";
defparam \seg2[7]~I .output_register_mode = "none";
defparam \seg2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg3[0]~I (
	.datain(\o|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg3[0]));
// synopsys translate_off
defparam \seg3[0]~I .input_async_reset = "none";
defparam \seg3[0]~I .input_power_up = "low";
defparam \seg3[0]~I .input_register_mode = "none";
defparam \seg3[0]~I .input_sync_reset = "none";
defparam \seg3[0]~I .oe_async_reset = "none";
defparam \seg3[0]~I .oe_power_up = "low";
defparam \seg3[0]~I .oe_register_mode = "none";
defparam \seg3[0]~I .oe_sync_reset = "none";
defparam \seg3[0]~I .operation_mode = "output";
defparam \seg3[0]~I .output_async_reset = "none";
defparam \seg3[0]~I .output_power_up = "low";
defparam \seg3[0]~I .output_register_mode = "none";
defparam \seg3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg3[1]~I (
	.datain(\o|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg3[1]));
// synopsys translate_off
defparam \seg3[1]~I .input_async_reset = "none";
defparam \seg3[1]~I .input_power_up = "low";
defparam \seg3[1]~I .input_register_mode = "none";
defparam \seg3[1]~I .input_sync_reset = "none";
defparam \seg3[1]~I .oe_async_reset = "none";
defparam \seg3[1]~I .oe_power_up = "low";
defparam \seg3[1]~I .oe_register_mode = "none";
defparam \seg3[1]~I .oe_sync_reset = "none";
defparam \seg3[1]~I .operation_mode = "output";
defparam \seg3[1]~I .output_async_reset = "none";
defparam \seg3[1]~I .output_power_up = "low";
defparam \seg3[1]~I .output_register_mode = "none";
defparam \seg3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg3[2]~I (
	.datain(\o|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg3[2]));
// synopsys translate_off
defparam \seg3[2]~I .input_async_reset = "none";
defparam \seg3[2]~I .input_power_up = "low";
defparam \seg3[2]~I .input_register_mode = "none";
defparam \seg3[2]~I .input_sync_reset = "none";
defparam \seg3[2]~I .oe_async_reset = "none";
defparam \seg3[2]~I .oe_power_up = "low";
defparam \seg3[2]~I .oe_register_mode = "none";
defparam \seg3[2]~I .oe_sync_reset = "none";
defparam \seg3[2]~I .operation_mode = "output";
defparam \seg3[2]~I .output_async_reset = "none";
defparam \seg3[2]~I .output_power_up = "low";
defparam \seg3[2]~I .output_register_mode = "none";
defparam \seg3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg3[3]~I (
	.datain(\o|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg3[3]));
// synopsys translate_off
defparam \seg3[3]~I .input_async_reset = "none";
defparam \seg3[3]~I .input_power_up = "low";
defparam \seg3[3]~I .input_register_mode = "none";
defparam \seg3[3]~I .input_sync_reset = "none";
defparam \seg3[3]~I .oe_async_reset = "none";
defparam \seg3[3]~I .oe_power_up = "low";
defparam \seg3[3]~I .oe_register_mode = "none";
defparam \seg3[3]~I .oe_sync_reset = "none";
defparam \seg3[3]~I .operation_mode = "output";
defparam \seg3[3]~I .output_async_reset = "none";
defparam \seg3[3]~I .output_power_up = "low";
defparam \seg3[3]~I .output_register_mode = "none";
defparam \seg3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg3[4]~I (
	.datain(\o|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg3[4]));
// synopsys translate_off
defparam \seg3[4]~I .input_async_reset = "none";
defparam \seg3[4]~I .input_power_up = "low";
defparam \seg3[4]~I .input_register_mode = "none";
defparam \seg3[4]~I .input_sync_reset = "none";
defparam \seg3[4]~I .oe_async_reset = "none";
defparam \seg3[4]~I .oe_power_up = "low";
defparam \seg3[4]~I .oe_register_mode = "none";
defparam \seg3[4]~I .oe_sync_reset = "none";
defparam \seg3[4]~I .operation_mode = "output";
defparam \seg3[4]~I .output_async_reset = "none";
defparam \seg3[4]~I .output_power_up = "low";
defparam \seg3[4]~I .output_register_mode = "none";
defparam \seg3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg3[5]~I (
	.datain(\o|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg3[5]));
// synopsys translate_off
defparam \seg3[5]~I .input_async_reset = "none";
defparam \seg3[5]~I .input_power_up = "low";
defparam \seg3[5]~I .input_register_mode = "none";
defparam \seg3[5]~I .input_sync_reset = "none";
defparam \seg3[5]~I .oe_async_reset = "none";
defparam \seg3[5]~I .oe_power_up = "low";
defparam \seg3[5]~I .oe_register_mode = "none";
defparam \seg3[5]~I .oe_sync_reset = "none";
defparam \seg3[5]~I .operation_mode = "output";
defparam \seg3[5]~I .output_async_reset = "none";
defparam \seg3[5]~I .output_power_up = "low";
defparam \seg3[5]~I .output_register_mode = "none";
defparam \seg3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg3[6]~I (
	.datain(\o|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg3[6]));
// synopsys translate_off
defparam \seg3[6]~I .input_async_reset = "none";
defparam \seg3[6]~I .input_power_up = "low";
defparam \seg3[6]~I .input_register_mode = "none";
defparam \seg3[6]~I .input_sync_reset = "none";
defparam \seg3[6]~I .oe_async_reset = "none";
defparam \seg3[6]~I .oe_power_up = "low";
defparam \seg3[6]~I .oe_register_mode = "none";
defparam \seg3[6]~I .oe_sync_reset = "none";
defparam \seg3[6]~I .operation_mode = "output";
defparam \seg3[6]~I .output_async_reset = "none";
defparam \seg3[6]~I .output_power_up = "low";
defparam \seg3[6]~I .output_register_mode = "none";
defparam \seg3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg3[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg3[7]));
// synopsys translate_off
defparam \seg3[7]~I .input_async_reset = "none";
defparam \seg3[7]~I .input_power_up = "low";
defparam \seg3[7]~I .input_register_mode = "none";
defparam \seg3[7]~I .input_sync_reset = "none";
defparam \seg3[7]~I .oe_async_reset = "none";
defparam \seg3[7]~I .oe_power_up = "low";
defparam \seg3[7]~I .oe_register_mode = "none";
defparam \seg3[7]~I .oe_sync_reset = "none";
defparam \seg3[7]~I .operation_mode = "output";
defparam \seg3[7]~I .output_async_reset = "none";
defparam \seg3[7]~I .output_power_up = "low";
defparam \seg3[7]~I .output_register_mode = "none";
defparam \seg3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg4[0]~I (
	.datain(\s4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg4[0]));
// synopsys translate_off
defparam \seg4[0]~I .input_async_reset = "none";
defparam \seg4[0]~I .input_power_up = "low";
defparam \seg4[0]~I .input_register_mode = "none";
defparam \seg4[0]~I .input_sync_reset = "none";
defparam \seg4[0]~I .oe_async_reset = "none";
defparam \seg4[0]~I .oe_power_up = "low";
defparam \seg4[0]~I .oe_register_mode = "none";
defparam \seg4[0]~I .oe_sync_reset = "none";
defparam \seg4[0]~I .operation_mode = "output";
defparam \seg4[0]~I .output_async_reset = "none";
defparam \seg4[0]~I .output_power_up = "low";
defparam \seg4[0]~I .output_register_mode = "none";
defparam \seg4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg4[1]~I (
	.datain(\s4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg4[1]));
// synopsys translate_off
defparam \seg4[1]~I .input_async_reset = "none";
defparam \seg4[1]~I .input_power_up = "low";
defparam \seg4[1]~I .input_register_mode = "none";
defparam \seg4[1]~I .input_sync_reset = "none";
defparam \seg4[1]~I .oe_async_reset = "none";
defparam \seg4[1]~I .oe_power_up = "low";
defparam \seg4[1]~I .oe_register_mode = "none";
defparam \seg4[1]~I .oe_sync_reset = "none";
defparam \seg4[1]~I .operation_mode = "output";
defparam \seg4[1]~I .output_async_reset = "none";
defparam \seg4[1]~I .output_power_up = "low";
defparam \seg4[1]~I .output_register_mode = "none";
defparam \seg4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg4[2]~I (
	.datain(\s4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg4[2]));
// synopsys translate_off
defparam \seg4[2]~I .input_async_reset = "none";
defparam \seg4[2]~I .input_power_up = "low";
defparam \seg4[2]~I .input_register_mode = "none";
defparam \seg4[2]~I .input_sync_reset = "none";
defparam \seg4[2]~I .oe_async_reset = "none";
defparam \seg4[2]~I .oe_power_up = "low";
defparam \seg4[2]~I .oe_register_mode = "none";
defparam \seg4[2]~I .oe_sync_reset = "none";
defparam \seg4[2]~I .operation_mode = "output";
defparam \seg4[2]~I .output_async_reset = "none";
defparam \seg4[2]~I .output_power_up = "low";
defparam \seg4[2]~I .output_register_mode = "none";
defparam \seg4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg4[3]~I (
	.datain(\s4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg4[3]));
// synopsys translate_off
defparam \seg4[3]~I .input_async_reset = "none";
defparam \seg4[3]~I .input_power_up = "low";
defparam \seg4[3]~I .input_register_mode = "none";
defparam \seg4[3]~I .input_sync_reset = "none";
defparam \seg4[3]~I .oe_async_reset = "none";
defparam \seg4[3]~I .oe_power_up = "low";
defparam \seg4[3]~I .oe_register_mode = "none";
defparam \seg4[3]~I .oe_sync_reset = "none";
defparam \seg4[3]~I .operation_mode = "output";
defparam \seg4[3]~I .output_async_reset = "none";
defparam \seg4[3]~I .output_power_up = "low";
defparam \seg4[3]~I .output_register_mode = "none";
defparam \seg4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg4[4]~I (
	.datain(\s4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg4[4]));
// synopsys translate_off
defparam \seg4[4]~I .input_async_reset = "none";
defparam \seg4[4]~I .input_power_up = "low";
defparam \seg4[4]~I .input_register_mode = "none";
defparam \seg4[4]~I .input_sync_reset = "none";
defparam \seg4[4]~I .oe_async_reset = "none";
defparam \seg4[4]~I .oe_power_up = "low";
defparam \seg4[4]~I .oe_register_mode = "none";
defparam \seg4[4]~I .oe_sync_reset = "none";
defparam \seg4[4]~I .operation_mode = "output";
defparam \seg4[4]~I .output_async_reset = "none";
defparam \seg4[4]~I .output_power_up = "low";
defparam \seg4[4]~I .output_register_mode = "none";
defparam \seg4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg4[5]~I (
	.datain(\s4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg4[5]));
// synopsys translate_off
defparam \seg4[5]~I .input_async_reset = "none";
defparam \seg4[5]~I .input_power_up = "low";
defparam \seg4[5]~I .input_register_mode = "none";
defparam \seg4[5]~I .input_sync_reset = "none";
defparam \seg4[5]~I .oe_async_reset = "none";
defparam \seg4[5]~I .oe_power_up = "low";
defparam \seg4[5]~I .oe_register_mode = "none";
defparam \seg4[5]~I .oe_sync_reset = "none";
defparam \seg4[5]~I .operation_mode = "output";
defparam \seg4[5]~I .output_async_reset = "none";
defparam \seg4[5]~I .output_power_up = "low";
defparam \seg4[5]~I .output_register_mode = "none";
defparam \seg4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg4[6]~I (
	.datain(!\s4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg4[6]));
// synopsys translate_off
defparam \seg4[6]~I .input_async_reset = "none";
defparam \seg4[6]~I .input_power_up = "low";
defparam \seg4[6]~I .input_register_mode = "none";
defparam \seg4[6]~I .input_sync_reset = "none";
defparam \seg4[6]~I .oe_async_reset = "none";
defparam \seg4[6]~I .oe_power_up = "low";
defparam \seg4[6]~I .oe_register_mode = "none";
defparam \seg4[6]~I .oe_sync_reset = "none";
defparam \seg4[6]~I .operation_mode = "output";
defparam \seg4[6]~I .output_async_reset = "none";
defparam \seg4[6]~I .output_power_up = "low";
defparam \seg4[6]~I .output_register_mode = "none";
defparam \seg4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg4[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg4[7]));
// synopsys translate_off
defparam \seg4[7]~I .input_async_reset = "none";
defparam \seg4[7]~I .input_power_up = "low";
defparam \seg4[7]~I .input_register_mode = "none";
defparam \seg4[7]~I .input_sync_reset = "none";
defparam \seg4[7]~I .oe_async_reset = "none";
defparam \seg4[7]~I .oe_power_up = "low";
defparam \seg4[7]~I .oe_register_mode = "none";
defparam \seg4[7]~I .oe_sync_reset = "none";
defparam \seg4[7]~I .operation_mode = "output";
defparam \seg4[7]~I .output_async_reset = "none";
defparam \seg4[7]~I .output_power_up = "low";
defparam \seg4[7]~I .output_register_mode = "none";
defparam \seg4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg5[0]~I (
	.datain(!\Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg5[0]));
// synopsys translate_off
defparam \seg5[0]~I .input_async_reset = "none";
defparam \seg5[0]~I .input_power_up = "low";
defparam \seg5[0]~I .input_register_mode = "none";
defparam \seg5[0]~I .input_sync_reset = "none";
defparam \seg5[0]~I .oe_async_reset = "none";
defparam \seg5[0]~I .oe_power_up = "low";
defparam \seg5[0]~I .oe_register_mode = "none";
defparam \seg5[0]~I .oe_sync_reset = "none";
defparam \seg5[0]~I .operation_mode = "output";
defparam \seg5[0]~I .output_async_reset = "none";
defparam \seg5[0]~I .output_power_up = "low";
defparam \seg5[0]~I .output_register_mode = "none";
defparam \seg5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg5[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg5[1]));
// synopsys translate_off
defparam \seg5[1]~I .input_async_reset = "none";
defparam \seg5[1]~I .input_power_up = "low";
defparam \seg5[1]~I .input_register_mode = "none";
defparam \seg5[1]~I .input_sync_reset = "none";
defparam \seg5[1]~I .oe_async_reset = "none";
defparam \seg5[1]~I .oe_power_up = "low";
defparam \seg5[1]~I .oe_register_mode = "none";
defparam \seg5[1]~I .oe_sync_reset = "none";
defparam \seg5[1]~I .operation_mode = "output";
defparam \seg5[1]~I .output_async_reset = "none";
defparam \seg5[1]~I .output_power_up = "low";
defparam \seg5[1]~I .output_register_mode = "none";
defparam \seg5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg5[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg5[2]));
// synopsys translate_off
defparam \seg5[2]~I .input_async_reset = "none";
defparam \seg5[2]~I .input_power_up = "low";
defparam \seg5[2]~I .input_register_mode = "none";
defparam \seg5[2]~I .input_sync_reset = "none";
defparam \seg5[2]~I .oe_async_reset = "none";
defparam \seg5[2]~I .oe_power_up = "low";
defparam \seg5[2]~I .oe_register_mode = "none";
defparam \seg5[2]~I .oe_sync_reset = "none";
defparam \seg5[2]~I .operation_mode = "output";
defparam \seg5[2]~I .output_async_reset = "none";
defparam \seg5[2]~I .output_power_up = "low";
defparam \seg5[2]~I .output_register_mode = "none";
defparam \seg5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg5[3]~I (
	.datain(!\Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg5[3]));
// synopsys translate_off
defparam \seg5[3]~I .input_async_reset = "none";
defparam \seg5[3]~I .input_power_up = "low";
defparam \seg5[3]~I .input_register_mode = "none";
defparam \seg5[3]~I .input_sync_reset = "none";
defparam \seg5[3]~I .oe_async_reset = "none";
defparam \seg5[3]~I .oe_power_up = "low";
defparam \seg5[3]~I .oe_register_mode = "none";
defparam \seg5[3]~I .oe_sync_reset = "none";
defparam \seg5[3]~I .operation_mode = "output";
defparam \seg5[3]~I .output_async_reset = "none";
defparam \seg5[3]~I .output_power_up = "low";
defparam \seg5[3]~I .output_register_mode = "none";
defparam \seg5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg5[4]~I (
	.datain(!\Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg5[4]));
// synopsys translate_off
defparam \seg5[4]~I .input_async_reset = "none";
defparam \seg5[4]~I .input_power_up = "low";
defparam \seg5[4]~I .input_register_mode = "none";
defparam \seg5[4]~I .input_sync_reset = "none";
defparam \seg5[4]~I .oe_async_reset = "none";
defparam \seg5[4]~I .oe_power_up = "low";
defparam \seg5[4]~I .oe_register_mode = "none";
defparam \seg5[4]~I .oe_sync_reset = "none";
defparam \seg5[4]~I .operation_mode = "output";
defparam \seg5[4]~I .output_async_reset = "none";
defparam \seg5[4]~I .output_power_up = "low";
defparam \seg5[4]~I .output_register_mode = "none";
defparam \seg5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg5[5]~I (
	.datain(!\Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg5[5]));
// synopsys translate_off
defparam \seg5[5]~I .input_async_reset = "none";
defparam \seg5[5]~I .input_power_up = "low";
defparam \seg5[5]~I .input_register_mode = "none";
defparam \seg5[5]~I .input_sync_reset = "none";
defparam \seg5[5]~I .oe_async_reset = "none";
defparam \seg5[5]~I .oe_power_up = "low";
defparam \seg5[5]~I .oe_register_mode = "none";
defparam \seg5[5]~I .oe_sync_reset = "none";
defparam \seg5[5]~I .operation_mode = "output";
defparam \seg5[5]~I .output_async_reset = "none";
defparam \seg5[5]~I .output_power_up = "low";
defparam \seg5[5]~I .output_register_mode = "none";
defparam \seg5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg5[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg5[6]));
// synopsys translate_off
defparam \seg5[6]~I .input_async_reset = "none";
defparam \seg5[6]~I .input_power_up = "low";
defparam \seg5[6]~I .input_register_mode = "none";
defparam \seg5[6]~I .input_sync_reset = "none";
defparam \seg5[6]~I .oe_async_reset = "none";
defparam \seg5[6]~I .oe_power_up = "low";
defparam \seg5[6]~I .oe_register_mode = "none";
defparam \seg5[6]~I .oe_sync_reset = "none";
defparam \seg5[6]~I .operation_mode = "output";
defparam \seg5[6]~I .output_async_reset = "none";
defparam \seg5[6]~I .output_power_up = "low";
defparam \seg5[6]~I .output_register_mode = "none";
defparam \seg5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg5[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg5[7]));
// synopsys translate_off
defparam \seg5[7]~I .input_async_reset = "none";
defparam \seg5[7]~I .input_power_up = "low";
defparam \seg5[7]~I .input_register_mode = "none";
defparam \seg5[7]~I .input_sync_reset = "none";
defparam \seg5[7]~I .oe_async_reset = "none";
defparam \seg5[7]~I .oe_power_up = "low";
defparam \seg5[7]~I .oe_register_mode = "none";
defparam \seg5[7]~I .oe_sync_reset = "none";
defparam \seg5[7]~I .operation_mode = "output";
defparam \seg5[7]~I .output_async_reset = "none";
defparam \seg5[7]~I .output_power_up = "low";
defparam \seg5[7]~I .output_register_mode = "none";
defparam \seg5[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg6[0]~I (
	.datain(\s6|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg6[0]));
// synopsys translate_off
defparam \seg6[0]~I .input_async_reset = "none";
defparam \seg6[0]~I .input_power_up = "low";
defparam \seg6[0]~I .input_register_mode = "none";
defparam \seg6[0]~I .input_sync_reset = "none";
defparam \seg6[0]~I .oe_async_reset = "none";
defparam \seg6[0]~I .oe_power_up = "low";
defparam \seg6[0]~I .oe_register_mode = "none";
defparam \seg6[0]~I .oe_sync_reset = "none";
defparam \seg6[0]~I .operation_mode = "output";
defparam \seg6[0]~I .output_async_reset = "none";
defparam \seg6[0]~I .output_power_up = "low";
defparam \seg6[0]~I .output_register_mode = "none";
defparam \seg6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg6[1]~I (
	.datain(\s6|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg6[1]));
// synopsys translate_off
defparam \seg6[1]~I .input_async_reset = "none";
defparam \seg6[1]~I .input_power_up = "low";
defparam \seg6[1]~I .input_register_mode = "none";
defparam \seg6[1]~I .input_sync_reset = "none";
defparam \seg6[1]~I .oe_async_reset = "none";
defparam \seg6[1]~I .oe_power_up = "low";
defparam \seg6[1]~I .oe_register_mode = "none";
defparam \seg6[1]~I .oe_sync_reset = "none";
defparam \seg6[1]~I .operation_mode = "output";
defparam \seg6[1]~I .output_async_reset = "none";
defparam \seg6[1]~I .output_power_up = "low";
defparam \seg6[1]~I .output_register_mode = "none";
defparam \seg6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg6[2]~I (
	.datain(\s6|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg6[2]));
// synopsys translate_off
defparam \seg6[2]~I .input_async_reset = "none";
defparam \seg6[2]~I .input_power_up = "low";
defparam \seg6[2]~I .input_register_mode = "none";
defparam \seg6[2]~I .input_sync_reset = "none";
defparam \seg6[2]~I .oe_async_reset = "none";
defparam \seg6[2]~I .oe_power_up = "low";
defparam \seg6[2]~I .oe_register_mode = "none";
defparam \seg6[2]~I .oe_sync_reset = "none";
defparam \seg6[2]~I .operation_mode = "output";
defparam \seg6[2]~I .output_async_reset = "none";
defparam \seg6[2]~I .output_power_up = "low";
defparam \seg6[2]~I .output_register_mode = "none";
defparam \seg6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg6[3]~I (
	.datain(\s6|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg6[3]));
// synopsys translate_off
defparam \seg6[3]~I .input_async_reset = "none";
defparam \seg6[3]~I .input_power_up = "low";
defparam \seg6[3]~I .input_register_mode = "none";
defparam \seg6[3]~I .input_sync_reset = "none";
defparam \seg6[3]~I .oe_async_reset = "none";
defparam \seg6[3]~I .oe_power_up = "low";
defparam \seg6[3]~I .oe_register_mode = "none";
defparam \seg6[3]~I .oe_sync_reset = "none";
defparam \seg6[3]~I .operation_mode = "output";
defparam \seg6[3]~I .output_async_reset = "none";
defparam \seg6[3]~I .output_power_up = "low";
defparam \seg6[3]~I .output_register_mode = "none";
defparam \seg6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg6[4]~I (
	.datain(\s6|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg6[4]));
// synopsys translate_off
defparam \seg6[4]~I .input_async_reset = "none";
defparam \seg6[4]~I .input_power_up = "low";
defparam \seg6[4]~I .input_register_mode = "none";
defparam \seg6[4]~I .input_sync_reset = "none";
defparam \seg6[4]~I .oe_async_reset = "none";
defparam \seg6[4]~I .oe_power_up = "low";
defparam \seg6[4]~I .oe_register_mode = "none";
defparam \seg6[4]~I .oe_sync_reset = "none";
defparam \seg6[4]~I .operation_mode = "output";
defparam \seg6[4]~I .output_async_reset = "none";
defparam \seg6[4]~I .output_power_up = "low";
defparam \seg6[4]~I .output_register_mode = "none";
defparam \seg6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg6[5]~I (
	.datain(\s6|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg6[5]));
// synopsys translate_off
defparam \seg6[5]~I .input_async_reset = "none";
defparam \seg6[5]~I .input_power_up = "low";
defparam \seg6[5]~I .input_register_mode = "none";
defparam \seg6[5]~I .input_sync_reset = "none";
defparam \seg6[5]~I .oe_async_reset = "none";
defparam \seg6[5]~I .oe_power_up = "low";
defparam \seg6[5]~I .oe_register_mode = "none";
defparam \seg6[5]~I .oe_sync_reset = "none";
defparam \seg6[5]~I .operation_mode = "output";
defparam \seg6[5]~I .output_async_reset = "none";
defparam \seg6[5]~I .output_power_up = "low";
defparam \seg6[5]~I .output_register_mode = "none";
defparam \seg6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg6[6]~I (
	.datain(!\s6|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg6[6]));
// synopsys translate_off
defparam \seg6[6]~I .input_async_reset = "none";
defparam \seg6[6]~I .input_power_up = "low";
defparam \seg6[6]~I .input_register_mode = "none";
defparam \seg6[6]~I .input_sync_reset = "none";
defparam \seg6[6]~I .oe_async_reset = "none";
defparam \seg6[6]~I .oe_power_up = "low";
defparam \seg6[6]~I .oe_register_mode = "none";
defparam \seg6[6]~I .oe_sync_reset = "none";
defparam \seg6[6]~I .operation_mode = "output";
defparam \seg6[6]~I .output_async_reset = "none";
defparam \seg6[6]~I .output_power_up = "low";
defparam \seg6[6]~I .output_register_mode = "none";
defparam \seg6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg6[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg6[7]));
// synopsys translate_off
defparam \seg6[7]~I .input_async_reset = "none";
defparam \seg6[7]~I .input_power_up = "low";
defparam \seg6[7]~I .input_register_mode = "none";
defparam \seg6[7]~I .input_sync_reset = "none";
defparam \seg6[7]~I .oe_async_reset = "none";
defparam \seg6[7]~I .oe_power_up = "low";
defparam \seg6[7]~I .oe_register_mode = "none";
defparam \seg6[7]~I .oe_sync_reset = "none";
defparam \seg6[7]~I .operation_mode = "output";
defparam \seg6[7]~I .output_async_reset = "none";
defparam \seg6[7]~I .output_power_up = "low";
defparam \seg6[7]~I .output_register_mode = "none";
defparam \seg6[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg7[0]~I (
	.datain(!\Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg7[0]));
// synopsys translate_off
defparam \seg7[0]~I .input_async_reset = "none";
defparam \seg7[0]~I .input_power_up = "low";
defparam \seg7[0]~I .input_register_mode = "none";
defparam \seg7[0]~I .input_sync_reset = "none";
defparam \seg7[0]~I .oe_async_reset = "none";
defparam \seg7[0]~I .oe_power_up = "low";
defparam \seg7[0]~I .oe_register_mode = "none";
defparam \seg7[0]~I .oe_sync_reset = "none";
defparam \seg7[0]~I .operation_mode = "output";
defparam \seg7[0]~I .output_async_reset = "none";
defparam \seg7[0]~I .output_power_up = "low";
defparam \seg7[0]~I .output_register_mode = "none";
defparam \seg7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg7[1]));
// synopsys translate_off
defparam \seg7[1]~I .input_async_reset = "none";
defparam \seg7[1]~I .input_power_up = "low";
defparam \seg7[1]~I .input_register_mode = "none";
defparam \seg7[1]~I .input_sync_reset = "none";
defparam \seg7[1]~I .oe_async_reset = "none";
defparam \seg7[1]~I .oe_power_up = "low";
defparam \seg7[1]~I .oe_register_mode = "none";
defparam \seg7[1]~I .oe_sync_reset = "none";
defparam \seg7[1]~I .operation_mode = "output";
defparam \seg7[1]~I .output_async_reset = "none";
defparam \seg7[1]~I .output_power_up = "low";
defparam \seg7[1]~I .output_register_mode = "none";
defparam \seg7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg7[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg7[2]));
// synopsys translate_off
defparam \seg7[2]~I .input_async_reset = "none";
defparam \seg7[2]~I .input_power_up = "low";
defparam \seg7[2]~I .input_register_mode = "none";
defparam \seg7[2]~I .input_sync_reset = "none";
defparam \seg7[2]~I .oe_async_reset = "none";
defparam \seg7[2]~I .oe_power_up = "low";
defparam \seg7[2]~I .oe_register_mode = "none";
defparam \seg7[2]~I .oe_sync_reset = "none";
defparam \seg7[2]~I .operation_mode = "output";
defparam \seg7[2]~I .output_async_reset = "none";
defparam \seg7[2]~I .output_power_up = "low";
defparam \seg7[2]~I .output_register_mode = "none";
defparam \seg7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg7[3]~I (
	.datain(!\Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg7[3]));
// synopsys translate_off
defparam \seg7[3]~I .input_async_reset = "none";
defparam \seg7[3]~I .input_power_up = "low";
defparam \seg7[3]~I .input_register_mode = "none";
defparam \seg7[3]~I .input_sync_reset = "none";
defparam \seg7[3]~I .oe_async_reset = "none";
defparam \seg7[3]~I .oe_power_up = "low";
defparam \seg7[3]~I .oe_register_mode = "none";
defparam \seg7[3]~I .oe_sync_reset = "none";
defparam \seg7[3]~I .operation_mode = "output";
defparam \seg7[3]~I .output_async_reset = "none";
defparam \seg7[3]~I .output_power_up = "low";
defparam \seg7[3]~I .output_register_mode = "none";
defparam \seg7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg7[4]~I (
	.datain(!\Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg7[4]));
// synopsys translate_off
defparam \seg7[4]~I .input_async_reset = "none";
defparam \seg7[4]~I .input_power_up = "low";
defparam \seg7[4]~I .input_register_mode = "none";
defparam \seg7[4]~I .input_sync_reset = "none";
defparam \seg7[4]~I .oe_async_reset = "none";
defparam \seg7[4]~I .oe_power_up = "low";
defparam \seg7[4]~I .oe_register_mode = "none";
defparam \seg7[4]~I .oe_sync_reset = "none";
defparam \seg7[4]~I .operation_mode = "output";
defparam \seg7[4]~I .output_async_reset = "none";
defparam \seg7[4]~I .output_power_up = "low";
defparam \seg7[4]~I .output_register_mode = "none";
defparam \seg7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg7[5]~I (
	.datain(!\Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg7[5]));
// synopsys translate_off
defparam \seg7[5]~I .input_async_reset = "none";
defparam \seg7[5]~I .input_power_up = "low";
defparam \seg7[5]~I .input_register_mode = "none";
defparam \seg7[5]~I .input_sync_reset = "none";
defparam \seg7[5]~I .oe_async_reset = "none";
defparam \seg7[5]~I .oe_power_up = "low";
defparam \seg7[5]~I .oe_register_mode = "none";
defparam \seg7[5]~I .oe_sync_reset = "none";
defparam \seg7[5]~I .operation_mode = "output";
defparam \seg7[5]~I .output_async_reset = "none";
defparam \seg7[5]~I .output_power_up = "low";
defparam \seg7[5]~I .output_register_mode = "none";
defparam \seg7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg7[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg7[6]));
// synopsys translate_off
defparam \seg7[6]~I .input_async_reset = "none";
defparam \seg7[6]~I .input_power_up = "low";
defparam \seg7[6]~I .input_register_mode = "none";
defparam \seg7[6]~I .input_sync_reset = "none";
defparam \seg7[6]~I .oe_async_reset = "none";
defparam \seg7[6]~I .oe_power_up = "low";
defparam \seg7[6]~I .oe_register_mode = "none";
defparam \seg7[6]~I .oe_sync_reset = "none";
defparam \seg7[6]~I .operation_mode = "output";
defparam \seg7[6]~I .output_async_reset = "none";
defparam \seg7[6]~I .output_power_up = "low";
defparam \seg7[6]~I .output_register_mode = "none";
defparam \seg7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg7[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg7[7]));
// synopsys translate_off
defparam \seg7[7]~I .input_async_reset = "none";
defparam \seg7[7]~I .input_power_up = "low";
defparam \seg7[7]~I .input_register_mode = "none";
defparam \seg7[7]~I .input_sync_reset = "none";
defparam \seg7[7]~I .oe_async_reset = "none";
defparam \seg7[7]~I .oe_power_up = "low";
defparam \seg7[7]~I .oe_register_mode = "none";
defparam \seg7[7]~I .oe_sync_reset = "none";
defparam \seg7[7]~I .operation_mode = "output";
defparam \seg7[7]~I .output_async_reset = "none";
defparam \seg7[7]~I .output_power_up = "low";
defparam \seg7[7]~I .output_register_mode = "none";
defparam \seg7[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
