# project_reti_logiche
 
### Team Members
* [Giacomo Brunetta](https://github.com/giacomo-brunetta)
* [Gabriele Carminati](https://github.com/gabricarm)

### University
[Politecnico di Milano](https://www.polimi.it/)

### Subject
Progetto Finale di Reti Logiche  
Logic Circuits Final Project

### Mark:
X/30
