vendor_name = ModelSim
source_file = 1, U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv
source_file = 1, U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/testbench.sv
source_file = 1, U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv
source_file = 1, U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv
source_file = 1, U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv
source_file = 1, U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/Register.sv
source_file = 1, U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv
source_file = 1, U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv
source_file = 1, U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv
source_file = 1, U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv
source_file = 1, U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv
source_file = 1, U:/ece385/SLC-3/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv
source_file = 1, U:/ece385/SLC-3/db/lab_6.cbx.xml
design_name = lab6_toplevel
instance = comp, \Data[0]~output , Data[0]~output, lab6_toplevel, 1
instance = comp, \Data[1]~output , Data[1]~output, lab6_toplevel, 1
instance = comp, \Data[2]~output , Data[2]~output, lab6_toplevel, 1
instance = comp, \Data[3]~output , Data[3]~output, lab6_toplevel, 1
instance = comp, \Data[4]~output , Data[4]~output, lab6_toplevel, 1
instance = comp, \Data[5]~output , Data[5]~output, lab6_toplevel, 1
instance = comp, \Data[6]~output , Data[6]~output, lab6_toplevel, 1
instance = comp, \Data[7]~output , Data[7]~output, lab6_toplevel, 1
instance = comp, \Data[8]~output , Data[8]~output, lab6_toplevel, 1
instance = comp, \Data[9]~output , Data[9]~output, lab6_toplevel, 1
instance = comp, \Data[10]~output , Data[10]~output, lab6_toplevel, 1
instance = comp, \Data[11]~output , Data[11]~output, lab6_toplevel, 1
instance = comp, \Data[12]~output , Data[12]~output, lab6_toplevel, 1
instance = comp, \Data[13]~output , Data[13]~output, lab6_toplevel, 1
instance = comp, \Data[14]~output , Data[14]~output, lab6_toplevel, 1
instance = comp, \Data[15]~output , Data[15]~output, lab6_toplevel, 1
instance = comp, \LED[0]~output , LED[0]~output, lab6_toplevel, 1
instance = comp, \LED[1]~output , LED[1]~output, lab6_toplevel, 1
instance = comp, \LED[2]~output , LED[2]~output, lab6_toplevel, 1
instance = comp, \LED[3]~output , LED[3]~output, lab6_toplevel, 1
instance = comp, \LED[4]~output , LED[4]~output, lab6_toplevel, 1
instance = comp, \LED[5]~output , LED[5]~output, lab6_toplevel, 1
instance = comp, \LED[6]~output , LED[6]~output, lab6_toplevel, 1
instance = comp, \LED[7]~output , LED[7]~output, lab6_toplevel, 1
instance = comp, \LED[8]~output , LED[8]~output, lab6_toplevel, 1
instance = comp, \LED[9]~output , LED[9]~output, lab6_toplevel, 1
instance = comp, \LED[10]~output , LED[10]~output, lab6_toplevel, 1
instance = comp, \LED[11]~output , LED[11]~output, lab6_toplevel, 1
instance = comp, \LED[12]~output , LED[12]~output, lab6_toplevel, 1
instance = comp, \LED[13]~output , LED[13]~output, lab6_toplevel, 1
instance = comp, \LED[14]~output , LED[14]~output, lab6_toplevel, 1
instance = comp, \LED[15]~output , LED[15]~output, lab6_toplevel, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, lab6_toplevel, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, lab6_toplevel, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, lab6_toplevel, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, lab6_toplevel, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, lab6_toplevel, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, lab6_toplevel, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, lab6_toplevel, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, lab6_toplevel, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, lab6_toplevel, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, lab6_toplevel, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, lab6_toplevel, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, lab6_toplevel, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, lab6_toplevel, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, lab6_toplevel, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, lab6_toplevel, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, lab6_toplevel, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, lab6_toplevel, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, lab6_toplevel, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, lab6_toplevel, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, lab6_toplevel, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, lab6_toplevel, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, lab6_toplevel, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, lab6_toplevel, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, lab6_toplevel, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, lab6_toplevel, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, lab6_toplevel, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, lab6_toplevel, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, lab6_toplevel, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, lab6_toplevel, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, lab6_toplevel, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, lab6_toplevel, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, lab6_toplevel, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, lab6_toplevel, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, lab6_toplevel, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, lab6_toplevel, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, lab6_toplevel, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, lab6_toplevel, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, lab6_toplevel, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, lab6_toplevel, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, lab6_toplevel, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, lab6_toplevel, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, lab6_toplevel, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, lab6_toplevel, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, lab6_toplevel, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, lab6_toplevel, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, lab6_toplevel, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, lab6_toplevel, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, lab6_toplevel, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, lab6_toplevel, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, lab6_toplevel, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, lab6_toplevel, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, lab6_toplevel, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, lab6_toplevel, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, lab6_toplevel, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, lab6_toplevel, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, lab6_toplevel, 1
instance = comp, \CE~output , CE~output, lab6_toplevel, 1
instance = comp, \UB~output , UB~output, lab6_toplevel, 1
instance = comp, \LB~output , LB~output, lab6_toplevel, 1
instance = comp, \OE~output , OE~output, lab6_toplevel, 1
instance = comp, \WE~output , WE~output, lab6_toplevel, 1
instance = comp, \ADDR[0]~output , ADDR[0]~output, lab6_toplevel, 1
instance = comp, \ADDR[1]~output , ADDR[1]~output, lab6_toplevel, 1
instance = comp, \ADDR[2]~output , ADDR[2]~output, lab6_toplevel, 1
instance = comp, \ADDR[3]~output , ADDR[3]~output, lab6_toplevel, 1
instance = comp, \ADDR[4]~output , ADDR[4]~output, lab6_toplevel, 1
instance = comp, \ADDR[5]~output , ADDR[5]~output, lab6_toplevel, 1
instance = comp, \ADDR[6]~output , ADDR[6]~output, lab6_toplevel, 1
instance = comp, \ADDR[7]~output , ADDR[7]~output, lab6_toplevel, 1
instance = comp, \ADDR[8]~output , ADDR[8]~output, lab6_toplevel, 1
instance = comp, \ADDR[9]~output , ADDR[9]~output, lab6_toplevel, 1
instance = comp, \ADDR[10]~output , ADDR[10]~output, lab6_toplevel, 1
instance = comp, \ADDR[11]~output , ADDR[11]~output, lab6_toplevel, 1
instance = comp, \ADDR[12]~output , ADDR[12]~output, lab6_toplevel, 1
instance = comp, \ADDR[13]~output , ADDR[13]~output, lab6_toplevel, 1
instance = comp, \ADDR[14]~output , ADDR[14]~output, lab6_toplevel, 1
instance = comp, \ADDR[15]~output , ADDR[15]~output, lab6_toplevel, 1
instance = comp, \ADDR[16]~output , ADDR[16]~output, lab6_toplevel, 1
instance = comp, \ADDR[17]~output , ADDR[17]~output, lab6_toplevel, 1
instance = comp, \ADDR[18]~output , ADDR[18]~output, lab6_toplevel, 1
instance = comp, \ADDR[19]~output , ADDR[19]~output, lab6_toplevel, 1
instance = comp, \IR_show[0]~output , IR_show[0]~output, lab6_toplevel, 1
instance = comp, \IR_show[1]~output , IR_show[1]~output, lab6_toplevel, 1
instance = comp, \IR_show[2]~output , IR_show[2]~output, lab6_toplevel, 1
instance = comp, \IR_show[3]~output , IR_show[3]~output, lab6_toplevel, 1
instance = comp, \IR_show[4]~output , IR_show[4]~output, lab6_toplevel, 1
instance = comp, \IR_show[5]~output , IR_show[5]~output, lab6_toplevel, 1
instance = comp, \IR_show[6]~output , IR_show[6]~output, lab6_toplevel, 1
instance = comp, \IR_show[7]~output , IR_show[7]~output, lab6_toplevel, 1
instance = comp, \IR_show[8]~output , IR_show[8]~output, lab6_toplevel, 1
instance = comp, \IR_show[9]~output , IR_show[9]~output, lab6_toplevel, 1
instance = comp, \IR_show[10]~output , IR_show[10]~output, lab6_toplevel, 1
instance = comp, \IR_show[11]~output , IR_show[11]~output, lab6_toplevel, 1
instance = comp, \IR_show[12]~output , IR_show[12]~output, lab6_toplevel, 1
instance = comp, \IR_show[13]~output , IR_show[13]~output, lab6_toplevel, 1
instance = comp, \IR_show[14]~output , IR_show[14]~output, lab6_toplevel, 1
instance = comp, \IR_show[15]~output , IR_show[15]~output, lab6_toplevel, 1
instance = comp, \PC_show[0]~output , PC_show[0]~output, lab6_toplevel, 1
instance = comp, \PC_show[1]~output , PC_show[1]~output, lab6_toplevel, 1
instance = comp, \PC_show[2]~output , PC_show[2]~output, lab6_toplevel, 1
instance = comp, \PC_show[3]~output , PC_show[3]~output, lab6_toplevel, 1
instance = comp, \PC_show[4]~output , PC_show[4]~output, lab6_toplevel, 1
instance = comp, \PC_show[5]~output , PC_show[5]~output, lab6_toplevel, 1
instance = comp, \PC_show[6]~output , PC_show[6]~output, lab6_toplevel, 1
instance = comp, \PC_show[7]~output , PC_show[7]~output, lab6_toplevel, 1
instance = comp, \PC_show[8]~output , PC_show[8]~output, lab6_toplevel, 1
instance = comp, \PC_show[9]~output , PC_show[9]~output, lab6_toplevel, 1
instance = comp, \PC_show[10]~output , PC_show[10]~output, lab6_toplevel, 1
instance = comp, \PC_show[11]~output , PC_show[11]~output, lab6_toplevel, 1
instance = comp, \PC_show[12]~output , PC_show[12]~output, lab6_toplevel, 1
instance = comp, \PC_show[13]~output , PC_show[13]~output, lab6_toplevel, 1
instance = comp, \PC_show[14]~output , PC_show[14]~output, lab6_toplevel, 1
instance = comp, \PC_show[15]~output , PC_show[15]~output, lab6_toplevel, 1
instance = comp, \state_show[0]~output , state_show[0]~output, lab6_toplevel, 1
instance = comp, \state_show[1]~output , state_show[1]~output, lab6_toplevel, 1
instance = comp, \state_show[2]~output , state_show[2]~output, lab6_toplevel, 1
instance = comp, \state_show[3]~output , state_show[3]~output, lab6_toplevel, 1
instance = comp, \state_show[4]~output , state_show[4]~output, lab6_toplevel, 1
instance = comp, \state_show[5]~output , state_show[5]~output, lab6_toplevel, 1
instance = comp, \state_show[6]~output , state_show[6]~output, lab6_toplevel, 1
instance = comp, \state_show[7]~output , state_show[7]~output, lab6_toplevel, 1
instance = comp, \state_show[8]~output , state_show[8]~output, lab6_toplevel, 1
instance = comp, \state_show[9]~output , state_show[9]~output, lab6_toplevel, 1
instance = comp, \state_show[10]~output , state_show[10]~output, lab6_toplevel, 1
instance = comp, \next_state_show[0]~output , next_state_show[0]~output, lab6_toplevel, 1
instance = comp, \next_state_show[1]~output , next_state_show[1]~output, lab6_toplevel, 1
instance = comp, \next_state_show[2]~output , next_state_show[2]~output, lab6_toplevel, 1
instance = comp, \next_state_show[3]~output , next_state_show[3]~output, lab6_toplevel, 1
instance = comp, \next_state_show[4]~output , next_state_show[4]~output, lab6_toplevel, 1
instance = comp, \next_state_show[5]~output , next_state_show[5]~output, lab6_toplevel, 1
instance = comp, \next_state_show[6]~output , next_state_show[6]~output, lab6_toplevel, 1
instance = comp, \next_state_show[7]~output , next_state_show[7]~output, lab6_toplevel, 1
instance = comp, \next_state_show[8]~output , next_state_show[8]~output, lab6_toplevel, 1
instance = comp, \next_state_show[9]~output , next_state_show[9]~output, lab6_toplevel, 1
instance = comp, \next_state_show[10]~output , next_state_show[10]~output, lab6_toplevel, 1
instance = comp, \MAR_show[0]~output , MAR_show[0]~output, lab6_toplevel, 1
instance = comp, \MAR_show[1]~output , MAR_show[1]~output, lab6_toplevel, 1
instance = comp, \MAR_show[2]~output , MAR_show[2]~output, lab6_toplevel, 1
instance = comp, \MAR_show[3]~output , MAR_show[3]~output, lab6_toplevel, 1
instance = comp, \MAR_show[4]~output , MAR_show[4]~output, lab6_toplevel, 1
instance = comp, \MAR_show[5]~output , MAR_show[5]~output, lab6_toplevel, 1
instance = comp, \MAR_show[6]~output , MAR_show[6]~output, lab6_toplevel, 1
instance = comp, \MAR_show[7]~output , MAR_show[7]~output, lab6_toplevel, 1
instance = comp, \MAR_show[8]~output , MAR_show[8]~output, lab6_toplevel, 1
instance = comp, \MAR_show[9]~output , MAR_show[9]~output, lab6_toplevel, 1
instance = comp, \MAR_show[10]~output , MAR_show[10]~output, lab6_toplevel, 1
instance = comp, \MAR_show[11]~output , MAR_show[11]~output, lab6_toplevel, 1
instance = comp, \MAR_show[12]~output , MAR_show[12]~output, lab6_toplevel, 1
instance = comp, \MAR_show[13]~output , MAR_show[13]~output, lab6_toplevel, 1
instance = comp, \MAR_show[14]~output , MAR_show[14]~output, lab6_toplevel, 1
instance = comp, \MAR_show[15]~output , MAR_show[15]~output, lab6_toplevel, 1
instance = comp, \MDR_show[0]~output , MDR_show[0]~output, lab6_toplevel, 1
instance = comp, \MDR_show[1]~output , MDR_show[1]~output, lab6_toplevel, 1
instance = comp, \MDR_show[2]~output , MDR_show[2]~output, lab6_toplevel, 1
instance = comp, \MDR_show[3]~output , MDR_show[3]~output, lab6_toplevel, 1
instance = comp, \MDR_show[4]~output , MDR_show[4]~output, lab6_toplevel, 1
instance = comp, \MDR_show[5]~output , MDR_show[5]~output, lab6_toplevel, 1
instance = comp, \MDR_show[6]~output , MDR_show[6]~output, lab6_toplevel, 1
instance = comp, \MDR_show[7]~output , MDR_show[7]~output, lab6_toplevel, 1
instance = comp, \MDR_show[8]~output , MDR_show[8]~output, lab6_toplevel, 1
instance = comp, \MDR_show[9]~output , MDR_show[9]~output, lab6_toplevel, 1
instance = comp, \MDR_show[10]~output , MDR_show[10]~output, lab6_toplevel, 1
instance = comp, \MDR_show[11]~output , MDR_show[11]~output, lab6_toplevel, 1
instance = comp, \MDR_show[12]~output , MDR_show[12]~output, lab6_toplevel, 1
instance = comp, \MDR_show[13]~output , MDR_show[13]~output, lab6_toplevel, 1
instance = comp, \MDR_show[14]~output , MDR_show[14]~output, lab6_toplevel, 1
instance = comp, \MDR_show[15]~output , MDR_show[15]~output, lab6_toplevel, 1
instance = comp, \Clk~input , Clk~input, lab6_toplevel, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, lab6_toplevel, 1
instance = comp, \my_slc|PC[0]~16 , my_slc|PC[0]~16, lab6_toplevel, 1
instance = comp, \Reset~input , Reset~input, lab6_toplevel, 1
instance = comp, \my_slc|Reset_ah~0 , my_slc|Reset_ah~0, lab6_toplevel, 1
instance = comp, \my_slc|Reset_ah , my_slc|Reset_ah, lab6_toplevel, 1
instance = comp, \Continue~input , Continue~input, lab6_toplevel, 1
instance = comp, \my_slc|Continue_ah~0 , my_slc|Continue_ah~0, lab6_toplevel, 1
instance = comp, \my_slc|Continue_ah , my_slc|Continue_ah, lab6_toplevel, 1
instance = comp, \my_slc|PC[1]~18 , my_slc|PC[1]~18, lab6_toplevel, 1
instance = comp, \my_slc|PC[13]~42 , my_slc|PC[13]~42, lab6_toplevel, 1
instance = comp, \my_slc|PC[14]~44 , my_slc|PC[14]~44, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr1~5 , my_slc|state_controller|WideOr1~5, lab6_toplevel, 1
instance = comp, \S[14]~input , S[14]~input, lab6_toplevel, 1
instance = comp, \Data[14]~input , Data[14]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[14] , my_slc|tr0|Data_read_buffer[14], lab6_toplevel, 1
instance = comp, \my_slc|always2~0 , my_slc|always2~0, lab6_toplevel, 1
instance = comp, \Data[13]~input , Data[13]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[13] , my_slc|tr0|Data_read_buffer[13], lab6_toplevel, 1
instance = comp, \S[13]~input , S[13]~input, lab6_toplevel, 1
instance = comp, \my_slc|MDR~29 , my_slc|MDR~29, lab6_toplevel, 1
instance = comp, \my_slc|always1~5 , my_slc|always1~5, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr1~4 , my_slc|state_controller|WideOr1~4, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr2~0 , my_slc|state_controller|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|always1~6 , my_slc|always1~6, lab6_toplevel, 1
instance = comp, \my_slc|MDR[13] , my_slc|MDR[13], lab6_toplevel, 1
instance = comp, \Data[4]~input , Data[4]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[4] , my_slc|tr0|Data_read_buffer[4], lab6_toplevel, 1
instance = comp, \S[4]~input , S[4]~input, lab6_toplevel, 1
instance = comp, \my_slc|MDR~20 , my_slc|MDR~20, lab6_toplevel, 1
instance = comp, \my_slc|MDR[4] , my_slc|MDR[4], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~8 , my_slc|state_controller|Decoder0~8, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~68 , my_slc|state_controller|State~68, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_05 , my_slc|state_controller|State.S_05, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~1 , my_slc|state_controller|Decoder0~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~58 , my_slc|state_controller|State~58, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_04 , my_slc|state_controller|State.S_04, lab6_toplevel, 1
instance = comp, \my_slc|always2~1 , my_slc|always2~1, lab6_toplevel, 1
instance = comp, \my_slc|always2~2 , my_slc|always2~2, lab6_toplevel, 1
instance = comp, \my_slc|databus[0]~0 , my_slc|databus[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~5 , my_slc|state_controller|Decoder0~5, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~64 , my_slc|state_controller|State~64, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_01 , my_slc|state_controller|State.S_01, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|SR2MUX~0 , my_slc|state_controller|SR2MUX~0, lab6_toplevel, 1
instance = comp, \Data[2]~input , Data[2]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[2] , my_slc|tr0|Data_read_buffer[2], lab6_toplevel, 1
instance = comp, \S[2]~input , S[2]~input, lab6_toplevel, 1
instance = comp, \my_slc|MDR~18 , my_slc|MDR~18, lab6_toplevel, 1
instance = comp, \my_slc|MDR[2] , my_slc|MDR[2], lab6_toplevel, 1
instance = comp, \S[11]~input , S[11]~input, lab6_toplevel, 1
instance = comp, \Data[11]~input , Data[11]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[11] , my_slc|tr0|Data_read_buffer[11], lab6_toplevel, 1
instance = comp, \my_slc|MDR~27 , my_slc|MDR~27, lab6_toplevel, 1
instance = comp, \my_slc|MDR[11] , my_slc|MDR[11], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr47~0 , my_slc|state_controller|WideOr47~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~51 , my_slc|reg_file~51, lab6_toplevel, 1
instance = comp, \S[9]~input , S[9]~input, lab6_toplevel, 1
instance = comp, \Data[9]~input , Data[9]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[9] , my_slc|tr0|Data_read_buffer[9], lab6_toplevel, 1
instance = comp, \my_slc|MDR~25 , my_slc|MDR~25, lab6_toplevel, 1
instance = comp, \my_slc|MDR[9] , my_slc|MDR[9], lab6_toplevel, 1
instance = comp, \my_slc|reg_file~49 , my_slc|reg_file~49, lab6_toplevel, 1
instance = comp, \my_slc|reg_temp_dest[2]~2 , my_slc|reg_temp_dest[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|MDR[10]~10 , my_slc|MDR[10]~10, lab6_toplevel, 1
instance = comp, \S[10]~input , S[10]~input, lab6_toplevel, 1
instance = comp, \Data[10]~input , Data[10]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[10] , my_slc|tr0|Data_read_buffer[10], lab6_toplevel, 1
instance = comp, \my_slc|MDR~26 , my_slc|MDR~26, lab6_toplevel, 1
instance = comp, \my_slc|MDR[10] , my_slc|MDR[10], lab6_toplevel, 1
instance = comp, \my_slc|reg_file~50 , my_slc|reg_file~50, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][10] , my_slc|reg_file[5][10], lab6_toplevel, 1
instance = comp, \S[6]~input , S[6]~input, lab6_toplevel, 1
instance = comp, \Data[6]~input , Data[6]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[6] , my_slc|tr0|Data_read_buffer[6], lab6_toplevel, 1
instance = comp, \my_slc|MDR~22 , my_slc|MDR~22, lab6_toplevel, 1
instance = comp, \my_slc|MDR[6] , my_slc|MDR[6], lab6_toplevel, 1
instance = comp, \Data[7]~input , Data[7]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[7] , my_slc|tr0|Data_read_buffer[7], lab6_toplevel, 1
instance = comp, \S[7]~input , S[7]~input, lab6_toplevel, 1
instance = comp, \my_slc|MDR~23 , my_slc|MDR~23, lab6_toplevel, 1
instance = comp, \my_slc|MDR[7] , my_slc|MDR[7], lab6_toplevel, 1
instance = comp, \my_slc|reg_file~47 , my_slc|reg_file~47, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][7]~feeder , my_slc|reg_file[7][7]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr47 , my_slc|state_controller|WideOr47, lab6_toplevel, 1
instance = comp, \my_slc|Decoder0~6 , my_slc|Decoder0~6, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~38 , my_slc|reg_file~38, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][7] , my_slc|reg_file[7][7], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][7]~feeder , my_slc|reg_file[5][7]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][7] , my_slc|reg_file[5][7], lab6_toplevel, 1
instance = comp, \my_slc|IR~29 , my_slc|IR~29, lab6_toplevel, 1
instance = comp, \my_slc|always1~1 , my_slc|always1~1, lab6_toplevel, 1
instance = comp, \my_slc|IR[0] , my_slc|IR[0], lab6_toplevel, 1
instance = comp, \S[1]~input , S[1]~input, lab6_toplevel, 1
instance = comp, \Data[1]~input , Data[1]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[1] , my_slc|tr0|Data_read_buffer[1], lab6_toplevel, 1
instance = comp, \my_slc|MDR~17 , my_slc|MDR~17, lab6_toplevel, 1
instance = comp, \my_slc|MDR[1] , my_slc|MDR[1], lab6_toplevel, 1
instance = comp, \my_slc|reg_file~41 , my_slc|reg_file~41, lab6_toplevel, 1
instance = comp, \my_slc|Decoder0~2 , my_slc|Decoder0~2, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~34 , my_slc|reg_file~34, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][1] , my_slc|reg_file[2][1], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][1] , my_slc|reg_file[3][1], lab6_toplevel, 1
instance = comp, \my_slc|Decoder0~5 , my_slc|Decoder0~5, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~37 , my_slc|reg_file~37, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][1] , my_slc|reg_file[1][1], lab6_toplevel, 1
instance = comp, \my_slc|Decoder0~3 , my_slc|Decoder0~3, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~35 , my_slc|reg_file~35, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][1] , my_slc|reg_file[0][1], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[1]~7 , my_slc|ALU_B[1]~7, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[1]~8 , my_slc|ALU_B[1]~8, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][1] , my_slc|reg_file[5][1], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][1] , my_slc|reg_file[7][1], lab6_toplevel, 1
instance = comp, \my_slc|Decoder0~1 , my_slc|Decoder0~1, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~33 , my_slc|reg_file~33, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][1] , my_slc|reg_file[4][1], lab6_toplevel, 1
instance = comp, \my_slc|Decoder0~0 , my_slc|Decoder0~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~32 , my_slc|reg_file~32, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][1] , my_slc|reg_file[6][1], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[1]~5 , my_slc|ALU_B[1]~5, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[1]~6 , my_slc|ALU_B[1]~6, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[1]~9 , my_slc|ALU_B[1]~9, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[1]~10 , my_slc|ALU_B[1]~10, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[1]~10 , my_slc|ALU_A[1]~10, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[1]~11 , my_slc|ALU_A[1]~11, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[1]~8 , my_slc|ALU_A[1]~8, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[1]~9 , my_slc|ALU_A[1]~9, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[1]~12 , my_slc|ALU_A[1]~12, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~40 , my_slc|reg_file~40, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][0]~feeder , my_slc|reg_file[5][0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][0] , my_slc|reg_file[5][0], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][0] , my_slc|reg_file[7][0], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][0]~feeder , my_slc|reg_file[6][0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][0] , my_slc|reg_file[6][0], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][0] , my_slc|reg_file[4][0], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[0]~2 , my_slc|ALU_A[0]~2, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[0]~3 , my_slc|ALU_A[0]~3, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][0]~feeder , my_slc|reg_file[2][0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][0] , my_slc|reg_file[2][0], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][0] , my_slc|reg_file[1][0], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][0] , my_slc|reg_file[0][0], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[0]~4 , my_slc|ALU_A[0]~4, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][0] , my_slc|reg_file[3][0], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[0]~5 , my_slc|ALU_A[0]~5, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[0]~7 , my_slc|ALU_A[0]~7, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[0]~2 , my_slc|ALU_B[0]~2, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[0]~3 , my_slc|ALU_B[0]~3, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[0]~0 , my_slc|ALU_B[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[0]~1 , my_slc|ALU_B[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[0]~4 , my_slc|ALU_B[0]~4, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[0]~0 , my_slc|ALU_0[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[1]~2 , my_slc|ALU_0[1]~2, lab6_toplevel, 1
instance = comp, \my_slc|databus[0]~1 , my_slc|databus[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|databus[1]~5 , my_slc|databus[1]~5, lab6_toplevel, 1
instance = comp, \my_slc|databus[1]~6 , my_slc|databus[1]~6, lab6_toplevel, 1
instance = comp, \my_slc|databus[1]~7 , my_slc|databus[1]~7, lab6_toplevel, 1
instance = comp, \my_slc|MDR[1]~1 , my_slc|MDR[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|IR~30 , my_slc|IR~30, lab6_toplevel, 1
instance = comp, \my_slc|IR[1] , my_slc|IR[1], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][7] , my_slc|reg_file[4][7], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][7]~feeder , my_slc|reg_file[6][7]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][7] , my_slc|reg_file[6][7], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[7]~40 , my_slc|ALU_B[7]~40, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[7]~41 , my_slc|ALU_B[7]~41, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][7] , my_slc|reg_file[0][7], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][7] , my_slc|reg_file[1][7], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[7]~42 , my_slc|ALU_B[7]~42, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][7] , my_slc|reg_file[2][7], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][7] , my_slc|reg_file[3][7], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[7]~43 , my_slc|ALU_B[7]~43, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[7]~44 , my_slc|ALU_B[7]~44, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[7]~45 , my_slc|ALU_B[7]~45, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[7]~38 , my_slc|ALU_A[7]~38, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[7]~39 , my_slc|ALU_A[7]~39, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[7]~40 , my_slc|ALU_A[7]~40, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[7]~41 , my_slc|ALU_A[7]~41, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[7]~42 , my_slc|ALU_A[7]~42, lab6_toplevel, 1
instance = comp, \my_slc|databus[7]~23 , my_slc|databus[7]~23, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~46 , my_slc|reg_file~46, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][6] , my_slc|reg_file[3][6], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][6] , my_slc|reg_file[2][6], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][6]~feeder , my_slc|reg_file[0][6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][6] , my_slc|reg_file[0][6], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][6] , my_slc|reg_file[1][6], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[6]~36 , my_slc|ALU_B[6]~36, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[6]~37 , my_slc|ALU_B[6]~37, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][6] , my_slc|reg_file[7][6], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][6] , my_slc|reg_file[5][6], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][6] , my_slc|reg_file[4][6], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][6] , my_slc|reg_file[6][6], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[6]~34 , my_slc|ALU_B[6]~34, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[6]~35 , my_slc|ALU_B[6]~35, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[6]~38 , my_slc|ALU_B[6]~38, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[6]~39 , my_slc|ALU_B[6]~39, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~45 , my_slc|reg_file~45, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][5] , my_slc|reg_file[3][5], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][5] , my_slc|reg_file[2][5], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][5] , my_slc|reg_file[0][5], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][5] , my_slc|reg_file[1][5], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[5]~30 , my_slc|ALU_A[5]~30, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[5]~31 , my_slc|ALU_A[5]~31, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][5] , my_slc|reg_file[7][5], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][5] , my_slc|reg_file[4][5], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][5] , my_slc|reg_file[6][5], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[5]~28 , my_slc|ALU_A[5]~28, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][5] , my_slc|reg_file[5][5], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[5]~29 , my_slc|ALU_A[5]~29, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[5]~32 , my_slc|ALU_A[5]~32, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[5]~30 , my_slc|ALU_B[5]~30, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[5]~31 , my_slc|ALU_B[5]~31, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[5]~28 , my_slc|ALU_B[5]~28, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[5]~29 , my_slc|ALU_B[5]~29, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[5]~32 , my_slc|ALU_B[5]~32, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[5]~33 , my_slc|ALU_B[5]~33, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~44 , my_slc|reg_file~44, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][4] , my_slc|reg_file[5][4], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][4] , my_slc|reg_file[7][4], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][4] , my_slc|reg_file[6][4], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][4] , my_slc|reg_file[4][4], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[4]~23 , my_slc|ALU_A[4]~23, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[4]~24 , my_slc|ALU_A[4]~24, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][4] , my_slc|reg_file[3][4], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][4] , my_slc|reg_file[2][4], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][4]~feeder , my_slc|reg_file[0][4]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][4] , my_slc|reg_file[0][4], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][4] , my_slc|reg_file[1][4], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[4]~25 , my_slc|ALU_A[4]~25, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[4]~26 , my_slc|ALU_A[4]~26, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[4]~27 , my_slc|ALU_A[4]~27, lab6_toplevel, 1
instance = comp, \my_slc|IR~32 , my_slc|IR~32, lab6_toplevel, 1
instance = comp, \my_slc|IR[3] , my_slc|IR[3], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][3] , my_slc|reg_file[5][3], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][3] , my_slc|reg_file[7][3], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][3] , my_slc|reg_file[6][3], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][3] , my_slc|reg_file[4][3], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[3]~16 , my_slc|ALU_B[3]~16, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[3]~17 , my_slc|ALU_B[3]~17, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][3] , my_slc|reg_file[3][3], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][3] , my_slc|reg_file[2][3], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][3] , my_slc|reg_file[1][3], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[3]~18 , my_slc|ALU_B[3]~18, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[3]~19 , my_slc|ALU_B[3]~19, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[3]~20 , my_slc|ALU_B[3]~20, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[3]~21 , my_slc|ALU_B[3]~21, lab6_toplevel, 1
instance = comp, \my_slc|databus[3]~11 , my_slc|databus[3]~11, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~42 , my_slc|reg_file~42, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][2] , my_slc|reg_file[7][2], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][2]~feeder , my_slc|reg_file[5][2]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][2] , my_slc|reg_file[5][2], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][2] , my_slc|reg_file[4][2], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][2] , my_slc|reg_file[6][2], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[2]~11 , my_slc|ALU_B[2]~11, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[2]~12 , my_slc|ALU_B[2]~12, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][2]~feeder , my_slc|reg_file[3][2]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][2] , my_slc|reg_file[3][2], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][2]~feeder , my_slc|reg_file[2][2]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][2] , my_slc|reg_file[2][2], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][2] , my_slc|reg_file[0][2], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][2] , my_slc|reg_file[1][2], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[2]~13 , my_slc|ALU_B[2]~13, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[2]~14 , my_slc|ALU_B[2]~14, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[2]~15 , my_slc|ALU_B[2]~15, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[2]~4 , my_slc|ALU_0[2]~4, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[3]~6 , my_slc|ALU_0[3]~6, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~66 , my_slc|state_controller|State~66, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_21 , my_slc|state_controller|State.S_21, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr49 , my_slc|state_controller|WideOr49, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_two[3]~22 , my_slc|ALU_IR_two[3]~22, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[3]~6 , my_slc|ALU_IR_one[3]~6, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_two[2]~21 , my_slc|ALU_IR_two[2]~21, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[2]~4 , my_slc|ALU_IR_one[2]~4, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[2]~13 , my_slc|ALU_A[2]~13, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[2]~14 , my_slc|ALU_A[2]~14, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[2]~15 , my_slc|ALU_A[2]~15, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[2]~16 , my_slc|ALU_A[2]~16, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[2]~5 , my_slc|ALU_IR_one[2]~5, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_two[1]~20 , my_slc|ALU_IR_two[1]~20, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[0]~0 , my_slc|ALU_IR_one[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[0]~1 , my_slc|ALU_IR_one[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[0]~0 , my_slc|ALU_IR[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[1]~2 , my_slc|ALU_IR[1]~2, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[2]~4 , my_slc|ALU_IR[2]~4, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[3]~6 , my_slc|ALU_IR[3]~6, lab6_toplevel, 1
instance = comp, \my_slc|databus[3]~12 , my_slc|databus[3]~12, lab6_toplevel, 1
instance = comp, \S[3]~input , S[3]~input, lab6_toplevel, 1
instance = comp, \Data[3]~input , Data[3]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[3] , my_slc|tr0|Data_read_buffer[3], lab6_toplevel, 1
instance = comp, \my_slc|MDR~19 , my_slc|MDR~19, lab6_toplevel, 1
instance = comp, \my_slc|MDR[3] , my_slc|MDR[3], lab6_toplevel, 1
instance = comp, \my_slc|databus[3]~13 , my_slc|databus[3]~13, lab6_toplevel, 1
instance = comp, \my_slc|MDR[3]~3 , my_slc|MDR[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~43 , my_slc|reg_file~43, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][3]~feeder , my_slc|reg_file[0][3]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][3] , my_slc|reg_file[0][3], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[3]~20 , my_slc|ALU_A[3]~20, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[3]~21 , my_slc|ALU_A[3]~21, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[3]~18 , my_slc|ALU_A[3]~18, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[3]~19 , my_slc|ALU_A[3]~19, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[3]~22 , my_slc|ALU_A[3]~22, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[4]~8 , my_slc|ALU_0[4]~8, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[5]~10 , my_slc|ALU_0[5]~10, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[6]~12 , my_slc|ALU_0[6]~12, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[7]~14 , my_slc|ALU_0[7]~14, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr4~2 , my_slc|state_controller|WideOr4~2, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_two[7]~13 , my_slc|ALU_IR_two[7]~13, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[7]~10 , my_slc|ALU_IR_one[7]~10, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[6]~9 , my_slc|ALU_IR_one[6]~9, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_two[6]~12 , my_slc|ALU_IR_two[6]~12, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[5]~8 , my_slc|ALU_IR_one[5]~8, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_two[5]~24 , my_slc|ALU_IR_two[5]~24, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[4]~7 , my_slc|ALU_IR_one[4]~7, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_two[4]~23 , my_slc|ALU_IR_two[4]~23, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[4]~8 , my_slc|ALU_IR[4]~8, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[5]~10 , my_slc|ALU_IR[5]~10, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[6]~12 , my_slc|ALU_IR[6]~12, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[7]~14 , my_slc|ALU_IR[7]~14, lab6_toplevel, 1
instance = comp, \my_slc|databus[7]~24 , my_slc|databus[7]~24, lab6_toplevel, 1
instance = comp, \my_slc|databus[7]~25 , my_slc|databus[7]~25, lab6_toplevel, 1
instance = comp, \my_slc|MDR[7]~7 , my_slc|MDR[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|IR~36 , my_slc|IR~36, lab6_toplevel, 1
instance = comp, \my_slc|IR[7] , my_slc|IR[7], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[0]~1 , my_slc|ALU_A[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[6]~33 , my_slc|ALU_A[6]~33, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[6]~34 , my_slc|ALU_A[6]~34, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[6]~35 , my_slc|ALU_A[6]~35, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[6]~36 , my_slc|ALU_A[6]~36, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[6]~37 , my_slc|ALU_A[6]~37, lab6_toplevel, 1
instance = comp, \my_slc|databus[6]~20 , my_slc|databus[6]~20, lab6_toplevel, 1
instance = comp, \my_slc|databus[6]~21 , my_slc|databus[6]~21, lab6_toplevel, 1
instance = comp, \my_slc|databus[6]~22 , my_slc|databus[6]~22, lab6_toplevel, 1
instance = comp, \my_slc|MDR[6]~6 , my_slc|MDR[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|IR~35 , my_slc|IR~35, lab6_toplevel, 1
instance = comp, \my_slc|IR[6] , my_slc|IR[6], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[0]~0 , my_slc|ALU_A[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][10] , my_slc|reg_file[7][10], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][10]~feeder , my_slc|reg_file[6][10]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][10] , my_slc|reg_file[6][10], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][10] , my_slc|reg_file[4][10], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[10]~53 , my_slc|ALU_A[10]~53, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[10]~54 , my_slc|ALU_A[10]~54, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][10] , my_slc|reg_file[2][10], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][10] , my_slc|reg_file[3][10], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][10] , my_slc|reg_file[1][10], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][10] , my_slc|reg_file[0][10], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[10]~55 , my_slc|ALU_A[10]~55, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[10]~56 , my_slc|ALU_A[10]~56, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[10]~57 , my_slc|ALU_A[10]~57, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[10]~60 , my_slc|ALU_B[10]~60, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[10]~61 , my_slc|ALU_B[10]~61, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[10]~58 , my_slc|ALU_B[10]~58, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[10]~59 , my_slc|ALU_B[10]~59, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[10]~62 , my_slc|ALU_B[10]~62, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[10]~63 , my_slc|ALU_B[10]~63, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][9] , my_slc|reg_file[2][9], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][9] , my_slc|reg_file[0][9], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][9] , my_slc|reg_file[1][9], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[9]~50 , my_slc|ALU_A[9]~50, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[9]~51 , my_slc|ALU_A[9]~51, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][9] , my_slc|reg_file[5][9], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][9] , my_slc|reg_file[7][9], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][9] , my_slc|reg_file[4][9], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][9] , my_slc|reg_file[6][9], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[9]~48 , my_slc|ALU_A[9]~48, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[9]~49 , my_slc|ALU_A[9]~49, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[9]~52 , my_slc|ALU_A[9]~52, lab6_toplevel, 1
instance = comp, \S[8]~input , S[8]~input, lab6_toplevel, 1
instance = comp, \Data[8]~input , Data[8]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[8] , my_slc|tr0|Data_read_buffer[8], lab6_toplevel, 1
instance = comp, \my_slc|MDR~24 , my_slc|MDR~24, lab6_toplevel, 1
instance = comp, \my_slc|MDR[8] , my_slc|MDR[8], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][8]~feeder , my_slc|reg_file[3][8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][8] , my_slc|reg_file[3][8], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][8]~feeder , my_slc|reg_file[0][8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][8] , my_slc|reg_file[0][8], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][8] , my_slc|reg_file[1][8], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[8]~45 , my_slc|ALU_A[8]~45, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[8]~46 , my_slc|ALU_A[8]~46, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][8] , my_slc|reg_file[5][8], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][8] , my_slc|reg_file[7][8], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][8] , my_slc|reg_file[4][8], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][8] , my_slc|reg_file[6][8], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[8]~43 , my_slc|ALU_A[8]~43, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[8]~44 , my_slc|ALU_A[8]~44, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[8]~47 , my_slc|ALU_A[8]~47, lab6_toplevel, 1
instance = comp, \my_slc|IR~37 , my_slc|IR~37, lab6_toplevel, 1
instance = comp, \my_slc|IR[8] , my_slc|IR[8], lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_two[8]~14 , my_slc|ALU_IR_two[8]~14, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[8]~11 , my_slc|ALU_IR_one[8]~11, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[8]~16 , my_slc|ALU_IR[8]~16, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[8]~16 , my_slc|ALU_0[8]~16, lab6_toplevel, 1
instance = comp, \my_slc|databus[8]~26 , my_slc|databus[8]~26, lab6_toplevel, 1
instance = comp, \my_slc|databus[8]~27 , my_slc|databus[8]~27, lab6_toplevel, 1
instance = comp, \my_slc|databus[8]~28 , my_slc|databus[8]~28, lab6_toplevel, 1
instance = comp, \my_slc|MDR[8]~8 , my_slc|MDR[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~48 , my_slc|reg_file~48, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][8]~feeder , my_slc|reg_file[2][8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][8] , my_slc|reg_file[2][8], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[8]~48 , my_slc|ALU_B[8]~48, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[8]~49 , my_slc|ALU_B[8]~49, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[8]~46 , my_slc|ALU_B[8]~46, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[8]~47 , my_slc|ALU_B[8]~47, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[8]~50 , my_slc|ALU_B[8]~50, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[8]~51 , my_slc|ALU_B[8]~51, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[9]~18 , my_slc|ALU_0[9]~18, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[10]~20 , my_slc|ALU_0[10]~20, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[10]~13 , my_slc|ALU_IR_one[10]~13, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_two[9]~15 , my_slc|ALU_IR_two[9]~15, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_two[9]~16 , my_slc|ALU_IR_two[9]~16, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[9]~12 , my_slc|ALU_IR_one[9]~12, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[9]~18 , my_slc|ALU_IR[9]~18, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[10]~20 , my_slc|ALU_IR[10]~20, lab6_toplevel, 1
instance = comp, \my_slc|databus[10]~32 , my_slc|databus[10]~32, lab6_toplevel, 1
instance = comp, \my_slc|databus[10]~33 , my_slc|databus[10]~33, lab6_toplevel, 1
instance = comp, \my_slc|databus[10]~34 , my_slc|databus[10]~34, lab6_toplevel, 1
instance = comp, \my_slc|IR~26 , my_slc|IR~26, lab6_toplevel, 1
instance = comp, \my_slc|IR[10] , my_slc|IR[10], lab6_toplevel, 1
instance = comp, \my_slc|reg_temp_dest[1]~1 , my_slc|reg_temp_dest[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|Decoder0~7 , my_slc|Decoder0~7, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~39 , my_slc|reg_file~39, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][9] , my_slc|reg_file[3][9], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[9]~54 , my_slc|ALU_B[9]~54, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[9]~55 , my_slc|ALU_B[9]~55, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[9]~52 , my_slc|ALU_B[9]~52, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[9]~53 , my_slc|ALU_B[9]~53, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[9]~56 , my_slc|ALU_B[9]~56, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[9]~57 , my_slc|ALU_B[9]~57, lab6_toplevel, 1
instance = comp, \my_slc|databus[9]~29 , my_slc|databus[9]~29, lab6_toplevel, 1
instance = comp, \my_slc|databus[9]~30 , my_slc|databus[9]~30, lab6_toplevel, 1
instance = comp, \my_slc|databus[9]~31 , my_slc|databus[9]~31, lab6_toplevel, 1
instance = comp, \my_slc|MDR[9]~9 , my_slc|MDR[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|IR~38 , my_slc|IR~38, lab6_toplevel, 1
instance = comp, \my_slc|IR[9] , my_slc|IR[9], lab6_toplevel, 1
instance = comp, \my_slc|reg_temp_dest[0]~0 , my_slc|reg_temp_dest[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|Decoder0~4 , my_slc|Decoder0~4, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~36 , my_slc|reg_file~36, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][11] , my_slc|reg_file[5][11], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][11] , my_slc|reg_file[7][11], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][11] , my_slc|reg_file[6][11], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][11] , my_slc|reg_file[4][11], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[11]~58 , my_slc|ALU_A[11]~58, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[11]~59 , my_slc|ALU_A[11]~59, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][11] , my_slc|reg_file[2][11], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][11] , my_slc|reg_file[3][11], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][11] , my_slc|reg_file[0][11], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][11] , my_slc|reg_file[1][11], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[11]~60 , my_slc|ALU_A[11]~60, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[11]~61 , my_slc|ALU_A[11]~61, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[11]~62 , my_slc|ALU_A[11]~62, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[11]~14 , my_slc|ALU_IR_one[11]~14, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[11]~22 , my_slc|ALU_IR[11]~22, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[11]~64 , my_slc|ALU_B[11]~64, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[11]~65 , my_slc|ALU_B[11]~65, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[11]~66 , my_slc|ALU_B[11]~66, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[11]~67 , my_slc|ALU_B[11]~67, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[11]~68 , my_slc|ALU_B[11]~68, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[11]~69 , my_slc|ALU_B[11]~69, lab6_toplevel, 1
instance = comp, \my_slc|databus[11]~35 , my_slc|databus[11]~35, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[11]~22 , my_slc|ALU_0[11]~22, lab6_toplevel, 1
instance = comp, \my_slc|databus[11]~36 , my_slc|databus[11]~36, lab6_toplevel, 1
instance = comp, \my_slc|databus[11]~37 , my_slc|databus[11]~37, lab6_toplevel, 1
instance = comp, \my_slc|MDR[11]~11 , my_slc|MDR[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|IR~39 , my_slc|IR~39, lab6_toplevel, 1
instance = comp, \my_slc|IR[11] , my_slc|IR[11], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[0]~6 , my_slc|ALU_A[0]~6, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[2]~17 , my_slc|ALU_A[2]~17, lab6_toplevel, 1
instance = comp, \my_slc|databus[2]~8 , my_slc|databus[2]~8, lab6_toplevel, 1
instance = comp, \my_slc|databus[2]~9 , my_slc|databus[2]~9, lab6_toplevel, 1
instance = comp, \my_slc|databus[2]~10 , my_slc|databus[2]~10, lab6_toplevel, 1
instance = comp, \my_slc|MDR[2]~2 , my_slc|MDR[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|IR~31 , my_slc|IR~31, lab6_toplevel, 1
instance = comp, \my_slc|IR[2] , my_slc|IR[2], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[4]~22 , my_slc|ALU_B[4]~22, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[4]~23 , my_slc|ALU_B[4]~23, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[4]~24 , my_slc|ALU_B[4]~24, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[4]~25 , my_slc|ALU_B[4]~25, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[4]~26 , my_slc|ALU_B[4]~26, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[4]~27 , my_slc|ALU_B[4]~27, lab6_toplevel, 1
instance = comp, \my_slc|databus[4]~14 , my_slc|databus[4]~14, lab6_toplevel, 1
instance = comp, \my_slc|databus[4]~15 , my_slc|databus[4]~15, lab6_toplevel, 1
instance = comp, \my_slc|databus[4]~16 , my_slc|databus[4]~16, lab6_toplevel, 1
instance = comp, \my_slc|MDR[4]~4 , my_slc|MDR[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|IR~33 , my_slc|IR~33, lab6_toplevel, 1
instance = comp, \my_slc|IR[4] , my_slc|IR[4], lab6_toplevel, 1
instance = comp, \my_slc|reg_file~53 , my_slc|reg_file~53, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][13] , my_slc|reg_file[3][13], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][13] , my_slc|reg_file[2][13], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][13] , my_slc|reg_file[1][13], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][13] , my_slc|reg_file[0][13], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[13]~78 , my_slc|ALU_B[13]~78, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[13]~79 , my_slc|ALU_B[13]~79, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][13] , my_slc|reg_file[7][13], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][13]~feeder , my_slc|reg_file[5][13]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][13] , my_slc|reg_file[5][13], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][13] , my_slc|reg_file[4][13], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][13] , my_slc|reg_file[6][13], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[13]~76 , my_slc|ALU_B[13]~76, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[13]~77 , my_slc|ALU_B[13]~77, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[13]~80 , my_slc|ALU_B[13]~80, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[13]~81 , my_slc|ALU_B[13]~81, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[13]~68 , my_slc|ALU_A[13]~68, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[13]~69 , my_slc|ALU_A[13]~69, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[13]~70 , my_slc|ALU_A[13]~70, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[13]~71 , my_slc|ALU_A[13]~71, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[13]~72 , my_slc|ALU_A[13]~72, lab6_toplevel, 1
instance = comp, \my_slc|databus[13]~41 , my_slc|databus[13]~41, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[13]~16 , my_slc|ALU_IR_one[13]~16, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~52 , my_slc|reg_file~52, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][12] , my_slc|reg_file[3][12], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][12] , my_slc|reg_file[2][12], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][12] , my_slc|reg_file[0][12], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][12] , my_slc|reg_file[1][12], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[12]~65 , my_slc|ALU_A[12]~65, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[12]~66 , my_slc|ALU_A[12]~66, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][12] , my_slc|reg_file[7][12], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][12] , my_slc|reg_file[5][12], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][12]~feeder , my_slc|reg_file[6][12]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][12] , my_slc|reg_file[6][12], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][12] , my_slc|reg_file[4][12], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[12]~63 , my_slc|ALU_A[12]~63, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[12]~64 , my_slc|ALU_A[12]~64, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[12]~67 , my_slc|ALU_A[12]~67, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[12]~15 , my_slc|ALU_IR_one[12]~15, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[12]~24 , my_slc|ALU_IR[12]~24, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[13]~26 , my_slc|ALU_IR[13]~26, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[12]~70 , my_slc|ALU_B[12]~70, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[12]~71 , my_slc|ALU_B[12]~71, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[12]~72 , my_slc|ALU_B[12]~72, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[12]~73 , my_slc|ALU_B[12]~73, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[12]~74 , my_slc|ALU_B[12]~74, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[12]~75 , my_slc|ALU_B[12]~75, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[12]~24 , my_slc|ALU_0[12]~24, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[13]~26 , my_slc|ALU_0[13]~26, lab6_toplevel, 1
instance = comp, \my_slc|databus[13]~42 , my_slc|databus[13]~42, lab6_toplevel, 1
instance = comp, \my_slc|databus[13]~43 , my_slc|databus[13]~43, lab6_toplevel, 1
instance = comp, \my_slc|MDR[13]~13 , my_slc|MDR[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|MAR~13 , my_slc|MAR~13, lab6_toplevel, 1
instance = comp, \my_slc|always1~4 , my_slc|always1~4, lab6_toplevel, 1
instance = comp, \my_slc|MAR[13] , my_slc|MAR[13], lab6_toplevel, 1
instance = comp, \my_slc|MAR~12 , my_slc|MAR~12, lab6_toplevel, 1
instance = comp, \my_slc|MAR[12] , my_slc|MAR[12], lab6_toplevel, 1
instance = comp, \my_slc|MAR~14 , my_slc|MAR~14, lab6_toplevel, 1
instance = comp, \my_slc|MAR[14] , my_slc|MAR[14], lab6_toplevel, 1
instance = comp, \S[15]~input , S[15]~input, lab6_toplevel, 1
instance = comp, \Data[15]~input , Data[15]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[15] , my_slc|tr0|Data_read_buffer[15], lab6_toplevel, 1
instance = comp, \my_slc|MDR~31 , my_slc|MDR~31, lab6_toplevel, 1
instance = comp, \my_slc|MDR[15] , my_slc|MDR[15], lab6_toplevel, 1
instance = comp, \my_slc|reg_file~55 , my_slc|reg_file~55, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][15] , my_slc|reg_file[3][15], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][15] , my_slc|reg_file[2][15], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][15] , my_slc|reg_file[0][15], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][15]~feeder , my_slc|reg_file[1][15]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][15] , my_slc|reg_file[1][15], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[15]~90 , my_slc|ALU_B[15]~90, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[15]~91 , my_slc|ALU_B[15]~91, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][15] , my_slc|reg_file[5][15], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][15] , my_slc|reg_file[7][15], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][15] , my_slc|reg_file[6][15], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][15] , my_slc|reg_file[4][15], lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[15]~88 , my_slc|ALU_B[15]~88, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[15]~89 , my_slc|ALU_B[15]~89, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[15]~92 , my_slc|ALU_B[15]~92, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[15]~93 , my_slc|ALU_B[15]~93, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[15]~78 , my_slc|ALU_A[15]~78, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[15]~79 , my_slc|ALU_A[15]~79, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[15]~80 , my_slc|ALU_A[15]~80, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[15]~81 , my_slc|ALU_A[15]~81, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[15]~82 , my_slc|ALU_A[15]~82, lab6_toplevel, 1
instance = comp, \my_slc|databus[15]~47 , my_slc|databus[15]~47, lab6_toplevel, 1
instance = comp, \my_slc|reg_file~54 , my_slc|reg_file~54, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[3][14] , my_slc|reg_file[3][14], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[2][14] , my_slc|reg_file[2][14], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[0][14] , my_slc|reg_file[0][14], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[1][14] , my_slc|reg_file[1][14], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[14]~75 , my_slc|ALU_A[14]~75, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[14]~76 , my_slc|ALU_A[14]~76, lab6_toplevel, 1
instance = comp, \my_slc|reg_file[7][14] , my_slc|reg_file[7][14], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[5][14] , my_slc|reg_file[5][14], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[6][14] , my_slc|reg_file[6][14], lab6_toplevel, 1
instance = comp, \my_slc|reg_file[4][14] , my_slc|reg_file[4][14], lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[14]~73 , my_slc|ALU_A[14]~73, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[14]~74 , my_slc|ALU_A[14]~74, lab6_toplevel, 1
instance = comp, \my_slc|ALU_A[14]~77 , my_slc|ALU_A[14]~77, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[14]~84 , my_slc|ALU_B[14]~84, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[14]~85 , my_slc|ALU_B[14]~85, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[14]~82 , my_slc|ALU_B[14]~82, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[14]~83 , my_slc|ALU_B[14]~83, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[14]~86 , my_slc|ALU_B[14]~86, lab6_toplevel, 1
instance = comp, \my_slc|ALU_B[14]~87 , my_slc|ALU_B[14]~87, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[14]~28 , my_slc|ALU_0[14]~28, lab6_toplevel, 1
instance = comp, \my_slc|ALU_0[15]~30 , my_slc|ALU_0[15]~30, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[15]~18 , my_slc|ALU_IR_one[15]~18, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[14]~17 , my_slc|ALU_IR_one[14]~17, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[14]~28 , my_slc|ALU_IR[14]~28, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR[15]~30 , my_slc|ALU_IR[15]~30, lab6_toplevel, 1
instance = comp, \my_slc|databus[15]~48 , my_slc|databus[15]~48, lab6_toplevel, 1
instance = comp, \my_slc|databus[15]~49 , my_slc|databus[15]~49, lab6_toplevel, 1
instance = comp, \my_slc|MDR[15]~15 , my_slc|MDR[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|MAR~15 , my_slc|MAR~15, lab6_toplevel, 1
instance = comp, \my_slc|MAR[15] , my_slc|MAR[15], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~3 , my_slc|memory_subsystem|Equal0~3, lab6_toplevel, 1
instance = comp, \my_slc|MAR~0 , my_slc|MAR~0, lab6_toplevel, 1
instance = comp, \my_slc|MAR[0] , my_slc|MAR[0], lab6_toplevel, 1
instance = comp, \my_slc|MAR~2 , my_slc|MAR~2, lab6_toplevel, 1
instance = comp, \my_slc|MAR[2] , my_slc|MAR[2], lab6_toplevel, 1
instance = comp, \my_slc|MAR~1 , my_slc|MAR~1, lab6_toplevel, 1
instance = comp, \my_slc|MAR[1] , my_slc|MAR[1], lab6_toplevel, 1
instance = comp, \my_slc|MAR~3 , my_slc|MAR~3, lab6_toplevel, 1
instance = comp, \my_slc|MAR[3] , my_slc|MAR[3], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~0 , my_slc|memory_subsystem|Equal0~0, lab6_toplevel, 1
instance = comp, \my_slc|MAR~4 , my_slc|MAR~4, lab6_toplevel, 1
instance = comp, \my_slc|MAR[4] , my_slc|MAR[4], lab6_toplevel, 1
instance = comp, \my_slc|MAR~6 , my_slc|MAR~6, lab6_toplevel, 1
instance = comp, \my_slc|MAR[6] , my_slc|MAR[6], lab6_toplevel, 1
instance = comp, \my_slc|MAR~7 , my_slc|MAR~7, lab6_toplevel, 1
instance = comp, \my_slc|MAR[7] , my_slc|MAR[7], lab6_toplevel, 1
instance = comp, \my_slc|MAR~5 , my_slc|MAR~5, lab6_toplevel, 1
instance = comp, \my_slc|MAR[5] , my_slc|MAR[5], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~1 , my_slc|memory_subsystem|Equal0~1, lab6_toplevel, 1
instance = comp, \my_slc|MAR~8 , my_slc|MAR~8, lab6_toplevel, 1
instance = comp, \my_slc|MAR[8] , my_slc|MAR[8], lab6_toplevel, 1
instance = comp, \my_slc|MAR~9 , my_slc|MAR~9, lab6_toplevel, 1
instance = comp, \my_slc|MAR[9] , my_slc|MAR[9], lab6_toplevel, 1
instance = comp, \my_slc|MAR~10 , my_slc|MAR~10, lab6_toplevel, 1
instance = comp, \my_slc|MAR[10] , my_slc|MAR[10], lab6_toplevel, 1
instance = comp, \my_slc|MAR~11 , my_slc|MAR~11, lab6_toplevel, 1
instance = comp, \my_slc|MAR[11] , my_slc|MAR[11], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~2 , my_slc|memory_subsystem|Equal0~2, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~4 , my_slc|memory_subsystem|Equal0~4, lab6_toplevel, 1
instance = comp, \my_slc|MDR~30 , my_slc|MDR~30, lab6_toplevel, 1
instance = comp, \my_slc|MDR[14] , my_slc|MDR[14], lab6_toplevel, 1
instance = comp, \my_slc|databus[14]~44 , my_slc|databus[14]~44, lab6_toplevel, 1
instance = comp, \my_slc|databus[14]~45 , my_slc|databus[14]~45, lab6_toplevel, 1
instance = comp, \my_slc|databus[14]~46 , my_slc|databus[14]~46, lab6_toplevel, 1
instance = comp, \my_slc|MDR[14]~14 , my_slc|MDR[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|IR~41 , my_slc|IR~41, lab6_toplevel, 1
instance = comp, \my_slc|IR[14] , my_slc|IR[14], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~6 , my_slc|state_controller|Decoder0~6, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~65 , my_slc|state_controller|State~65, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_09 , my_slc|state_controller|State.S_09, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr46~0 , my_slc|state_controller|WideOr46~0, lab6_toplevel, 1
instance = comp, \my_slc|always2~3 , my_slc|always2~3, lab6_toplevel, 1
instance = comp, \my_slc|databus[5]~17 , my_slc|databus[5]~17, lab6_toplevel, 1
instance = comp, \my_slc|databus[5]~18 , my_slc|databus[5]~18, lab6_toplevel, 1
instance = comp, \S[5]~input , S[5]~input, lab6_toplevel, 1
instance = comp, \Data[5]~input , Data[5]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[5] , my_slc|tr0|Data_read_buffer[5], lab6_toplevel, 1
instance = comp, \my_slc|MDR~21 , my_slc|MDR~21, lab6_toplevel, 1
instance = comp, \my_slc|MDR[5] , my_slc|MDR[5], lab6_toplevel, 1
instance = comp, \my_slc|databus[5]~19 , my_slc|databus[5]~19, lab6_toplevel, 1
instance = comp, \my_slc|MDR[5]~5 , my_slc|MDR[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|IR~34 , my_slc|IR~34, lab6_toplevel, 1
instance = comp, \my_slc|IR[5] , my_slc|IR[5], lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_two[15]~17 , my_slc|ALU_IR_two[15]~17, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_two[15]~18 , my_slc|ALU_IR_two[15]~18, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr42~0 , my_slc|state_controller|WideOr42~0, lab6_toplevel, 1
instance = comp, \my_slc|always1~2 , my_slc|always1~2, lab6_toplevel, 1
instance = comp, \my_slc|always1~3 , my_slc|always1~3, lab6_toplevel, 1
instance = comp, \my_slc|PC[14] , my_slc|PC[14], lab6_toplevel, 1
instance = comp, \my_slc|PC[15]~46 , my_slc|PC[15]~46, lab6_toplevel, 1
instance = comp, \my_slc|PC[15] , my_slc|PC[15], lab6_toplevel, 1
instance = comp, \my_slc|IR~28 , my_slc|IR~28, lab6_toplevel, 1
instance = comp, \my_slc|IR[15] , my_slc|IR[15], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~3 , my_slc|state_controller|Decoder0~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~56 , my_slc|state_controller|State~56, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_12 , my_slc|state_controller|State.S_12, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr48 , my_slc|state_controller|WideOr48, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[1]~2 , my_slc|ALU_IR_one[1]~2, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_one[1]~3 , my_slc|ALU_IR_one[1]~3, lab6_toplevel, 1
instance = comp, \my_slc|PC[1] , my_slc|PC[1], lab6_toplevel, 1
instance = comp, \my_slc|PC[2]~20 , my_slc|PC[2]~20, lab6_toplevel, 1
instance = comp, \my_slc|PC[2] , my_slc|PC[2], lab6_toplevel, 1
instance = comp, \my_slc|PC[3]~22 , my_slc|PC[3]~22, lab6_toplevel, 1
instance = comp, \my_slc|PC[3] , my_slc|PC[3], lab6_toplevel, 1
instance = comp, \my_slc|PC[4]~24 , my_slc|PC[4]~24, lab6_toplevel, 1
instance = comp, \my_slc|PC[4] , my_slc|PC[4], lab6_toplevel, 1
instance = comp, \my_slc|PC[5]~26 , my_slc|PC[5]~26, lab6_toplevel, 1
instance = comp, \my_slc|PC[5] , my_slc|PC[5], lab6_toplevel, 1
instance = comp, \my_slc|PC[6]~28 , my_slc|PC[6]~28, lab6_toplevel, 1
instance = comp, \my_slc|PC[6] , my_slc|PC[6], lab6_toplevel, 1
instance = comp, \my_slc|PC[7]~30 , my_slc|PC[7]~30, lab6_toplevel, 1
instance = comp, \my_slc|PC[7] , my_slc|PC[7], lab6_toplevel, 1
instance = comp, \my_slc|PC[8]~32 , my_slc|PC[8]~32, lab6_toplevel, 1
instance = comp, \my_slc|PC[8] , my_slc|PC[8], lab6_toplevel, 1
instance = comp, \my_slc|PC[9]~34 , my_slc|PC[9]~34, lab6_toplevel, 1
instance = comp, \my_slc|PC[9] , my_slc|PC[9], lab6_toplevel, 1
instance = comp, \my_slc|PC[10]~36 , my_slc|PC[10]~36, lab6_toplevel, 1
instance = comp, \my_slc|PC[10] , my_slc|PC[10], lab6_toplevel, 1
instance = comp, \my_slc|PC[11]~38 , my_slc|PC[11]~38, lab6_toplevel, 1
instance = comp, \my_slc|PC[11] , my_slc|PC[11], lab6_toplevel, 1
instance = comp, \my_slc|PC[12]~40 , my_slc|PC[12]~40, lab6_toplevel, 1
instance = comp, \my_slc|PC[12] , my_slc|PC[12], lab6_toplevel, 1
instance = comp, \my_slc|PC[13] , my_slc|PC[13], lab6_toplevel, 1
instance = comp, \my_slc|IR~27 , my_slc|IR~27, lab6_toplevel, 1
instance = comp, \my_slc|IR[13] , my_slc|IR[13], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~2 , my_slc|state_controller|Decoder0~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~54 , my_slc|state_controller|State~54, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_06 , my_slc|state_controller|State.S_06, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~43 , my_slc|state_controller|State~43, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25_1 , my_slc|state_controller|State.S_25_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~44 , my_slc|state_controller|State~44, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25_2 , my_slc|state_controller|State.S_25_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~42 , my_slc|state_controller|State~42, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25_3 , my_slc|state_controller|State.S_25_3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~61 , my_slc|state_controller|State~61, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_27 , my_slc|state_controller|State.S_27, lab6_toplevel, 1
instance = comp, \my_slc|always2~4 , my_slc|always2~4, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr48~0 , my_slc|state_controller|WideOr48~0, lab6_toplevel, 1
instance = comp, \my_slc|always2~5 , my_slc|always2~5, lab6_toplevel, 1
instance = comp, \S[12]~input , S[12]~input, lab6_toplevel, 1
instance = comp, \Data[12]~input , Data[12]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[12] , my_slc|tr0|Data_read_buffer[12], lab6_toplevel, 1
instance = comp, \my_slc|MDR~28 , my_slc|MDR~28, lab6_toplevel, 1
instance = comp, \my_slc|MDR[12] , my_slc|MDR[12], lab6_toplevel, 1
instance = comp, \my_slc|databus[12]~38 , my_slc|databus[12]~38, lab6_toplevel, 1
instance = comp, \my_slc|databus[12]~39 , my_slc|databus[12]~39, lab6_toplevel, 1
instance = comp, \my_slc|databus[12]~40 , my_slc|databus[12]~40, lab6_toplevel, 1
instance = comp, \my_slc|MDR[12]~12 , my_slc|MDR[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|IR~40 , my_slc|IR~40, lab6_toplevel, 1
instance = comp, \my_slc|IR[12] , my_slc|IR[12], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~4 , my_slc|state_controller|Decoder0~4, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~63 , my_slc|state_controller|State~63, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_07 , my_slc|state_controller|State.S_07, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~60 , my_slc|state_controller|State~60, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_23 , my_slc|state_controller|State.S_23, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~49 , my_slc|state_controller|State~49, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_16_1 , my_slc|state_controller|State.S_16_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~50 , my_slc|state_controller|State~50, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_16_2 , my_slc|state_controller|State.S_16_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~48 , my_slc|state_controller|State~48, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_16_3 , my_slc|state_controller|State.S_16_3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~7 , my_slc|state_controller|Decoder0~7, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector16~0 , my_slc|state_controller|Selector16~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~67 , my_slc|state_controller|State~67, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.PauseIR1 , my_slc|state_controller|State.PauseIR1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~52 , my_slc|state_controller|State~52, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.PauseIR2 , my_slc|state_controller|State.PauseIR2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector8~2 , my_slc|state_controller|Selector8~2, lab6_toplevel, 1
instance = comp, \Run~input , Run~input, lab6_toplevel, 1
instance = comp, \my_slc|Run_ah~0 , my_slc|Run_ah~0, lab6_toplevel, 1
instance = comp, \my_slc|Run_ah , my_slc|Run_ah, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~53 , my_slc|state_controller|State~53, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.Halted , my_slc|state_controller|State.Halted, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~57 , my_slc|state_controller|State~57, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_set_cc , my_slc|state_controller|State.S_set_cc, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector8~0 , my_slc|state_controller|Selector8~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr18~0 , my_slc|state_controller|WideOr18~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux15~4 , my_slc|Mux15~4, lab6_toplevel, 1
instance = comp, \my_slc|Mux15~5 , my_slc|Mux15~5, lab6_toplevel, 1
instance = comp, \my_slc|Mux15~2 , my_slc|Mux15~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux15~3 , my_slc|Mux15~3, lab6_toplevel, 1
instance = comp, \my_slc|Mux15~6 , my_slc|Mux15~6, lab6_toplevel, 1
instance = comp, \my_slc|NZP~0 , my_slc|NZP~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux3~2 , my_slc|Mux3~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux3~3 , my_slc|Mux3~3, lab6_toplevel, 1
instance = comp, \my_slc|Mux11~2 , my_slc|Mux11~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux11~3 , my_slc|Mux11~3, lab6_toplevel, 1
instance = comp, \my_slc|Mux12~2 , my_slc|Mux12~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux12~3 , my_slc|Mux12~3, lab6_toplevel, 1
instance = comp, \my_slc|Mux4~2 , my_slc|Mux4~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux4~3 , my_slc|Mux4~3, lab6_toplevel, 1
instance = comp, \my_slc|Mux6~2 , my_slc|Mux6~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux6~3 , my_slc|Mux6~3, lab6_toplevel, 1
instance = comp, \my_slc|Mux0~2 , my_slc|Mux0~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux0~3 , my_slc|Mux0~3, lab6_toplevel, 1
instance = comp, \my_slc|Mux5~2 , my_slc|Mux5~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux5~3 , my_slc|Mux5~3, lab6_toplevel, 1
instance = comp, \my_slc|Equal2~7 , my_slc|Equal2~7, lab6_toplevel, 1
instance = comp, \my_slc|Equal2~8 , my_slc|Equal2~8, lab6_toplevel, 1
instance = comp, \my_slc|Mux1~2 , my_slc|Mux1~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux1~3 , my_slc|Mux1~3, lab6_toplevel, 1
instance = comp, \my_slc|Mux13~2 , my_slc|Mux13~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux13~3 , my_slc|Mux13~3, lab6_toplevel, 1
instance = comp, \my_slc|Mux10~2 , my_slc|Mux10~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux10~3 , my_slc|Mux10~3, lab6_toplevel, 1
instance = comp, \my_slc|Mux9~2 , my_slc|Mux9~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux9~3 , my_slc|Mux9~3, lab6_toplevel, 1
instance = comp, \my_slc|Equal2~5 , my_slc|Equal2~5, lab6_toplevel, 1
instance = comp, \my_slc|Mux7~2 , my_slc|Mux7~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux7~3 , my_slc|Mux7~3, lab6_toplevel, 1
instance = comp, \my_slc|Mux8~2 , my_slc|Mux8~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux8~3 , my_slc|Mux8~3, lab6_toplevel, 1
instance = comp, \my_slc|Mux2~2 , my_slc|Mux2~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux2~3 , my_slc|Mux2~3, lab6_toplevel, 1
instance = comp, \my_slc|Mux14~2 , my_slc|Mux14~2, lab6_toplevel, 1
instance = comp, \my_slc|Mux14~3 , my_slc|Mux14~3, lab6_toplevel, 1
instance = comp, \my_slc|Equal2~6 , my_slc|Equal2~6, lab6_toplevel, 1
instance = comp, \my_slc|Equal2~9 , my_slc|Equal2~9, lab6_toplevel, 1
instance = comp, \my_slc|Mux1~0 , my_slc|Mux1~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux1~1 , my_slc|Mux1~1, lab6_toplevel, 1
instance = comp, \my_slc|Mux13~0 , my_slc|Mux13~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux13~1 , my_slc|Mux13~1, lab6_toplevel, 1
instance = comp, \my_slc|Mux10~0 , my_slc|Mux10~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux10~1 , my_slc|Mux10~1, lab6_toplevel, 1
instance = comp, \my_slc|Mux9~0 , my_slc|Mux9~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux9~1 , my_slc|Mux9~1, lab6_toplevel, 1
instance = comp, \my_slc|Equal2~0 , my_slc|Equal2~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux8~0 , my_slc|Mux8~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux8~1 , my_slc|Mux8~1, lab6_toplevel, 1
instance = comp, \my_slc|Mux7~0 , my_slc|Mux7~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux7~1 , my_slc|Mux7~1, lab6_toplevel, 1
instance = comp, \my_slc|Mux14~0 , my_slc|Mux14~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux14~1 , my_slc|Mux14~1, lab6_toplevel, 1
instance = comp, \my_slc|Mux2~0 , my_slc|Mux2~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux2~1 , my_slc|Mux2~1, lab6_toplevel, 1
instance = comp, \my_slc|Equal2~1 , my_slc|Equal2~1, lab6_toplevel, 1
instance = comp, \my_slc|Mux12~0 , my_slc|Mux12~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux12~1 , my_slc|Mux12~1, lab6_toplevel, 1
instance = comp, \my_slc|Mux11~0 , my_slc|Mux11~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux11~1 , my_slc|Mux11~1, lab6_toplevel, 1
instance = comp, \my_slc|Mux3~0 , my_slc|Mux3~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux3~1 , my_slc|Mux3~1, lab6_toplevel, 1
instance = comp, \my_slc|Mux0~0 , my_slc|Mux0~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux0~1 , my_slc|Mux0~1, lab6_toplevel, 1
instance = comp, \my_slc|Mux6~0 , my_slc|Mux6~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux6~1 , my_slc|Mux6~1, lab6_toplevel, 1
instance = comp, \my_slc|Mux4~0 , my_slc|Mux4~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux4~1 , my_slc|Mux4~1, lab6_toplevel, 1
instance = comp, \my_slc|Mux5~0 , my_slc|Mux5~0, lab6_toplevel, 1
instance = comp, \my_slc|Mux5~1 , my_slc|Mux5~1, lab6_toplevel, 1
instance = comp, \my_slc|Equal2~2 , my_slc|Equal2~2, lab6_toplevel, 1
instance = comp, \my_slc|Equal2~3 , my_slc|Equal2~3, lab6_toplevel, 1
instance = comp, \my_slc|Equal2~4 , my_slc|Equal2~4, lab6_toplevel, 1
instance = comp, \my_slc|NZP~3 , my_slc|NZP~3, lab6_toplevel, 1
instance = comp, \my_slc|always1~7 , my_slc|always1~7, lab6_toplevel, 1
instance = comp, \my_slc|NZP[0] , my_slc|NZP[0], lab6_toplevel, 1
instance = comp, \my_slc|Equal2~10 , my_slc|Equal2~10, lab6_toplevel, 1
instance = comp, \my_slc|NZP~2 , my_slc|NZP~2, lab6_toplevel, 1
instance = comp, \my_slc|NZP[1] , my_slc|NZP[1], lab6_toplevel, 1
instance = comp, \my_slc|NZP~1 , my_slc|NZP~1, lab6_toplevel, 1
instance = comp, \my_slc|NZP[2] , my_slc|NZP[2], lab6_toplevel, 1
instance = comp, \my_slc|BEN~0 , my_slc|BEN~0, lab6_toplevel, 1
instance = comp, \my_slc|BEN~1 , my_slc|BEN~1, lab6_toplevel, 1
instance = comp, \my_slc|BEN~2 , my_slc|BEN~2, lab6_toplevel, 1
instance = comp, \my_slc|BEN , my_slc|BEN, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector8~1 , my_slc|state_controller|Selector8~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~55 , my_slc|state_controller|State~55, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_18 , my_slc|state_controller|State.S_18, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~46 , my_slc|state_controller|State~46, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_33_1 , my_slc|state_controller|State.S_33_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~47 , my_slc|state_controller|State~47, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_33_3 , my_slc|state_controller|State.S_33_3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~45 , my_slc|state_controller|State~45, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_33_2 , my_slc|state_controller|State.S_33_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~62 , my_slc|state_controller|State~62, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_35 , my_slc|state_controller|State.S_35, lab6_toplevel, 1
instance = comp, \my_slc|always1~0 , my_slc|always1~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_32 , my_slc|state_controller|State.S_32, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~0 , my_slc|state_controller|Decoder0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~59 , my_slc|state_controller|State~59, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_00 , my_slc|state_controller|State.S_00, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~51 , my_slc|state_controller|State~51, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_22 , my_slc|state_controller|State.S_22, lab6_toplevel, 1
instance = comp, \my_slc|ALU_IR_two[0]~19 , my_slc|ALU_IR_two[0]~19, lab6_toplevel, 1
instance = comp, \my_slc|PC[0] , my_slc|PC[0], lab6_toplevel, 1
instance = comp, \my_slc|databus[0]~2 , my_slc|databus[0]~2, lab6_toplevel, 1
instance = comp, \my_slc|databus[0]~3 , my_slc|databus[0]~3, lab6_toplevel, 1
instance = comp, \my_slc|databus[0]~4 , my_slc|databus[0]~4, lab6_toplevel, 1
instance = comp, \my_slc|MDR[0]~0 , my_slc|MDR[0]~0, lab6_toplevel, 1
instance = comp, \S[0]~input , S[0]~input, lab6_toplevel, 1
instance = comp, \Data[0]~input , Data[0]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[0] , my_slc|tr0|Data_read_buffer[0], lab6_toplevel, 1
instance = comp, \my_slc|MDR~16 , my_slc|MDR~16, lab6_toplevel, 1
instance = comp, \my_slc|MDR[0] , my_slc|MDR[0], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[0]~feeder , my_slc|tr0|Data_write_buffer[0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[0] , my_slc|tr0|Data_write_buffer[0], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[1]~feeder , my_slc|tr0|Data_write_buffer[1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[1] , my_slc|tr0|Data_write_buffer[1], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[2]~feeder , my_slc|tr0|Data_write_buffer[2]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[2] , my_slc|tr0|Data_write_buffer[2], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[3]~feeder , my_slc|tr0|Data_write_buffer[3]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[3] , my_slc|tr0|Data_write_buffer[3], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[4]~feeder , my_slc|tr0|Data_write_buffer[4]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[4] , my_slc|tr0|Data_write_buffer[4], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[5]~feeder , my_slc|tr0|Data_write_buffer[5]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[5] , my_slc|tr0|Data_write_buffer[5], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[6]~feeder , my_slc|tr0|Data_write_buffer[6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[6] , my_slc|tr0|Data_write_buffer[6], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[7]~feeder , my_slc|tr0|Data_write_buffer[7]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[7] , my_slc|tr0|Data_write_buffer[7], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[8]~feeder , my_slc|tr0|Data_write_buffer[8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[8] , my_slc|tr0|Data_write_buffer[8], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[9]~feeder , my_slc|tr0|Data_write_buffer[9]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[9] , my_slc|tr0|Data_write_buffer[9], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[10]~feeder , my_slc|tr0|Data_write_buffer[10]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[10] , my_slc|tr0|Data_write_buffer[10], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[11]~feeder , my_slc|tr0|Data_write_buffer[11]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[11] , my_slc|tr0|Data_write_buffer[11], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[12]~feeder , my_slc|tr0|Data_write_buffer[12]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[12] , my_slc|tr0|Data_write_buffer[12], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[13]~feeder , my_slc|tr0|Data_write_buffer[13]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[13] , my_slc|tr0|Data_write_buffer[13], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[14]~feeder , my_slc|tr0|Data_write_buffer[14]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[14] , my_slc|tr0|Data_write_buffer[14], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[15] , my_slc|tr0|Data_write_buffer[15], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~3 , my_slc|memory_subsystem|hex_data~3, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[4]~1 , my_slc|memory_subsystem|hex_data[4]~1, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[2] , my_slc|memory_subsystem|hex_data[2], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~2 , my_slc|memory_subsystem|hex_data~2, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[1] , my_slc|memory_subsystem|hex_data[1], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~4 , my_slc|memory_subsystem|hex_data~4, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[3] , my_slc|memory_subsystem|hex_data[3], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~0 , my_slc|memory_subsystem|hex_data~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[0] , my_slc|memory_subsystem|hex_data[0], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr6~0 , my_slc|hex_driver0|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr5~0 , my_slc|hex_driver0|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr4~0 , my_slc|hex_driver0|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr3~0 , my_slc|hex_driver0|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr2~0 , my_slc|hex_driver0|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr1~0 , my_slc|hex_driver0|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr0~0 , my_slc|hex_driver0|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~8 , my_slc|memory_subsystem|hex_data~8, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[7] , my_slc|memory_subsystem|hex_data[7], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~7 , my_slc|memory_subsystem|hex_data~7, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[6] , my_slc|memory_subsystem|hex_data[6], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~6 , my_slc|memory_subsystem|hex_data~6, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[5] , my_slc|memory_subsystem|hex_data[5], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~5 , my_slc|memory_subsystem|hex_data~5, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[4] , my_slc|memory_subsystem|hex_data[4], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr6~0 , my_slc|hex_driver1|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr5~0 , my_slc|hex_driver1|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr4~0 , my_slc|hex_driver1|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr3~0 , my_slc|hex_driver1|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr2~0 , my_slc|hex_driver1|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr1~0 , my_slc|hex_driver1|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr0~0 , my_slc|hex_driver1|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~12 , my_slc|memory_subsystem|hex_data~12, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[11] , my_slc|memory_subsystem|hex_data[11], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~11 , my_slc|memory_subsystem|hex_data~11, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[10] , my_slc|memory_subsystem|hex_data[10], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~9 , my_slc|memory_subsystem|hex_data~9, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[8] , my_slc|memory_subsystem|hex_data[8], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~10 , my_slc|memory_subsystem|hex_data~10, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[9] , my_slc|memory_subsystem|hex_data[9], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr6~0 , my_slc|hex_driver2|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr5~0 , my_slc|hex_driver2|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr4~0 , my_slc|hex_driver2|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr3~0 , my_slc|hex_driver2|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr2~0 , my_slc|hex_driver2|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr1~0 , my_slc|hex_driver2|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr0~0 , my_slc|hex_driver2|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~15 , my_slc|memory_subsystem|hex_data~15, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[14] , my_slc|memory_subsystem|hex_data[14], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~14 , my_slc|memory_subsystem|hex_data~14, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[13] , my_slc|memory_subsystem|hex_data[13], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~16 , my_slc|memory_subsystem|hex_data~16, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[15] , my_slc|memory_subsystem|hex_data[15], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~13 , my_slc|memory_subsystem|hex_data~13, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[12] , my_slc|memory_subsystem|hex_data[12], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr6~0 , my_slc|hex_driver3|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr5~0 , my_slc|hex_driver3|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr4~0 , my_slc|hex_driver3|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr3~0 , my_slc|hex_driver3|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr2~0 , my_slc|hex_driver3|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr1~0 , my_slc|hex_driver3|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr0~0 , my_slc|hex_driver3|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr6~0 , my_slc|hex_driver4|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr5~0 , my_slc|hex_driver4|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr4~0 , my_slc|hex_driver4|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr3~0 , my_slc|hex_driver4|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr2~0 , my_slc|hex_driver4|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr1~0 , my_slc|hex_driver4|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr0~0 , my_slc|hex_driver4|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr6~0 , my_slc|hex_driver5|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr5~0 , my_slc|hex_driver5|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr4~0 , my_slc|hex_driver5|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr3~0 , my_slc|hex_driver5|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr2~0 , my_slc|hex_driver5|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr1~0 , my_slc|hex_driver5|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr0~0 , my_slc|hex_driver5|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr6~0 , my_slc|hex_driver6|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr5~0 , my_slc|hex_driver6|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr4~0 , my_slc|hex_driver6|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr3~0 , my_slc|hex_driver6|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr2~0 , my_slc|hex_driver6|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr1~0 , my_slc|hex_driver6|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr0~0 , my_slc|hex_driver6|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr6~0 , my_slc|hex_driver7|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr5~0 , my_slc|hex_driver7|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr4~0 , my_slc|hex_driver7|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr3~0 , my_slc|hex_driver7|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr2~0 , my_slc|hex_driver7|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr1~0 , my_slc|hex_driver7|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr0~0 , my_slc|hex_driver7|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr8~1 , my_slc|state_controller|WideOr8~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr8~0 , my_slc|state_controller|WideOr8~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr8~2 , my_slc|state_controller|WideOr8~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr8~3 , my_slc|state_controller|WideOr8~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr7~0 , my_slc|state_controller|WideOr7~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr7~1 , my_slc|state_controller|WideOr7~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr7~2 , my_slc|state_controller|WideOr7~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr3~0 , my_slc|state_controller|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr6~1 , my_slc|state_controller|WideOr6~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr6~0 , my_slc|state_controller|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr6~2 , my_slc|state_controller|WideOr6~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr5~0 , my_slc|state_controller|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr5 , my_slc|state_controller|WideOr5, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr4~0 , my_slc|state_controller|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr4~1 , my_slc|state_controller|WideOr4~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr2~1 , my_slc|state_controller|WideOr2~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr3~1 , my_slc|state_controller|WideOr3~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr2 , my_slc|state_controller|WideOr2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr1 , my_slc|state_controller|WideOr1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr0~0 , my_slc|state_controller|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector8~3 , my_slc|state_controller|Selector8~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr13~0 , my_slc|state_controller|WideOr13~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr17~1 , my_slc|state_controller|WideOr17~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector17~0 , my_slc|state_controller|Selector17~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr12~0 , my_slc|state_controller|WideOr12~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr11~0 , my_slc|state_controller|WideOr11~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr17~0 , my_slc|state_controller|WideOr17~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr17~2 , my_slc|state_controller|WideOr17~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~41 , my_slc|state_controller|State~41, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr16~0 , my_slc|state_controller|WideOr16~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr15~0 , my_slc|state_controller|WideOr15~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr15~1 , my_slc|state_controller|WideOr15~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr16~1 , my_slc|state_controller|WideOr16~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr15~3 , my_slc|state_controller|WideOr15~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr15~2 , my_slc|state_controller|WideOr15~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr15~4 , my_slc|state_controller|WideOr15~4, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr14~3 , my_slc|state_controller|WideOr14~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr14~2 , my_slc|state_controller|WideOr14~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr14~5 , my_slc|state_controller|WideOr14~5, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr49~0 , my_slc|state_controller|WideOr49~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr13 , my_slc|state_controller|WideOr13, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr12~1 , my_slc|state_controller|WideOr12~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr10~2 , my_slc|state_controller|WideOr10~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr12 , my_slc|state_controller|WideOr12, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr14~4 , my_slc|state_controller|WideOr14~4, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr11 , my_slc|state_controller|WideOr11, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr10 , my_slc|state_controller|WideOr10, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr9 , my_slc|state_controller|WideOr9, lab6_toplevel, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
