D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH	,	V_58
SYNC_FLUSH_CTL	,	V_272
vram_end	,	V_133
r6xx_remap_render_backend	,	F_68
TCLK	,	V_44
radeon_card_posted	,	F_167
upper_32_bits	,	F_22
rv770_pcie_gart_disable	,	F_40
INACTIVE_QD_PIPES_SHIFT	,	V_227
CB_COLOR6_BASE	,	V_327
MPLL_MCLK_SEL	,	V_181
dev	,	V_87
DEALLOC_DIST_MASK	,	V_261
radeon_gart_table_vram_free	,	F_44
RREG16	,	F_196
SPI_CONFIG_CNTL	,	V_229
rv770_uvd_start	,	F_131
PA_SC_MODE_CNTL	,	V_313
CG_SPLL_STATUS	,	V_177
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_107
backend_map	,	V_239
MC_VM_MD_L1_TLB2_CNTL	,	V_101
ARRAY_SIZE	,	F_17
DMA_PACKET	,	F_147
rv770_page_flip	,	F_20
VOLTAGE_SW	,	V_82
ring_obj	,	V_355
"IB initialization failed (%d).\n"	,	L_16
TARGET_LINK_SPEED_MASK	,	V_399
rv515_mc_resume	,	F_50
r700_cp_fini	,	F_59
SQ_THREAD_RESOURCE_MGMT	,	V_290
BANK_SELECT	,	F_33
"Expecting atombios for R600 GPU\n"	,	L_19
ENABLE_L2_FRAGMENT_PROCESSING	,	V_91
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_116
rptr_save_reg	,	V_172
max_pipes	,	V_206
"r600 startup failed on resume\n"	,	L_18
CGTS_SYS_TCC_DISABLE	,	V_256
r600_vram_scratch_init	,	F_140
crtc_offset	,	V_53
EFFECTIVE_L2_QUEUE_SIZE	,	F_32
crtc_base	,	V_47
PA_SC_LINE_STIPPLE_STATE	,	V_310
DCP_TILING_CONFIG	,	V_249
r600_ih_ring_init	,	F_177
CACHE_DEPTH	,	F_77
PM_METHOD_DPM	,	V_367
ASIC_T_SHIFT	,	V_69
MC_VM_FB_LOCATION	,	V_137
TC_ONLY	,	V_303
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_24
LC_TARGET_LINK_SPEED_OVERRIDE_EN	,	V_400
bios	,	V_370
dclk_div	,	V_7
NUM_INTERP	,	F_118
sx_max_export_size	,	V_215
VGT_ES_PER_GS	,	V_306
ASIC_IS_AVIVO	,	F_165
"disabling GPU acceleration\n"	,	L_23
RREG32	,	F_19
rv730_mgcg_init	,	V_32
LC_LINK_WIDTH_RD_SHIFT	,	V_388
reference_freq	,	V_40
FORCE_EOV_MAX_REZ_CNT	,	F_115
rv770_init_golden_registers	,	F_15
NUM_VS_THREADS	,	F_103
CACHE_INVALIDATION	,	F_116
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_97
mc_vram_size	,	V_337
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_98
PAGE_TABLE_DEPTH	,	F_37
D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH	,	V_60
UPLL_REF_DIV	,	F_9
radeon_mc	,	V_334
radeon_voltage	,	V_79
UVD_UDEC_TILING_CONFIG	,	V_255
real_vram_size	,	V_338
i	,	V_54
BANK_SWAPS	,	F_73
irq	,	V_359
j	,	V_124
req_ps_idx	,	V_71
sq_dyn_gpr_size_simd_ab_0	,	V_194
D1GRPH_SECONDARY_SURFACE_ADDRESS	,	V_62
r	,	V_8
pci_resource_len	,	F_126
NUM_GS_STACK_ENTRIES	,	F_108
active_simds	,	V_232
ENABLE_NEW_SMX_ADDRESS	,	V_269
VC_AND_TC	,	V_305
radeon_atom_set_voltage	,	F_28
rv770_uvd_resume	,	F_134
config	,	V_203
r7xx_golden_dyn_gpr_registers	,	V_24
"failed initializing UVD (%d).\n"	,	L_12
GRBM_SOFT_RESET	,	V_161
rv770_uvd_init	,	F_128
SCRATCH_UMSK	,	V_153
"Card not posted and no BIOS - ignoring\n"	,	L_20
UPLL_SW_HILEN	,	F_10
VCLK_SRC_SEL	,	F_4
cc_gc_shader_pipe_config	,	V_196
CACHE_UPDATE_MODE	,	F_34
VGT_OUT_DEALLOC_CNTL	,	V_260
UPLL_SW_LOLEN	,	F_11
CB_COLOR2_BASE	,	V_323
VC_ENHANCE	,	V_333
size_af	,	V_336
PA_SC_AA_CONFIG	,	V_315
radeon_gart_table_vram_pin	,	F_31
radeon_gart_fini	,	F_43
DX9_CONSTS	,	V_285
spll	,	V_39
SX_MISC	,	V_312
gart	,	V_85
LC_LINK_WIDTH_MASK	,	V_389
r7xx_golden_registers	,	V_23
r600_count_pipe_bits	,	F_66
PCIE_SPEED_8_0GT	,	V_383
speed_cntl	,	V_376
DRM_ERROR	,	F_144
PA_SC_FIFO_SIZE	,	V_278
PCIE_LC_LINK_WIDTH_CNTL	,	V_384
radeon_pm_resume	,	F_154
CGTS_TCC_DISABLE	,	V_257
SQ_MS_FIFO_SIZES	,	V_283
crtcs	,	V_51
CP_PFP_HALT	,	V_152
size_bf	,	V_335
GS_PRIO	,	F_95
is_atom_bios	,	V_369
"Wait for MC idle timedout !\n"	,	L_5
LC_UPCONFIGURE_DIS	,	V_385
RADEON_IS_AGP	,	V_129
GB_TILING_CONFIG	,	V_248
SMX_SAR_CTL0	,	V_273
VGT_VERTEX_REUSE_BLOCK_CNTL	,	V_262
R600_RING_TYPE_UVD_INDEX	,	V_354
atom_asic_init	,	F_153
vclk	,	V_3
radeon_ttm_set_active_vram_size	,	F_53
gtt_end	,	V_111
asic	,	V_145
active_number	,	V_202
DMA_TILING_CONFIG	,	V_251
DB_DEBUG3	,	V_274
DB_DEBUG4	,	V_275
radeon_program_register_sequence	,	F_16
MC_ARB_RAMCFG	,	V_224
radeon_gem_fini	,	F_187
disabled_rb_mask	,	V_201
AUTO_INVLD_EN	,	F_117
DONE_FIFO_HIWATER	,	F_90
sx_debug_1	,	V_184
DMA_TILING_CONFIG2	,	V_252
SQ_CONFIG	,	V_284
atom_context	,	V_365
sx_num_of_sets	,	V_219
RREG32_PCIE_PORT	,	F_194
VGT_CACHE_INVALIDATION	,	V_302
DRM_DEBUG	,	F_24
family	,	V_9
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_117
NOOFBANK_MASK	,	V_240
ACK_FLUSH_CTL	,	F_80
VGT_GS_PER_VS	,	V_308
VM_L2_CNTL	,	V_89
pfp_fw	,	V_157
LC_RENEGOTIATION_SUPPORT	,	V_386
ROW_TILING	,	F_71
RADEON_IS_PCIE	,	V_379
radeon_gtt_location	,	F_123
rv770_gpu_init	,	F_64
BANK_TILING	,	F_69
max_hw_contexts	,	V_213
CP_MEQ_THRESHOLDS	,	V_265
r600_dma_stop	,	F_160
tmp	,	V_41
ENABLE_L1_FRAGMENT_PROCESSING	,	V_96
CP_ME_CNTL	,	V_150
rv770_agp_enable	,	F_45
ENABLE_L2_CACHE	,	V_90
VGA_MEMORY_DISABLE	,	V_127
RADEON_RING_TYPE_GFX_INDEX	,	V_148
ddev	,	V_371
ih	,	V_373
radeon_gart_table_vram_unpin	,	F_41
R700_PFP_UCODE_SIZE	,	V_165
CB_COLOR5_BASE	,	V_326
PA_SC_CLIPRECT_RULE	,	V_316
vram_width	,	V_349
radeon_ib_pool_fini	,	F_182
CGTS_USER_TCC_DISABLE	,	V_259
rv710_mgcg_init	,	V_35
fb_div	,	V_5
SPI_INPUT_Z	,	V_318
gb_tiling_config	,	V_195
radeon_uvd_fini	,	F_185
CP_ME_HALT	,	V_151
ROQ_IB2_START	,	F_75
rv770_get_xclk	,	F_18
NOOFROWS_MASK	,	V_245
CONFIG_MEMSIZE	,	V_352
hdp_host_path_cntl	,	V_193
current_vddc	,	V_83
radeon_audio_init	,	F_151
DRM_INFO	,	F_39
gs_prim_buffer_depth	,	V_189
requested_power_state_index	,	V_73
D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH	,	V_61
max_gs_threads	,	V_214
MC_VM_AGP_BASE	,	V_143
ring_size	,	V_356
LC_OTHER_SIDE_EVER_SENT_GEN2	,	V_395
save	,	V_123
max_stack_entries	,	V_212
tiling_nbanks	,	V_242
PA_SC_FORCE_EOV_MAX_CNTS	,	V_301
HDP_NONSURFACE_SIZE	,	V_140
CP_PFP_UCODE_DATA	,	V_166
u16	,	T_4
ENABLE_L1_TLB	,	V_95
copy_ring_index	,	V_147
radeon_fence_driver_init	,	F_171
rv770_set_uvd_clocks	,	F_1
ROQ_IB1_START	,	F_74
MC_VM_MD_L1_TLB1_CNTL	,	V_100
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_131
CP_ME_RAM_DATA	,	V_169
GRBM_CNTL	,	V_223
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_4
NUM_PS_STACK_ENTRIES	,	F_106
R7XX_MAX_PIPES	,	V_228
CHANSIZE_MASK	,	V_345
"failed initializing CP fences (%d).\n"	,	L_13
r600_init_microcode	,	F_175
radeon_audio_fini	,	F_157
"radeon: audio init failed\n"	,	L_17
CHANSIZE_OVERRIDE	,	V_344
HDP_NONSURFACE_INFO	,	V_139
NUM_VS_STACK_ENTRIES	,	F_107
gtt_base_align	,	V_340
rv770_pm_misc	,	F_27
CC_RB_BACKEND_DISABLE	,	V_234
rv770_mc_init	,	F_124
DISABLE_TILE_COVERED_FOR_PS_ITER	,	V_276
pdev	,	V_25
sq_config	,	V_191
PS_PRIO	,	F_93
WREG32_PCIE_PORT	,	F_195
evergreen_set_uvd_clocks	,	F_2
MC_VM_MB_L1_TLB2_CNTL	,	V_105
u32	,	T_1
mc	,	V_108
UPLL_SW_MASK	,	V_21
r600_irq_suspend	,	F_161
radeon_fence_driver_start_ring	,	F_133
HDP_TILING_CONFIG	,	V_250
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_134
agp_base	,	V_144
vram_is_ddr	,	V_343
SQ_DYN_GPR_SIZE_SIMD_AB_0	,	V_293
radeon_crtc	,	V_49
SQ_DYN_GPR_SIZE_SIMD_AB_4	,	V_297
SQ_DYN_GPR_SIZE_SIMD_AB_3	,	V_296
CP_PFP_UCODE_ADDR	,	V_164
SQ_DYN_GPR_SIZE_SIMD_AB_2	,	V_295
"failed initializing DMA fences (%d).\n"	,	L_14
SQ_DYN_GPR_SIZE_SIMD_AB_1	,	V_294
WREG32_P	,	F_3
rv770_set_clk_bypass_mode	,	F_62
SQ_DYN_GPR_SIZE_SIMD_AB_7	,	V_300
SQ_DYN_GPR_SIZE_SIMD_AB_6	,	V_299
SQ_DYN_GPR_SIZE_SIMD_AB_5	,	V_298
rv770_suspend	,	F_155
CB_COLOR3_BASE	,	V_324
ASIC_T_MASK	,	V_68
SC_EARLYZ_TILE_FIFO_SIZE	,	F_87
rv770_cp_load_microcode	,	F_54
smx_dc_ctl0	,	V_185
BUF_SWAP_32BIT	,	V_159
SC_PRIM_FIFO_SIZE	,	F_85
gtt_start	,	V_109
accel_working	,	V_368
AVIVO_D1GRPH_SURFACE_UPDATE_PENDING	,	V_65
PA_SC_EDGERULE	,	V_314
VCLK_SRC_SEL_MASK	,	V_12
VC_ENABLE	,	V_286
DCLK_SRC_SEL_MASK	,	V_13
SMX_BUFFER_SIZE	,	F_84
max_threads	,	V_211
visible_vram_size	,	V_149
radeon_fence_driver_fini	,	F_188
DCLK_SRC_SEL	,	F_5
HDP_HOST_PATH_CNTL	,	V_330
SET_VOLTAGE_TYPE_ASIC_VDDC	,	V_84
TCP_CNTL	,	V_329
rv515_mc_stop	,	F_47
GRBM_READ_TIMEOUT	,	F_65
dev_warn	,	F_49
R600_RING_TYPE_DMA_INDEX	,	V_358
CP_PERFMON_CNTL	,	V_282
r600_irq_fini	,	F_180
PIPE_TILING	,	F_67
u64	,	T_2
tiling_npipes	,	V_233
radeon_ib_pool_init	,	F_150
CP_ME_RAM_WADDR	,	V_167
radeon_uvd_suspend	,	F_159
"limiting VRAM\n"	,	L_6
AVIVO_D1GRPH_UPDATE_LOCK	,	V_55
pm	,	V_72
GS_FLUSH_CTL	,	F_79
ps	,	V_77
aper_size	,	V_351
ring	,	V_154
ALU_UPDATE_FIFO_HIWATER	,	F_91
radeon_agp_init	,	F_172
CG_UPLL_FUNC_CNTL	,	V_14
"Update pending now high. Unlocking vupdate_lock.\n"	,	L_1
r600_mc_wait_for_idle	,	F_48
r600_irq_set	,	F_146
dclk	,	V_4
UPLL_SW_HILEN2	,	F_12
max_bus_speed	,	V_381
POSITION_BUFFER_SIZE	,	F_83
radeon_ring_fini	,	F_60
vram_start	,	V_130
PACKET0	,	F_136
lanes	,	V_375
r700_cp_stop	,	F_52
SX_EXPORT_BUFFER_SIZES	,	V_277
CB_COLOR7_FRAG	,	V_320
CHIP_RV740	,	V_10
PCIE_SPEED_5_0GT	,	V_382
rv770_page_flip_pending	,	F_25
rv740_golden_registers	,	V_36
MC_VM_MD_L1_TLB0_CNTL	,	V_99
CG_UPLL_FUNC_CNTL_3	,	V_16
sc_earlyz_tile_fifo_fize	,	V_222
CG_UPLL_FUNC_CNTL_2	,	V_11
R700_PM4_UCODE_SIZE	,	V_168
SMX_EVENT_CTL	,	V_271
link_cntl2	,	V_377
CG_CLKPIN_CNTL	,	V_42
NOOFROWS_SHIFT	,	V_246
radeon_uvd_calc_upll_dividers	,	F_6
EXPORT_SRC_C	,	V_287
RADEON_WB_CP_RPTR_OFFSET	,	V_361
radeon_update_bandwidth_info	,	F_127
sc_prim_fifo_size	,	V_220
link_width_cntl	,	V_374
SC_HIZ_TILE_FIFO_SIZE	,	F_86
CHIP_RV730	,	V_30
device	,	V_26
VM_CONTEXT0_CNTL	,	V_114
r600_pcie_gart_tlb_flush	,	F_38
NUM_ES_GPRS	,	F_101
LC_LINK_WIDTH_RD_MASK	,	V_387
radeon_wb_disable	,	F_162
EFFECTIVE_L1_QUEUE_SIZE	,	F_36
__be32	,	T_3
ASIC_IS_X2	,	F_193
RB_BUFSZ	,	F_57
"failed UVD (%d) init.\n"	,	L_8
sx_max_export_pos_size	,	V_216
R7XX_MAX_BACKENDS	,	V_238
BURSTLENGTH_SHIFT	,	V_244
radeon_pcie_gen2	,	V_378
PA_SC_LINE_STIPPLE	,	V_317
MM_CFGREGS_CNTL	,	V_397
MC_VM_AGP_BOT	,	V_142
r600_cp_resume	,	F_148
rdev	,	V_2
rv515_mc_save	,	V_122
radeon_surface_init	,	F_169
sq_thread_resource_mgmt	,	V_192
be32_to_cpup	,	F_58
HDP_NONSURFACE_BASE	,	V_138
rv740_mgcg_init	,	V_37
uvd_v1_0_init	,	F_137
radeon_atombios_fini	,	F_191
radeon_uvd_init	,	F_129
rv770_golden_registers	,	V_28
AVIVO_D1GRPH_SURFACE_UPDATE_H_RETRACE_EN	,	V_57
sq_num_cf_insts	,	V_218
D1GRPH_PRIMARY_SURFACE_ADDRESS	,	V_63
power_state	,	V_78
fw_data	,	V_155
"failed initializing UVD fences (%d).\n"	,	L_10
r600_pcie_gart_init	,	F_178
r600_dma_resume	,	F_149
PIPE_TILING__SHIFT	,	V_237
LC_OTHER_SIDE_SUPPORTS_GEN2	,	V_396
XTALIN_DIVIDE	,	V_45
CHIP_RV710	,	V_33
rv770ce_golden_registers	,	V_27
NOOFBANK_SHIFT	,	V_241
SMX_DC_CTL0	,	V_270
reference_clock	,	V_38
bus	,	V_380
rv770_mc_program	,	F_46
radeon_bo_init	,	F_174
RADEON_CP_PACKET2	,	V_362
R7XX_MAX_SIMDS_MASK	,	V_231
radeon_device	,	V_1
mdelay	,	F_14
PA_CL_ENHANCE	,	V_331
NUM_ES_THREADS	,	F_104
rv770_init	,	F_163
sx_max_export_smx_size	,	V_217
ES_PRIO	,	F_96
NUM_GS_GPRS	,	F_100
CB_COLOR1_BASE	,	V_322
MC_SHARED_CHMAP	,	V_346
req_cm_idx	,	V_74
"Setting: v: %d\n"	,	L_2
radeon_ring	,	V_171
SCLK_MUX_SEL	,	F_63
LC_CLR_FAILED_SPD_CHANGE_CNT	,	V_401
rv770_pcie_gen2_enable	,	F_139
uvd_v2_2_resume	,	F_132
r600_irq_init	,	F_143
R600_WB_DMA_RPTR_OFFSET	,	V_363
SPLL_CHG_STATUS	,	V_178
UVD_UDEC_DBW_TILING_CONFIG	,	V_254
PA_SC_MULTI_CHIP_CNTL	,	V_279
MC_VM_MB_L1_TLB0_CNTL	,	V_103
EFFECTIVE_L1_TLB_SIZE	,	F_35
rv770_pcie_gart_fini	,	F_42
radeon_ring_init	,	F_135
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_132
max_gprs	,	V_210
radeon_pm_fini	,	F_184
BURSTLENGTH_MASK	,	V_243
mode_info	,	V_50
VS_PRIO	,	F_94
CB_COLOR0_BASE	,	V_321
HDP_DEBUG1	,	V_125
AVIVO_D1GRPH_UPDATE	,	V_52
WREG16	,	F_197
ES_AND_GS_AUTO	,	V_304
CHIP_RV770	,	V_22
rv770_startup	,	F_138
PCIE_LC_SPEED_CNTL	,	V_394
radeon_wb_fini	,	F_181
installed	,	V_360
ta_aux_cntl	,	V_183
WREG32	,	F_21
ENABLE_CONTEXT	,	V_115
gpu_addr	,	V_136
TA_CNTL_AUX	,	V_266
inactive_pipes	,	V_199
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_92
MPLL_CNTL_MODE	,	V_179
radeon_irq_kms_init	,	F_142
clock_info	,	V_81
VM_L2_CNTL2	,	V_93
VM_L2_CNTL3	,	V_94
dev_err	,	F_30
RB_NO_UPDATE	,	V_160
VGT_NUM_INSTANCES	,	V_280
tile_config	,	V_247
RADEON_IS_IGP	,	V_173
UVD_UDEC_DB_TILING_CONFIG	,	V_253
VTX_DONE_DELAY	,	F_88
NUM_VS_GPRS	,	F_98
"VRAM: %lluM 0x%08llX - 0x%08llX (%lluM used)\n"	,	L_7
MC_VM_AGP_TOP	,	V_141
NUM_PS_THREADS	,	F_102
LC_GEN2_EN_STRAP	,	V_402
CC_GC_SHADER_PIPE_CONFIG	,	V_225
"radeon: IH init failed (%d).\n"	,	L_15
rv710_golden_registers	,	V_34
voltage	,	V_80
NUM_CLAUSE_TEMP_GPRS	,	F_99
__BIG_ENDIAN	,	F_55
rv770	,	V_204
rv515_vga_render_disable	,	F_51
DB_CLK_OFF_DELAY	,	F_81
FORCE_EOV_MAX_CLK_CNT	,	F_114
me_fw	,	V_156
CB_COLOR7_BASE	,	V_328
GROUP_SIZE	,	F_70
radeon_pm_suspend	,	F_156
tiling_group_size	,	V_205
rv770_get_temp	,	F_26
dummy_page	,	V_118
PIPE_TILING__MASK	,	V_236
CACHE_FIFO_SIZE	,	F_89
LC_RECONFIG_ARC_MISSING_ESCAPE	,	V_390
UPLL_RESET_MASK	,	V_18
max_simds	,	V_208
r600_scratch_init	,	F_168
CGTS_USER_SYS_TCC_DISABLE	,	V_258
dev_info	,	F_121
"GPU not posted. posting now...\n"	,	L_21
VGT_GS_PER_ES	,	V_307
radeon_wb_init	,	F_141
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_110
CLIP_VTX_REORDER_ENA	,	V_332
actual_temp	,	V_70
FETCH_FIFO_HIWATER	,	F_92
numchan	,	V_342
mc_arb_ramcfg	,	V_197
MC_VM_MD_L1_TLB3_CNTL	,	V_102
UPLL_FB_DIV_MASK	,	V_17
NUM_GS_THREADS	,	F_105
radeon_vram_location	,	F_122
"No VRAM object for PCIE GART.\n"	,	L_3
VGT_GS_VERTEX_REUSE	,	V_309
SIMDB_RING0	,	F_112
aper_base	,	V_350
SIMDB_RING1	,	F_113
has_uvd	,	V_353
num_gs_verts_per_thread	,	V_187
chansize	,	V_341
radeon_uvd_send_upll_ctlreq	,	F_8
radeon_irq_kms_fini	,	F_145
usec_timeout	,	V_64
CG_SPLL_FUNC_CNTL_2	,	V_174
kfree	,	F_192
MM_WR_TO_CFG_EN	,	V_398
requested_clock_mode_index	,	V_75
flags	,	V_128
max_backends	,	V_209
COLOR_BUFFER_SIZE	,	F_82
r600_dma_fini	,	F_179
VTX_REUSE_DEPTH_MASK	,	V_263
gtt_size	,	V_120
DISABLE_INTERP_1	,	V_230
copy	,	V_146
radeon_pm_init	,	F_176
pm_method	,	V_366
rv770_mgcg_init	,	V_29
R7XX_MAX_BACKENDS_MASK	,	V_235
UPLL_FB_DIV	,	F_7
RV730_MPLL_MCLK_SEL	,	V_180
robj	,	V_86
EINVAL	,	V_88
VGA_HDP_CONTROL	,	V_126
NUM_CLIP_SEQ	,	F_119
LC_UPCONFIGURE_SUPPORT	,	V_393
shader_pipe_config	,	V_200
UPLL_BYPASS_EN_MASK	,	V_19
udelay	,	F_23
NOOFCHAN_SHIFT	,	V_348
LC_RENEGOTIATE_EN	,	V_392
DISABLE_CUBE_ANISO	,	V_267
data	,	V_163
table_addr	,	V_113
CG_MULT_THERMAL_STATUS	,	V_67
CP_QUEUE_THRESHOLDS	,	V_264
r600_ring_init	,	F_130
MC_VM_MB_L1_TLB1_CNTL	,	V_104
vclk_div	,	V_6
SCLK_MUX_UPDATE	,	V_176
mc_mask	,	V_339
LC_RECONFIG_NOW	,	V_391
uvd_v1_0_fini	,	F_158
UPLL_REF_DIV_MASK	,	V_20
rv770_pcie_gart_enable	,	F_29
radeon_power_state	,	V_76
num_qd_pipes	,	V_182
vgt_gs_per_es	,	V_188
SQ_STACK_RESOURCE_MGMT_2	,	V_292
SQ_STACK_RESOURCE_MGMT_1	,	V_291
NUM_ES_STACK_ENTRIES	,	F_109
MC_VM_MB_L1_TLB3_CNTL	,	V_106
CP_ME_RAM_RADDR	,	V_170
SPI_CONFIG_CNTL_1	,	V_281
r700_vram_gtt_location	,	F_120
pci_resource_start	,	F_125
UVD_NO_OP	,	V_357
vram_scratch	,	V_135
max_tile_pipes	,	V_207
radeon_get_clock_info	,	F_170
UPLL_SLEEP_MASK	,	V_15
DMA_PACKET_NOP	,	V_364
STQ_SPLIT	,	F_76
rv770_resume	,	F_152
sc_hiz_tile_fifo_size	,	V_221
SPI_PS_IN_CONTROL_0	,	V_319
D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH	,	V_59
ES_FLUSH_CTL	,	F_78
RB_BLKSZ	,	F_56
SIMDA_RING1	,	F_111
SIMDA_RING0	,	F_110
rv730_golden_registers	,	V_31
"Failed to load firmware!\n"	,	L_22
INACTIVE_QD_PIPES_MASK	,	V_226
radeon_get_bios	,	F_164
rlc_fw	,	V_372
radeon_bo_fini	,	F_190
sq_ms_fifo_sizes	,	V_190
ready	,	V_121
radeon_agp_disable	,	F_173
radeon_atombios_init	,	F_166
"failed UVD resume (%d).\n"	,	L_9
r600_vram_scratch_fini	,	F_186
addr	,	V_119
radeon_agp_fini	,	F_189
SX_DEBUG_1	,	V_268
db_debug3	,	V_186
temp	,	V_66
db_debug4	,	V_198
CP_RB_CNTL	,	V_158
SOFT_RESET_CP	,	V_162
NUM_PS_GPRS	,	F_97
SCLK_MUX_SEL_MASK	,	V_175
SQ_GPR_RESOURCE_MGMT_1	,	V_288
SQ_GPR_RESOURCE_MGMT_2	,	V_289
MUX_TCLK_TO_XCLK	,	V_43
radeon_scratch_free	,	F_61
NOOFCHAN_MASK	,	V_347
async	,	V_48
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_112
"failed initializing UVD ring (%d).\n"	,	L_11
CB_COLOR4_BASE	,	V_325
AVIVO_D1GRPH_FLIP_CONTROL	,	V_56
UPLL_SW_LOLEN2	,	F_13
SAMPLE_SPLIT	,	F_72
VGT_STRMOUT_EN	,	V_311
rv770_fini	,	F_183
crtc_id	,	V_46
