# ðŸ“˜ Day 2: Timing Libraries, Synthesis Styles, and Flop Coding

This session explores how **timing libraries**, **synthesis strategies**, and **RTL coding styles** directly influence synthesis quality, area, power, and timing closure.

---

## ðŸ”¹ Timing `.lib` Files

**Liberty (.lib)** is a text-based format describing:

* âœ… **Cell function**
* âœ… **Pin directions & capacitances**
* âœ… **Input transition limits**
* âœ… **Setup/Hold & Clock-to-Q tables** (vs. input slew and output load)
* âœ… **Operating conditions (corners)**
* âœ… **Cell area & power models**

**Why it matters:** Synthesis and STA tools depend on `.lib` data for gate selection, timing interpolation, and power estimation.

---

## ðŸ§ª Labs: `.lib` Exploration (Parts 1â€“3)

* Inspect **inverter/NAND entries** â†’ check function, `related_pin` arcs, timing/power tables.
* Change **load/slew values** â†’ observe delay/power interpolation.
* Understand **buffering and sizing trade-offs**.

---

## ðŸ”¹ Hierarchical vs Flat Synthesis

| Approach         | Pros                                                            | Cons                                            |
| ---------------- | --------------------------------------------------------------- | ----------------------------------------------- |
| **Hierarchical** | Preserves module boundaries, faster compile, easier debug/reuse | May miss cross-boundary optimizations           |
| **Flat**         | Enables global optimization, better timing/area                 | Higher runtime, harder debug, ECOs more complex |

---

## ðŸ§ª Labs: Hierarchical vs Flat (Parts 1â€“2)

* Synthesize same RTL with both **hierarchical** and **flat** modes.
* Compare:

  * Gate count
  * **WNS/TNS** (Worst/Total Negative Slack)
  * Netlist readability
* Observe:

  * Flat synthesis may reduce redundant logic.
  * Hierarchical keeps structure, easier constraints/ECOs.

---

## ðŸ”¹ Why Flop Coding Styles Matter

Coding style impacts:

* **Latch inference** risk.
* **Timing analysis** (setup/hold paths).
* **Synthesis-friendliness**.

**Best Practices:**

* Use **non-blocking (`<=`)** in clocked always blocks.
* Use **blocking (`=`)** with complete assignments in combinational logic.
* Prefer **single-clock synchronous resets** (cleaner timing).

---

## ðŸ§ª Labs: Flop Synthesis & Simulation (Parts 1â€“2)

* Simulate **DFFs** with sync/async resets and enables.
* Verify **Clock-to-Q behavior** in waveforms.
* Study **metastability handling assumptions**.
* Compare synthesized cells â†’ area vs timing trade-offs.

---

## ðŸ”¹ Interesting Optimizations

* **Constant propagation:**

  * Tie-offs and unreachable logic removed.
  * MUXes collapse to simpler gates.
  * âœ… Saves area & power.

* **Register optimizations:**

  * **Retiming**: moves registers to balance paths.
  * **Enable extraction**: merges/moves flops under clock-enable conditions.
  * âœ… Helps timing while preserving cycle accuracy.

---

## âœ… Takeaways

* `.lib` is the **foundation** for timing and power-aware synthesis.
* Synthesis style (hierarchical vs flat) changes **runtime, optimization quality, and ECO flow**.
* RTL coding style directly impacts **latch inference, timing correctness, and synthesis robustness**.
* Flop optimizations and constant propagation enable **cleaner, smaller, and faster designs**.
