[AHDL]
Type=Implementation
Handle=263184
Project=C:\Users\tmcphillips\Designs\Projects\BASYS250\VerilogHDL\01_CounterWithLoad\design\design.adf
[Xilinx]
Path=C:\Xilinx\10.1\ISE\bin\nt
[GUI]
AutoClose=0
[ChipScope]
InserterEnable=0
InserterGuiEnable=1
NetlistMergingEnable=1
InserterProjectPath=C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/synthesis/FourBitCounterWithLoad.cdc
UseInserterBat=0
[Design.PartSelector]
Family=SPARTAN3E
Device=3s250etq144
Speed=-5
Part=3s250etq144-5
[Design.Input]
Netlist=C:\Users\tmcphillips\Designs\Projects\BASYS250\VerilogHDL\01_CounterWithLoad\design\synthesis\FourBitCounterWithLoad.ngc
UCF=C:\Users\tmcphillips\Designs\Projects\BASYS250\VerilogHDL\01_CounterWithLoad\basys.ucf
OutputPath=C:\Users\tmcphillips\Designs\Projects\BASYS250\VerilogHDL\01_CounterWithLoad\design\implement
StdOutputFile=C:\Users\tmcphillips\Designs\Projects\BASYS250\VerilogHDL\01_CounterWithLoad\design\log\implementation.htm
Version=ver1
Revision=rev1
Format=Verilog
EffortLevel=2
InputTristateTermMode=Keeper
UnusedIOPadTermMode=Keeper
Mode=batch
SDF_path=C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/implement
Corelate=1
ExeName=ise.exe
ImplToolName=MV_ISE91
SynthToolName=MV_XST91
DirectoryList={C:\Users\tmcphillips\Designs\Projects\BASYS250\VerilogHDL\01_CounterWithLoad\design\synthesis} {C:\Users\tmcphillips\Designs\Projects\BASYS250\VerilogHDL\01_CounterWithLoad\design\compile} {C:\Users\tmcphillips\Designs\Projects\BASYS250\VerilogHDL\01_CounterWithLoad\design\src} {C:\Program Files\Aldec\Active-HDL 7.2SE\vlib\SPARTAN3E\compile}
DestinationPath=C:\Users\tmcphillips\Designs\Projects\BASYS250\VerilogHDL\01_CounterWithLoad\design\implement
SynthesisPath=C:\Users\tmcphillips\Designs\Projects\BASYS250\VerilogHDL\01_CounterWithLoad\design\synthesis
ClbPackingStrategy=100
PackClbRegisters=0
UseBufg=0
IgnoreRlocConstr=1
DetailedReport=0
Place_And_Route_Mode=Normal
MultiPassPattern=S_S_
dont_run_translate=0
dont_run_map=0
dont_run_place=0
dont_run_trace=0
dont_run_post_map_trace=0
dont_run_simulation=0
dont_run_fit=0
dont_run_bitgen=0
use_ngdbuild_file=0
use_par_file=0
use_map_file=0
use_post_map_file=0
use_trace_file=0
use_netgen_file=0
use_cpld_ndg2vhdl_file=0
use_cgsm_ndg2vhdl_file=0
use_bitgen_file=0
use_use_cpldfit_file=0
use_hprep6_file=0
use_tsim_file=0
Generate_Asynchronous_Delay_Report=0
Generate_Clock_Region_Report=0
DoCopyGlblFile=0
[Engine.Command]
Command=Implement
[Ngdbuild]
Switches= 
[Map]
Switches=  -pr b  -k  4  -cm area  -c 100 
[PostMap]
Switches=  -e 3  -s  5 
[Par]
Switches=  -ol std  -t  1 
[PostPar]
Switches=  -e 3  -s  5 
[FPGANetgenGeneral]
Switches= 
[FPGANetgenVerilog]
Switches=  -s  5  -sdf_anno true  -sdf_path  C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/implement  -insert_glbl true 
[FPGABitgen]
Switches=  -g Binary:No  -g IEEE1532:No  -g DebugBitstream:No  -g CRC:Enable  -g Security:None  -g StartupClk:JtagClk  -g DonePipe:No  -g DONE_cycle:4  -g GTS_cycle:5  -g GWE_cycle:6  -g LCK_cycle:NoWait  -g DriveDone:No  -g ConfigRate:1  -g ProgPin:Pullup  -g DonePin:Pullup  -g TckPin:Pullup  -g TdiPin:Pullup  -g TdoPin:Pullup  -g TmsPin:Pullup  -g UnusedPin:Pulldown  -g UserID:0xFFFFFFFF  -g DCMShutDown:Disable 
[Engine.Implement.Output]
Changed=0
Stage=Configure
State=OK
Netlist=C:/USERS/TMCPHILLIPS/DESIGNS/PROJECTS/BASYS250/VERILOGHDL/01_COUNTERWITHLOAD/DESIGN/IMPLEMENT/TIME_SIM.V
SDF=C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/implement/time_sim.sdf
Abort=NO
Errors=0
Warnings=20
Status=Warning
[Engine.Reports.Output]
Path=C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/implement/ver1/rev1
Files=FourBitCounterWithLoad.bld map.mrp FourBitCounterWithLoad.par FourBitCounterWithLoad.pad FourBitCounterWithLoad_postpar.twr FourBitCounterWithLoad_postmap.twr FourBitCounterWithLoad.bgn implementation.htm
Names=Translation Map {Place & Route} Pad {Post-Place & Route Static Timing Report} {Post-Map Static Timing Report} Bitgen {Implement Log}
