#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
:vpi_module "/usr/lib64/ivl/v2009.vpi";
S_0x556881ac4650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556881ac47e0 .scope module, "split_L1_cache" "split_L1_cache" 3 1;
 .timescale 0 0;
P_0x556881b34080 .param/l "ADDRESS_WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
P_0x556881b340c0 .param/l "BYTE_SELECT_WIDTH" 0 3 8, +C4<00000000000000000000000000000110>;
P_0x556881b34100 .param/l "D_WAYS" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x556881b34140 .param/l "INDEX_WIDTH" 0 3 7, +C4<00000000000000000000000000001110>;
P_0x556881b34180 .param/l "I_WAYS" 0 3 4, +C4<00000000000000000000000000000010>;
P_0x556881b341c0 .param/l "SETS" 0 3 3, +C4<00000000000000000100000000000000>;
P_0x556881b34200 .param/l "TAG_WIDTH" 0 3 6, +C4<00000000000000000000000000001100>;
v0x556881b741c0_0 .var "DONE", 0 0;
v0x556881b742a0 .array "D_Dirty", 65535 0, 0 0;
v0x556881b74360 .array "D_LRUBits", 65535 0, 1 0;
v0x556881b74400 .array "D_Tag", 32767 0, 11 0;
v0x556881b744a0 .array "D_Valid", 65535 0, 0 0;
v0x556881b74590 .array "I_Dirty", 32767 0, 0 0;
v0x556881b74630 .array "I_LRUBits", 32767 0, 0 0;
v0x556881b746d0 .array "I_Tag", 65535 0, 11 0;
v0x556881b74790 .array "I_Valid", 32767 0, 0 0;
v0x556881b74830_0 .net/s "MODE", 31 0, v0x556881b73420_0;  1 drivers
v0x556881b748f0_0 .var/i "N", 31 0;
v0x556881b749b0_0 .var "address", 31 0;
v0x556881b74a90_0 .var "byteSelect", 5 0;
v0x556881b74b70_0 .var/i "cacheReads", 31 0;
v0x556881b74c50_0 .var/i "cacheReferences", 31 0;
v0x556881b74d30_0 .var/i "cacheWrites", 31 0;
v0x556881b74e10_0 .net/s "file", 31 0, v0x556881b73320_0;  1 drivers
v0x556881b74f00_0 .var/real "hitCount", 0 0;
v0x556881b74fa0_0 .var/real "hitRate", 0 0;
v0x556881b75060_0 .var/i "i", 31 0;
v0x556881b75140_0 .var "index", 13 0;
v0x556881b75220_0 .var/i "j", 31 0;
v0x556881b75300_0 .var/i "matchedNums", 31 0;
v0x556881b753e0_0 .var/i "missCount", 31 0;
v0x556881b754c0_0 .var "tag", 11 0;
v0x556881b755a0_0 .var/i "temp", 31 0;
v0x556881b75680_0 .var/i "totalOperations", 31 0;
S_0x556881b53e10 .scope task, "D_LRU_replacement" "D_LRU_replacement" 3 400, 3 400 0, S_0x556881ac47e0;
 .timescale 0 0;
TD_split_L1_cache.D_LRU_replacement ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75220_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x556881b75220_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x556881b75140_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75220_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b74360, 4;
    %load/vec4 v0x556881b75140_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b74360, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/1 T_0.4, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x556881b75060_0;
    %load/vec4 v0x556881b75220_0;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_0.4;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0x556881b75140_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75220_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b74360, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x556881b75140_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75220_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b74360, 4, 0;
T_0.2 ;
    %load/vec4 v0x556881b75220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75220_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x556881b75140_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b74360, 4, 0;
    %end;
S_0x556881b53fa0 .scope task, "I_LRU_replacement" "I_LRU_replacement" 3 410, 3 410 0, S_0x556881ac47e0;
 .timescale 0 0;
TD_split_L1_cache.I_LRU_replacement ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75220_0, 0, 32;
T_1.5 ;
    %load/vec4 v0x556881b75220_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.6, 5;
    %load/vec4 v0x556881b75140_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75220_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b74630, 4;
    %load/vec4 v0x556881b75140_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b74630, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/1 T_1.9, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x556881b75060_0;
    %load/vec4 v0x556881b75220_0;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_1.9;
    %jmp/0xz  T_1.7, 5;
    %load/vec4 v0x556881b75140_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75220_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b74630, 4;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %load/vec4 v0x556881b75140_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75220_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b74630, 4, 0;
T_1.7 ;
    %load/vec4 v0x556881b75220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75220_0, 0, 32;
    %jmp T_1.5;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x556881b75140_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b74630, 4, 0;
    %end;
S_0x556881b54130 .scope task, "initialize" "initialize" 3 133, 3 133 0, S_0x556881ac47e0;
 .timescale 0 0;
TD_split_L1_cache.initialize ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x556881b75060_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_2.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75220_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x556881b75220_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x556881b75060_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x556881b75220_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556881b74790, 4, 0;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x556881b75060_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x556881b75220_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556881b746d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x556881b75060_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x556881b75220_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556881b74630, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x556881b75060_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x556881b75220_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556881b74590, 4, 0;
    %load/vec4 v0x556881b75220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75220_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75220_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x556881b75220_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.15, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x556881b75060_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x556881b75220_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556881b744a0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x556881b75060_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x556881b75220_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556881b74400, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x556881b75060_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x556881b75220_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556881b74360, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x556881b75060_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x556881b75220_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x556881b742a0, 4, 0;
    %load/vec4 v0x556881b75220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75220_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556881b741c0_0, 0, 1;
    %load/vec4 v0x556881b75060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %end;
S_0x556881b542c0 .scope module, "inputHandler" "input_arguments" 3 54, 4 1 0, S_0x556881ac47e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "file";
    .port_info 1 /OUTPUT 32 "mode";
v0x556881b73320_0 .var/i "file", 31 0;
v0x556881b73420_0 .var/i "mode", 31 0;
S_0x556881b54450 .scope begin, "$unm_blk_66" "$unm_blk_66" 4 5, 4 5 0, S_0x556881b542c0;
 .timescale 0 0;
v0x556881af36d0_0 .var/str "fileName";
S_0x556881b73560 .scope begin, "main_block" "main_block" 3 59, 3 59 0, S_0x556881ac47e0;
 .timescale 0 0;
S_0x556881b73790 .scope task, "request_setup" "request_setup" 3 157, 3 157 0, S_0x556881ac47e0;
 .timescale 0 0;
TD_split_L1_cache.request_setup ;
    %vpi_func 3 160 "$fscanf" 32, v0x556881b74e10_0, " %h:\012", v0x556881b749b0_0 {0 0 0};
    %store/vec4 v0x556881b75300_0, 0, 32;
    %load/vec4 v0x556881b749b0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x556881b754c0_0, 0, 12;
    %load/vec4 v0x556881b749b0_0;
    %parti/s 14, 6, 4;
    %store/vec4 v0x556881b75140_0, 0, 14;
    %load/vec4 v0x556881b749b0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x556881b74a90_0, 0, 6;
    %load/vec4 v0x556881b75680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75680_0, 0, 32;
    %load/vec4 v0x556881b74c50_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4066; load=1.00000
    %add/wr;
    %cvt/vr 32;
    %store/vec4 v0x556881b74c50_0, 0, 32;
    %end;
S_0x556881b73970 .scope task, "set" "set" 3 172, 3 172 0, S_0x556881ac47e0;
 .timescale 0 0;
v0x556881b73b50_0 .var/i "N", 31 0;
v0x556881b73c30_0 .var "address", 31 0;
v0x556881b73d10_0 .var "byteSelect", 5 0;
v0x556881b73dd0_0 .var "index", 13 0;
v0x556881b73eb0_0 .var "tag", 11 0;
TD_split_L1_cache.set ;
    %load/vec4 v0x556881b73b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %jmp T_4.20;
T_4.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
T_4.21 ;
    %load/vec4 v0x556881b75060_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.22, 5;
    %load/vec4 v0x556881b741c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.23, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b744a0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.25, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b74400, 4;
    %load/vec4 v0x556881b73eb0_0;
    %cmp/e;
    %jmp/0xz  T_4.27, 4;
    %load/real v0x556881b74f00_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %add/wr;
    %store/real v0x556881b74f00_0;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x556881b53e10;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556881b741c0_0, 0, 1;
T_4.27 ;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x556881b753e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b753e0_0, 0, 32;
    %load/vec4 v0x556881b73eb0_0;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b74400, 4, 0;
    %load/vec4 v0x556881b74830_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.29, 4;
    %vpi_call/w 3 203 "$display", "[Data] Read from L2 by Address: %h", v0x556881b73c30_0 {0 0 0};
T_4.29 ;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x556881b53e10;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b744a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556881b741c0_0, 0, 1;
T_4.26 ;
T_4.23 ;
    %load/vec4 v0x556881b75060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
    %jmp T_4.21;
T_4.22 ;
    %load/vec4 v0x556881b741c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.31, 4;
    %load/vec4 v0x556881b753e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b753e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
T_4.33 ;
    %load/vec4 v0x556881b75060_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.34, 5;
    %load/vec4 v0x556881b741c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.35, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b74360, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.37, 4;
    %load/vec4 v0x556881b74830_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.39, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b742a0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.41, 4;
    %vpi_call/w 3 224 "$display", "[Data] Write back to L2" {0 0 0};
T_4.41 ;
    %vpi_call/w 3 225 "$display", "[Data] Read from L2 by Address: %h", v0x556881b73c30_0 {0 0 0};
T_4.39 ;
    %load/vec4 v0x556881b73eb0_0;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b74400, 4, 0;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x556881b53e10;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b744a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556881b741c0_0, 0, 1;
T_4.37 ;
T_4.35 ;
    %load/vec4 v0x556881b75060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
    %jmp T_4.33;
T_4.34 ;
T_4.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556881b741c0_0, 0, 1;
    %jmp T_4.20;
T_4.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
T_4.43 ;
    %load/vec4 v0x556881b75060_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.44, 5;
    %load/vec4 v0x556881b741c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.45, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b744a0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.47, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b74400, 4;
    %load/vec4 v0x556881b73eb0_0;
    %cmp/e;
    %jmp/0xz  T_4.49, 4;
    %load/real v0x556881b74f00_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %add/wr;
    %store/real v0x556881b74f00_0;
    %load/vec4 v0x556881b74830_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.51, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b742a0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.53, 4;
    %vpi_call/w 3 254 "$display", "[Data] Write back to L2" {0 0 0};
    %jmp T_4.54;
T_4.53 ;
    %vpi_call/w 3 255 "$display", "[Data] Write through to L2 by Address: %h", v0x556881b73c30_0 {0 0 0};
T_4.54 ;
T_4.51 ;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x556881b53e10;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556881b741c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b742a0, 4, 0;
T_4.49 ;
    %jmp T_4.48;
T_4.47 ;
    %load/vec4 v0x556881b753e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b753e0_0, 0, 32;
    %load/vec4 v0x556881b74830_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.55, 4;
    %vpi_call/w 3 267 "$display", "[Data] Read from L2 by Address: %h", v0x556881b73c30_0 {0 0 0};
    %vpi_call/w 3 268 "$display", "[Data] Write through to L2 by Address: %h", v0x556881b73c30_0 {0 0 0};
T_4.55 ;
    %load/vec4 v0x556881b73eb0_0;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b74400, 4, 0;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x556881b53e10;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b744a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556881b741c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b742a0, 4, 0;
T_4.48 ;
T_4.45 ;
    %load/vec4 v0x556881b75060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
    %jmp T_4.43;
T_4.44 ;
    %load/vec4 v0x556881b741c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.57, 4;
    %load/vec4 v0x556881b753e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b753e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
T_4.59 ;
    %load/vec4 v0x556881b75060_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.60, 5;
    %load/vec4 v0x556881b741c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.61, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b74360, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.63, 4;
    %load/vec4 v0x556881b74830_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.65, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b742a0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.67, 4;
    %vpi_call/w 3 294 "$display", "[Data] Write back to L2" {0 0 0};
T_4.67 ;
    %vpi_call/w 3 295 "$display", "[Data] Read from L2 by Address: %h", v0x556881b73c30_0 {0 0 0};
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b742a0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.69, 4;
    %vpi_call/w 3 297 "$display", "[Data] Write through to L2 by Address: %h", v0x556881b73c30_0 {0 0 0};
T_4.69 ;
T_4.65 ;
    %load/vec4 v0x556881b73eb0_0;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b74400, 4, 0;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x556881b53e10;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b744a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556881b741c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b742a0, 4, 0;
T_4.63 ;
T_4.61 ;
    %load/vec4 v0x556881b75060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
    %jmp T_4.59;
T_4.60 ;
T_4.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556881b741c0_0, 0, 1;
    %jmp T_4.20;
T_4.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
T_4.71 ;
    %load/vec4 v0x556881b75060_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.72, 5;
    %load/vec4 v0x556881b741c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.73, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b74790, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.75, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b746d0, 4;
    %load/vec4 v0x556881b73eb0_0;
    %cmp/e;
    %jmp/0xz  T_4.77, 4;
    %load/real v0x556881b74f00_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v0x556881b74f00_0;
    %fork TD_split_L1_cache.I_LRU_replacement, S_0x556881b53fa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556881b741c0_0, 0, 1;
T_4.77 ;
    %jmp T_4.76;
T_4.75 ;
    %load/vec4 v0x556881b74830_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.79, 4;
    %vpi_call/w 3 333 "$display", "[Instruction] Read from L2 by Address: %h", v0x556881b73c30_0 {0 0 0};
T_4.79 ;
    %load/vec4 v0x556881b753e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b753e0_0, 0, 32;
    %load/vec4 v0x556881b73eb0_0;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b746d0, 4, 0;
    %fork TD_split_L1_cache.I_LRU_replacement, S_0x556881b53fa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b74790, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556881b741c0_0, 0, 1;
T_4.76 ;
T_4.73 ;
    %load/vec4 v0x556881b75060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
    %jmp T_4.71;
T_4.72 ;
    %load/vec4 v0x556881b741c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.81, 4;
    %load/vec4 v0x556881b753e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b753e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
T_4.83 ;
    %load/vec4 v0x556881b75060_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.84, 5;
    %load/vec4 v0x556881b741c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.85, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b74630, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.87, 4;
    %load/vec4 v0x556881b74830_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.89, 4;
    %vpi_call/w 3 357 "$display", "[Instruction] Read from L2 by Address: %h", v0x556881b73c30_0 {0 0 0};
T_4.89 ;
    %load/vec4 v0x556881b73eb0_0;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b746d0, 4, 0;
    %fork TD_split_L1_cache.I_LRU_replacement, S_0x556881b53fa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b74790, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556881b741c0_0, 0, 1;
T_4.87 ;
T_4.85 ;
    %load/vec4 v0x556881b75060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
    %jmp T_4.83;
T_4.84 ;
T_4.81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556881b741c0_0, 0, 1;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
T_4.91 ;
    %load/vec4 v0x556881b75060_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.92, 5;
    %load/vec4 v0x556881b741c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.93, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b744a0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.95, 4;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556881b74400, 4;
    %load/vec4 v0x556881b73eb0_0;
    %cmp/e;
    %jmp/0xz  T_4.97, 4;
    %vpi_call/w 3 382 "$display", "Block in L1 cache is evicted" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b744a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x556881b75060_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b742a0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x556881b73dd0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556881b75060_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556881b74400, 4, 0;
T_4.97 ;
T_4.95 ;
T_4.93 ;
    %load/vec4 v0x556881b75060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
    %jmp T_4.91;
T_4.92 ;
    %jmp T_4.20;
T_4.20 ;
    %pop/vec4 1;
    %end;
S_0x556881b73fe0 .scope task, "write_out" "write_out" 3 422, 3 422 0, S_0x556881ac47e0;
 .timescale 0 0;
TD_split_L1_cache.write_out ;
    %vpi_call/w 3 425 "$display", "\012------------- Data cache -------------" {0 0 0};
    %vpi_call/w 3 426 "$display", "WAYS   D_Dirty   D_Tag    D_LRU" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
T_5.99 ;
    %load/vec4 v0x556881b75060_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_5.100, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75220_0, 0, 32;
T_5.101 ;
    %load/vec4 v0x556881b75220_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.102, 5;
    %load/vec4 v0x556881b75060_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x556881b75220_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x556881b744a0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.103, 4;
    %load/vec4 v0x556881b75060_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x556881b75220_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x556881b742a0, 4;
    %load/vec4 v0x556881b75060_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x556881b75220_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x556881b74400, 4;
    %load/vec4 v0x556881b75060_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x556881b75220_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x556881b74360, 4;
    %vpi_call/w 3 430 "$display", "%-6d %-9b %-8h %b ", P_0x556881b34100, S<2,vec4,u1>, S<1,vec4,u12>, S<0,vec4,u2> {3 0 0};
T_5.103 ;
    %load/vec4 v0x556881b75220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75220_0, 0, 32;
    %jmp T_5.101;
T_5.102 ;
    %load/vec4 v0x556881b75060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
    %jmp T_5.99;
T_5.100 ;
    %vpi_call/w 3 434 "$display", "(End)" {0 0 0};
    %vpi_call/w 3 437 "$display", "\012------------- Instruction cache -------------" {0 0 0};
    %vpi_call/w 3 438 "$display", "WAYS   I_Dirty   I_Tag    I_LRU" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
T_5.105 ;
    %load/vec4 v0x556881b75060_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_5.106, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75220_0, 0, 32;
T_5.107 ;
    %load/vec4 v0x556881b75220_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.108, 5;
    %load/vec4 v0x556881b75060_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x556881b75220_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x556881b74790, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.109, 4;
    %load/vec4 v0x556881b75060_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x556881b75220_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x556881b74590, 4;
    %load/vec4 v0x556881b75060_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x556881b75220_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x556881b746d0, 4;
    %load/vec4 v0x556881b75060_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x556881b75220_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x556881b74630, 4;
    %vpi_call/w 3 442 "$display", "%-6d %-9b %-8h %b ", P_0x556881b34180, S<2,vec4,u1>, S<1,vec4,u12>, S<0,vec4,u1> {3 0 0};
T_5.109 ;
    %load/vec4 v0x556881b75220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75220_0, 0, 32;
    %jmp T_5.107;
T_5.108 ;
    %load/vec4 v0x556881b75060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75060_0, 0, 32;
    %jmp T_5.105;
T_5.106 ;
    %vpi_call/w 3 446 "$display", "(End)\012" {0 0 0};
    %end;
    .scope S_0x556881b542c0;
T_6 ;
    %fork t_1, S_0x556881b54450;
    %jmp t_0;
    .scope S_0x556881b54450;
t_1 ;
    %vpi_func 4 8 "$value$plusargs" 32, "FILE=%s", v0x556881af36d0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call/w 4 9 "$display", "File name is: %s", v0x556881af36d0_0 {0 0 0};
T_6.0 ;
    %vpi_func 4 11 "$value$plusargs" 32, "MODE=%0d", v0x556881b73420_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_call/w 4 12 "$display", "Mode: %9d\012", v0x556881b73420_0 {0 0 0};
T_6.2 ;
    %vpi_func 4 14 "$fopen" 32, v0x556881af36d0_0, "r" {0 0 0};
    %store/vec4 v0x556881b73320_0, 0, 32;
    %end;
    .scope S_0x556881b542c0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0x556881ac47e0;
T_7 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x556881b74f00_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b753e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b74c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b75680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b74b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b74d30_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x556881ac47e0;
T_8 ;
    %fork t_3, S_0x556881b73560;
    %jmp t_2;
    .scope S_0x556881b73560;
t_3 ;
    %load/vec4 v0x556881b74e10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %disable S_0x556881b73560;
T_8.0 ;
    %fork TD_split_L1_cache.initialize, S_0x556881b54130;
    %join;
T_8.2 ;
    %vpi_func 3 65 "$feof" 32, v0x556881b74e10_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.3, 8;
    %vpi_func 3 69 "$fscanf" 32, v0x556881b74e10_0, "%s ", v0x556881b748f0_0 {0 0 0};
    %store/vec4 v0x556881b755a0_0, 0, 32;
    %load/vec4 v0x556881b748f0_0;
    %subi 48, 0, 32;
    %store/vec4 v0x556881b748f0_0, 0, 32;
    %load/vec4 v0x556881b748f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %vpi_call/w 3 113 "$display", "\000" {0 0 0};
    %jmp T_8.11;
T_8.4 ;
    %fork TD_split_L1_cache.request_setup, S_0x556881b73790;
    %join;
    %load/vec4 v0x556881b74b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b74b70_0, 0, 32;
    %load/vec4 v0x556881b748f0_0;
    %store/vec4 v0x556881b73b50_0, 0, 32;
    %load/vec4 v0x556881b754c0_0;
    %store/vec4 v0x556881b73eb0_0, 0, 12;
    %load/vec4 v0x556881b75140_0;
    %store/vec4 v0x556881b73dd0_0, 0, 14;
    %load/vec4 v0x556881b74a90_0;
    %store/vec4 v0x556881b73d10_0, 0, 6;
    %load/vec4 v0x556881b749b0_0;
    %store/vec4 v0x556881b73c30_0, 0, 32;
    %fork TD_split_L1_cache.set, S_0x556881b73970;
    %join;
    %jmp T_8.11;
T_8.5 ;
    %fork TD_split_L1_cache.request_setup, S_0x556881b73790;
    %join;
    %load/vec4 v0x556881b74d30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b74d30_0, 0, 32;
    %load/vec4 v0x556881b748f0_0;
    %store/vec4 v0x556881b73b50_0, 0, 32;
    %load/vec4 v0x556881b754c0_0;
    %store/vec4 v0x556881b73eb0_0, 0, 12;
    %load/vec4 v0x556881b75140_0;
    %store/vec4 v0x556881b73dd0_0, 0, 14;
    %load/vec4 v0x556881b74a90_0;
    %store/vec4 v0x556881b73d10_0, 0, 6;
    %load/vec4 v0x556881b749b0_0;
    %store/vec4 v0x556881b73c30_0, 0, 32;
    %fork TD_split_L1_cache.set, S_0x556881b73970;
    %join;
    %jmp T_8.11;
T_8.6 ;
    %fork TD_split_L1_cache.request_setup, S_0x556881b73790;
    %join;
    %load/vec4 v0x556881b74b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b74b70_0, 0, 32;
    %load/vec4 v0x556881b748f0_0;
    %store/vec4 v0x556881b73b50_0, 0, 32;
    %load/vec4 v0x556881b754c0_0;
    %store/vec4 v0x556881b73eb0_0, 0, 12;
    %load/vec4 v0x556881b75140_0;
    %store/vec4 v0x556881b73dd0_0, 0, 14;
    %load/vec4 v0x556881b74a90_0;
    %store/vec4 v0x556881b73d10_0, 0, 6;
    %load/vec4 v0x556881b749b0_0;
    %store/vec4 v0x556881b73c30_0, 0, 32;
    %fork TD_split_L1_cache.set, S_0x556881b73970;
    %join;
    %jmp T_8.11;
T_8.7 ;
    %fork TD_split_L1_cache.request_setup, S_0x556881b73790;
    %join;
    %load/vec4 v0x556881b748f0_0;
    %store/vec4 v0x556881b73b50_0, 0, 32;
    %load/vec4 v0x556881b754c0_0;
    %store/vec4 v0x556881b73eb0_0, 0, 12;
    %load/vec4 v0x556881b75140_0;
    %store/vec4 v0x556881b73dd0_0, 0, 14;
    %load/vec4 v0x556881b74a90_0;
    %store/vec4 v0x556881b73d10_0, 0, 6;
    %load/vec4 v0x556881b749b0_0;
    %store/vec4 v0x556881b73c30_0, 0, 32;
    %fork TD_split_L1_cache.set, S_0x556881b73970;
    %join;
    %jmp T_8.11;
T_8.8 ;
    %fork TD_split_L1_cache.initialize, S_0x556881b54130;
    %join;
    %load/vec4 v0x556881b75680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b74c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b74b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b74d30_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x556881b74f00_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556881b753e0_0, 0, 32;
    %jmp T_8.11;
T_8.9 ;
    %fork TD_split_L1_cache.write_out, S_0x556881b73fe0;
    %join;
    %load/vec4 v0x556881b75680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556881b75680_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.2;
T_8.3 ;
    %load/vec4 v0x556881b74c50_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/real v0x556881b74f00_0;
    %load/real v0x556881b74f00_0;
    %load/vec4 v0x556881b753e0_0;
    %cvt/rv/s;
    %add/wr;
    %div/wr;
    %store/real v0x556881b74fa0_0;
    %jmp T_8.13;
T_8.12 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x556881b74fa0_0;
T_8.13 ;
    %vpi_call/w 3 121 "$display", "Total operations: %14d", v0x556881b75680_0 {0 0 0};
    %vpi_call/w 3 122 "$display", "Number of cache reads: %9d", v0x556881b74b70_0 {0 0 0};
    %vpi_call/w 3 123 "$display", "Number of cache writes: %8d", v0x556881b74d30_0 {0 0 0};
    %vpi_call/w 3 124 "$display", "Number of cache hits: %10d", v0x556881b74f00_0 {0 0 0};
    %vpi_call/w 3 125 "$display", "Number of cache miss: %10d", v0x556881b753e0_0 {0 0 0};
    %vpi_call/w 3 126 "$display", "Hit rate: %22f \012", v0x556881b74fa0_0 {0 0 0};
    %vpi_call/w 3 128 "$fclose", v0x556881b74e10_0 {0 0 0};
    %end;
    .scope S_0x556881ac47e0;
t_2 %join;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "final.v";
    "input.v";
