/*
 * Device Tree Source for MA35D1
 *
 * Copyright (C) 2020 Nuvoton Technology Corp.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
/dts-v1/;

#include <dt-bindings/interrupt-controller/arm-gic.h>

#include <dt-bindings/clock/ma35d1-clk.h>
#include <dt-bindings/pinctrl/ma35d1-pinfunc.h>
#include <dt-bindings/reset/nuvoton,ma35d1-reset.h>
#include "../plat/nuvoton/ma35d1/include/sspcc.h"

#define GIC_CPU_MASK_RAW(x) ((x) << 8)
#define GIC_CPU_MASK_SIMPLE(num) GIC_CPU_MASK_RAW((1 << (num)) - 1)

#define IRQ_TYPE_NONE           0
#define IRQ_TYPE_EDGE_RISING    1
#define IRQ_TYPE_EDGE_FALLING   2
#define IRQ_TYPE_EDGE_BOTH      (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING)
#define IRQ_TYPE_LEVEL_HIGH     4
#define IRQ_TYPE_LEVEL_LOW      8
#define GIC_SPI 0
#define GIC_PPI 1

//#define ENABLE_PSCI
/{
	compatible = "nuvoton,ma35d1";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		/* We have 1 clusters having 2 Cortex-A35 cores */
		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a35";
			reg = <0x0 0x0>;
#ifdef ENABLE_PSCI
			enable-method = "psci";
#else
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x8000fff8>;
#endif
			next-level-cache = <&L2_0>;
		};
#if 0
		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a35";
			reg = <0x0 0x1>;
#ifdef ENABLE_PSCI
			enable-method = "psci";
#else
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x8000fff8>;
#endif
			next-level-cache = <&L2_0>;
		};
#endif
		L2_0: l2-cache0 {
			compatible = "cache";
			cache-level = <2>;
		};
	};

#if 0
	pmu {
		interrupt-affinity = <&cpu0>, <&cpu1>;
	};
#endif

#ifdef ENABLE_PSCI
	psci {
		compatible = "arm,psci";
		cpu_on = <0xC4000003>;
		method = "smc";
	};
#endif

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, /* Physical Secure */
				<GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, /* Physical Non-Secure */
				<GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, /* Virtual */
				<GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>; /* Hypervisor */
		clock-frequency = <12000000>;
		interrupt-parent = <&gic>;
	};

	gic: interrupt-controller@50800000 {
		compatible = "arm,gic-400";
		#interrupt-cells = <3>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg =   <0x0 0x50801000 0 0x1000>, /* GICD */
			<0x0 0x50802000 0 0x2000>, /* GICC */
			<0x0 0x50804000 0 0x2000>, /* GICH */
			<0x0 0x50806000 0 0x2000>; /* GICV */
		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_RAW(0x13) | IRQ_TYPE_LEVEL_HIGH)>;
	};

	clk: clock-controller@40460200 {
		compatible = "nuvoton,ma35d1-clk", "syscon", "simple-mfd";
		reg = <0x00000000 0x40460200 0x0 0x100>;
		#clock-cells = <1>;
		assigned-clocks = <&clk capll>, <&clk syspll>,
				<&clk ddrpll>, <&clk apll>,
				<&clk epll>, <&clk vpll>;
		assigned-clock-rates =<700000000>, <180000000>,
				<266000000>, <200000000>,
				<500000000>, <150000000>;
		clock-pll-mode = <0>, <0>, <1>, <0>, <0>, <0>;
		lxt-enable = <0>;
		/* rtc power control */
		rtc-pwrctl-enable = <1>;
		nuvoton,sys = <&sys>;
	};

	sys: system-management@40460000 {
		compatible = "nuvoton,ma35d1-sys", "syscon", "simple-mfd";
		reg = <0x0  0x40460000  0x0  0x200>;
	};


	reset: reset-controller {
		compatible = "nuvoton,ma35d1-reset";
		nuvoton,ma35d1-sys = <&sys>;
		#reset-cells = <1>;
	};

	pinctrl: pinctrl {
		compatible = "nuvoton,ma35d1-pinctrl";
		nuvoton,sys = <&sys>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		status = "okay";

		pcfg_default: pcfg-default {
			//u-boot,dm-pre-reloc;
			slew-rate = <0>;
			input-schmitt-disable;
			bias-disable;
		};

		nand {
			pinctrl_nand: nandgrp{
				nuvoton,pins =
					<SYS_GPA_MFPL_PA0MFP_NAND_DATA0 &pcfg_default>,
					<SYS_GPA_MFPL_PA1MFP_NAND_DATA1 &pcfg_default>,
					<SYS_GPA_MFPL_PA2MFP_NAND_DATA2 &pcfg_default>,
					<SYS_GPA_MFPL_PA3MFP_NAND_DATA3 &pcfg_default>,
					<SYS_GPA_MFPL_PA4MFP_NAND_DATA4 &pcfg_default>,
					<SYS_GPA_MFPL_PA5MFP_NAND_DATA5 &pcfg_default>,
					<SYS_GPA_MFPL_PA6MFP_NAND_DATA6 &pcfg_default>,
					<SYS_GPA_MFPL_PA7MFP_NAND_DATA7 &pcfg_default>,
					<SYS_GPA_MFPH_PA8MFP_NAND_RDY   &pcfg_default>,
					<SYS_GPA_MFPH_PA9MFP_NAND_nRE   &pcfg_default>,
					<SYS_GPA_MFPH_PA10MFP_NAND_nWE  &pcfg_default>,
					<SYS_GPA_MFPH_PA11MFP_NAND_CLE  &pcfg_default>,
					<SYS_GPA_MFPH_PA12MFP_NAND_ALE  &pcfg_default>,
					<SYS_GPA_MFPH_PA13MFP_NAND_nCS  &pcfg_default>,
					<SYS_GPA_MFPH_PA14MFP_NAND_nWP  &pcfg_default>;
			};
		};

		sdhci0 {
			pinctrl_sdhci0: sdhci0grp{
				nuvoton,pins =
					<SYS_GPC_MFPL_PC0MFP_eMMC0_CMD   &pcfg_default>,
					<SYS_GPC_MFPL_PC1MFP_eMMC0_CLK   &pcfg_default>,
					<SYS_GPC_MFPL_PC2MFP_eMMC0_DAT0  &pcfg_default>,
					<SYS_GPC_MFPL_PC3MFP_eMMC0_DAT1  &pcfg_default>,
					<SYS_GPC_MFPL_PC4MFP_eMMC0_DAT2  &pcfg_default>,
					<SYS_GPC_MFPL_PC5MFP_eMMC0_DAT3  &pcfg_default>,
					<SYS_GPC_MFPL_PC6MFP_SD0_nCD     &pcfg_default>,
					<SYS_GPC_MFPL_PC7MFP_SD0_WP      &pcfg_default>,
					<SYS_GPC_MFPH_PC8MFP_eMMC0_DAT4  &pcfg_default>,
					<SYS_GPC_MFPH_PC9MFP_eMMC0_DAT5  &pcfg_default>,
					<SYS_GPC_MFPH_PC10MFP_eMMC0_DAT6 &pcfg_default>,
					<SYS_GPC_MFPH_PC11MFP_eMMC0_DAT7 &pcfg_default>;
			};
		};

		sdhci1 {
			pinctrl_sdhci1: sdhci1grp{
				nuvoton,pins =
					<SYS_GPJ_MFPL_PJ0MFP_eMMC1_DAT4  &pcfg_default>,
					<SYS_GPJ_MFPL_PJ1MFP_eMMC1_DAT5  &pcfg_default>,
					<SYS_GPJ_MFPL_PJ2MFP_eMMC1_DAT6  &pcfg_default>,
					<SYS_GPJ_MFPL_PJ3MFP_eMMC1_DAT7  &pcfg_default>,
					<SYS_GPJ_MFPL_PJ4MFP_SD1_WP      &pcfg_default>,
					<SYS_GPJ_MFPL_PJ5MFP_SD1_nCD     &pcfg_default>,
					<SYS_GPJ_MFPL_PJ6MFP_eMMC1_CMD   &pcfg_default>,
					<SYS_GPJ_MFPL_PJ7MFP_eMMC1_CLK   &pcfg_default>,
					<SYS_GPJ_MFPH_PJ8MFP_eMMC1_DAT0  &pcfg_default>,
					<SYS_GPJ_MFPH_PJ9MFP_eMMC1_DAT1  &pcfg_default>,
					<SYS_GPJ_MFPH_PJ10MFP_eMMC1_DAT2 &pcfg_default>,
					<SYS_GPJ_MFPH_PJ11MFP_eMMC1_DAT3 &pcfg_default>;
			};
		};

		uart0 {
			pinctrl_uart0: uart0grp{
				nuvoton,pins =
				<SYS_GPE_MFPH_PE14MFP_UART0_TXD    &pcfg_default>,
				<SYS_GPE_MFPH_PE15MFP_UART0_RXD    &pcfg_default>;
			};
		};

		i2c0 {
			pinctrl_i2c0: i2c0grp{
				nuvoton,pins =
				<SYS_GPC_MFPH_PC8MFP_I2C0_SDA    &pcfg_default>,
				<SYS_GPC_MFPH_PC9MFP_I2C0_SCL    &pcfg_default>;
			};
		};

	};

	uart0: serial@40700000 {
		u-boot,dm-pre-reloc;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart0>;
		compatible = "nuvoton,ma35d1-uart";
		reg = <0x0 0x40700000 0x0 0x10000>;
		id = <0>;
		status = "disabled";
	};

	rtc: rtc@40410000 {
		compatible = "nuvoton,ma35d1-rtc";
		reg = <0x0 0x40410000 0x0 0x10000>;
		interrupts = <GIC_SPI 5 IRQ_TYPE_EDGE_RISING>;
		status = "disabled";
	};

	i2c0: i2c@40800000 {
		compatible = "nuvoton,ma35d1-i2c";
		reg = <0x0 0x40800000 0x0 0x10000>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c0>;
		interrupts = <GIC_SPI 13 IRQ_TYPE_EDGE_RISING>;
		clocks = <&clk i2c0_gate>;
		clock-frequency = <100000>;
		status = "disabled";
	};

	qspi0: qspi@40680000 {
		compatible = "nuvoton,ma35d1-qspi";
		reg = <0x0 0x40680000 0x0 0x10000>;
		interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
		/*interrupt-names = "qspi0irq";*/
		num_cs = <2>;
		lsb = <0>;
		txneg = <1>;
		clkpol = <0>;
		rxneg = <0>;
		divider = <3>;
		sleep = <0>;
		txbitlen = <8>;
		bus_num = <0>;
		status = "okay";

		/* spi information */
		spi-image-offset = <0x100000>;
		spi-quad-read-cmd = <0x6B>;
		spi-status-read-cmd = <0x05>;
		spi-status-write-cmd = <0x01>;
		spi-status = <0x02>;
		spi-dummy1 = <0>;
		spi-dummy2 = <0x01>;
		spi-suspend-interval = <0x01>;

		/* spi-nand information */
		spinand-page-size = <2048>;
		spinand-oob-size = <64>;
		spinand-page-count = <64>;
		spinand-block-count = <1024>;

	};

	nand: nand@401A0000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_nand>;
		compatible = "nuvoton,ma35d1-nand";
		reg = <0x0 0x401A0000 0x0 0x1000>;
		reg-names = "nand";
		interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;	/* 70-32 */
		nuvoton,sys = <&sys>;
		clocks = <&clk nand_gate>;
		status = "okay";

		nand-on-flash-bbt;
		/* nand information */
		nand-ecc-strength = <8>;
		nand-ecc-step-size = <512>;
		nand-page-size = <2048>;
		nand-oob-size = <64>;
		nand-page-count = <64>;
		nand-block-count = <1024>;
		nand-image-offset = <0x100000>;
	};

	sdhci0: sdhci@40180000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_sdhci0>;
		//u-boot,dm-pre-reloc;
		compatible = "snps,dwcmshc-sdhci0";
		reg = <0x0 0x40180000 0x0 0x2000>;
		interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
		/* clocks = <&emmcclk>; */
		bus-width = <4>;
		max-frequency = <180000000>;
		sdhci,auto-cmd12;
		no-1-8-v;
		status = "okay";

		/* sdhc information */
		mmc-image-offset = <0xc0000>;
	};

	sdhci1: sdhci@40190000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_sdhci1>;
		//u-boot,dm-pre-reloc;
		compatible = "snps,dwcmshc-sdhci1";
		reg = <0x0 0x40190000 0x0 0x2000>;
		interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
		/* clocks = <&emmcclk>; */
		bus-width = <4>;
		max-frequency = <180000000>;
		sdhci,auto-cmd12;
		no-1-8-v;
		status = "okay";

		/* sdhc information */
		mmc-image-offset = <0xc0000>;
	};

	sspcc: sspcc@404F0000 {
		compatible = "nuvoton,ma35d1-sspcc";
		reg = <0x0 0x404F0000 0x0 0x1000>;
		config = <UART0_TZNS>,
			<SDH0_TZNS>,
			<SDH1_TZNS>,
			<NAND_TZNS>,
			<QSPI0_TZNS>,
			<CRYPTO_TZNS>,
			<WDTWWDT1_TZNS>,
			<HSUSBD_TZNS>,
			<PDMA0_TZNS>,
			<PDMA1_TZNS>,
			<TIMER01_TZNS>,
			<TRNG_TZNS>;

		status = "okay";
	};

};
