// Seed: 689302599
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5, id_6, id_7, id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd61,
    parameter id_6 = 32'd81
) (
    input wor id_0,
    output uwire _id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    input tri1 _id_6[id_1 : id_6]
);
  assign id_2 = -1;
  struct packed {
    logic id_8;
    logic id_9[(  1 'd0 ) : -1 'b0];
  } id_10;
  wire id_11, id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_9
  );
endmodule
