;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #121, 103
	MOV -7, <-20
	CMP #121, 103
	JMN @-300, 90
	JMN 30, 9
	SUB @121, 106
	JMN 30, 9
	SUB @121, 103
	SUB #0, -1
	DJN -1, @-20
	DJN -1, @-20
	DJN 30, 9
	SUB #0, -1
	SUB @121, 136
	SUB @121, 136
	SLT 100, 90
	SLT 100, 90
	CMP #121, 103
	MOV <-1, <-20
	DJN 30, 9
	SPL 0, <403
	SLT 300, 90
	DJN 30, 9
	ADD -1, 0
	SUB @121, 103
	JMN -1, @-20
	SUB @121, 103
	SLT 210, 30
	SUB @-127, 100
	CMP @-127, 100
	JMN 0, #10
	JMN @12, #200
	JMN @12, #200
	SUB @121, 136
	SUB #10, 9
	SPL 0, #10
	SPL 0, #10
	SUB @121, 136
	JMP -1, @-20
	SPL 0, #10
	SLT 100, 90
	MOV <-1, <-20
	CMP #10, 9
	SPL 0, <-54
	SUB <0, @1
	SPL 0, <-54
