$comment
	File created using the following command:
		vcd file ALUStage.msim.vcd -direction
$end
$date
	Fri Apr 17 13:47:10 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ALUStage_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 1 # Cin $end
$var reg 1 $ S $end
$var reg 1 % S0 $end
$var reg 1 & S1 $end
$var wire 1 ' C $end
$var wire 1 ( G [7] $end
$var wire 1 ) G [6] $end
$var wire 1 * G [5] $end
$var wire 1 + G [4] $end
$var wire 1 , G [3] $end
$var wire 1 - G [2] $end
$var wire 1 . G [1] $end
$var wire 1 / G [0] $end
$var wire 1 0 V $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 8 B[7]~input_o $end
$var wire 1 9 S0~input_o $end
$var wire 1 : S1~input_o $end
$var wire 1 ; inst|inst30~0_combout $end
$var wire 1 < B[6]~input_o $end
$var wire 1 = inst|inst26~0_combout $end
$var wire 1 > A[6]~input_o $end
$var wire 1 ? B[1]~input_o $end
$var wire 1 @ inst|inst6~0_combout $end
$var wire 1 A A[3]~input_o $end
$var wire 1 B B[3]~input_o $end
$var wire 1 C inst|inst16|inst~combout $end
$var wire 1 D A[1]~input_o $end
$var wire 1 E A[0]~input_o $end
$var wire 1 F Cin~input_o $end
$var wire 1 G B[0]~input_o $end
$var wire 1 H inst|inst4|inst5~combout $end
$var wire 1 I A[2]~input_o $end
$var wire 1 J B[2]~input_o $end
$var wire 1 K inst|inst10~0_combout $end
$var wire 1 L inst|inst16|inst3~combout $end
$var wire 1 M A[5]~input_o $end
$var wire 1 N A[4]~input_o $end
$var wire 1 O B[5]~input_o $end
$var wire 1 P inst|inst22~0_combout $end
$var wire 1 Q inst|inst16|inst4~combout $end
$var wire 1 R B[4]~input_o $end
$var wire 1 S inst|inst18~0_combout $end
$var wire 1 T inst|inst24|inst5~combout $end
$var wire 1 U A[7]~input_o $end
$var wire 1 V inst|inst33~combout $end
$var wire 1 W inst|inst32|inst5~combout $end
$var wire 1 X inst3|inst|inst3~0_combout $end
$var wire 1 Y S~input_o $end
$var wire 1 Z inst|inst32|inst~combout $end
$var wire 1 [ inst3|inst|inst3~1_combout $end
$var wire 1 \ inst3|inst1|inst3~0_combout $end
$var wire 1 ] inst|inst20|inst5~combout $end
$var wire 1 ^ inst3|inst2|inst3~0_combout $end
$var wire 1 _ inst3|inst3|inst3~0_combout $end
$var wire 1 ` inst3|inst3|inst3~1_combout $end
$var wire 1 a inst|inst12|inst5~combout $end
$var wire 1 b inst3|inst5|inst3~0_combout $end
$var wire 1 c inst3|inst5|inst3~1_combout $end
$var wire 1 d inst|inst12|inst~combout $end
$var wire 1 e inst3|inst6|inst3~0_combout $end
$var wire 1 f inst3|inst6|inst3~1_combout $end
$var wire 1 g inst3|inst7|inst3~0_combout $end
$var wire 1 h inst3|inst8|inst3~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
b11 "
0#
0$
0%
0&
0'
0/
1.
0-
0,
0+
0*
0)
0(
00
01
12
x3
14
15
16
07
08
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
1D
0E
0F
1G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
1g
0h
$end
#100000
1#
1F
1h
1/
#200000
1%
0#
19
0F
1@
0g
0.
1f
1-
#300000
1#
1F
1e
1b
1_
1X
1H
0h
0/
1g
1.
#400000
1&
0%
0#
1:
09
0F
0e
0b
0_
0X
0H
1d
1Z
1S
1P
1K
1C
0@
1=
1;
0g
1^
1\
1)
1*
0.
1[
1c
1`
1g
1.
1+
1,
1(
#500000
1#
1F
1h
1/
#600000
1%
0#
19
0F
1@
0g
0.
1a
1L
0f
0-
1]
1T
0`
0c
0,
0+
0\
0[
1W
0^
0*
1'
0(
0)
#700000
1#
1F
1e
1b
1_
1X
1H
0h
0/
1g
1.
#800000
1$
0&
0%
0#
1Y
0:
09
0F
0e
0b
0_
0X
0H
0d
0Z
0S
0P
0K
0C
0@
0=
0;
1f
1c
1`
1[
1(
1+
1,
1-
0a
0L
0T
0]
0W
0[
0f
0c
0`
0+
0,
0-
0(
0'
#900000
1#
1F
1h
1/
#1000000
1%
0#
19
0F
1@
0g
0.
#1100000
1#
1F
1e
1b
1_
1X
1H
1^
1\
1)
1*
1f
1[
1`
1c
1,
1+
1(
1-
#1200000
