<profile>

<section name = "Vivado HLS Report for 'nnet'" level="0">
<item name = "Date">Sun Feb 21 01:47:04 2021
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">nnet_stream</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.00, 13.982, 1.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">413538, 420266, 413537, 420265, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="pool_layer1_U0">pool_layer1, 6728, 6728, 6728, 6728, none</column>
<column name="pool_layer2_U0">pool_layer2, 2705, 2705, 2705, 2705, none</column>
<column name="conv_layer2_U0">conv_layer2, 5789, 8155, 5789, 8155, none</column>
<column name="conv_layer1_U0">conv_layer1, 413536, 420264, 413536, 420264, none</column>
<column name="fc_layer1_U0">fc_layer1, 70873, 70873, 70873, 70873, none</column>
<column name="fc_layer2_U0">fc_layer2, 10741, 10741, 10741, 10741, none</column>
<column name="fc_layer3_U0">fc_layer3, 1235, 1235, 1235, 1235, none</column>
<column name="Loop_1_proc181_U0">Loop_1_proc181, 2113, 2113, 2113, 2113, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">0, -, 35, 140</column>
<column name="Instance">98, 48, 8279, 21226</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 7, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">81, 60, 23, 121</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Loop_1_proc181_U0">Loop_1_proc181, 1, 0, 35, 129</column>
<column name="conv_layer1_U0">conv_layer1, 1, 3, 2011, 1621</column>
<column name="conv_layer2_U0">conv_layer2, 16, 22, 1822, 2145</column>
<column name="fc_layer1_U0">fc_layer1, 67, 6, 308, 843</column>
<column name="fc_layer2_U0">fc_layer2, 10, 6, 313, 852</column>
<column name="fc_layer3_U0">fc_layer3, 3, 11, 232, 659</column>
<column name="pool_layer1_U0">pool_layer1, 0, 0, 2177, 7597</column>
<column name="pool_layer2_U0">pool_layer2, 0, 0, 1381, 7380</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="conv1_out_V_V_U">0, 5, 20, 2, 8, 16</column>
<column name="conv2_out_V_V_U">0, 5, 20, 2, 8, 16</column>
<column name="fc1_out_V_V_U">0, 5, 20, 2, 8, 16</column>
<column name="fc2_out_V_V_U">0, 5, 20, 2, 8, 16</column>
<column name="image_in_V_V_U">0, 5, 20, 2, 8, 16</column>
<column name="pool1_out_V_V_U">0, 5, 20, 2, 8, 16</column>
<column name="pool2_out_V_V_U">0, 5, 20, 2, 8, 16</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="conv_layer1_U0_ap_start">1, 0, 1, 0</column>
<column name="conv_layer2_U0_ap_start">1, 0, 1, 0</column>
<column name="fc_layer1_U0_ap_start">1, 0, 1, 0</column>
<column name="fc_layer2_U0_ap_start">1, 0, 1, 0</column>
<column name="fc_layer3_U0_ap_start">1, 0, 1, 0</column>
<column name="pool_layer1_U0_ap_start">1, 0, 1, 0</column>
<column name="pool_layer2_U0_ap_start">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="fc3_out_V_V_din">out, 32, ap_fifo, fc3_out_V_V, pointer</column>
<column name="fc3_out_V_V_full_n">in, 1, ap_fifo, fc3_out_V_V, pointer</column>
<column name="fc3_out_V_V_write">out, 1, ap_fifo, fc3_out_V_V, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, nnet, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, nnet, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, nnet, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, nnet, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, nnet, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, nnet, return value</column>
</table>
</item>
</section>
</profile>
