$date
  Sat Sep 24 23:04:49 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_componentex1 $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % f $end
$scope module instancia_componentex1 $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
1#
0$
1%
1&
0'
1(
0)
1*
#10000000
0!
0#
0%
0&
0(
0*
#20000000
1!
1#
1%
1&
1(
1*
#30000000
0!
0#
0%
0&
0(
0*
#40000000
1!
1&
