<!doctype html>
<html>
<head>
<title>DTAR0 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DTAR0 (DDR_PHY) Register</p><h1>DTAR0 (DDR_PHY) Register</h1>
<h2>DTAR0 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DTAR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000208</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080208 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x04000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Data Training Address Register 0</td></tr>
</table>
<p></p>
<h2>DTAR0 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:30</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeros on reads.</td></tr>
<tr valign=top><td>MPRLOC</td><td class="center">29:28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Multi-Purpose Register (MPR) Location: Selects MPR data location to<br/>use as a training pattern during gate training. Valid values are:<br/>2b00 = Serial<br/>2b01 = Parallel (DDR4 only)<br/>2b10 = Staggered (DDR4 only)<br/>2b11 = Reserved</td></tr>
<tr valign=top><td>DTBGBK1</td><td class="center">27:24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x4</td><td>Data Training Bank Group and Bank Address: Selects the SDRAM<br/>bank group and bank address to be used during data training in DDR4<br/>mode only.<br/>When in DDR4 mode, DTBGBK1[25:24] specifies the bank group and<br/>DTBGBK1[27:26] specifies the bank address.<br/>When not in DDR4 mode, DTBGBK1 is not applicable.</td></tr>
<tr valign=top><td>DTBGBK0</td><td class="center">23:20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Data Training Bank Group and Bank Address: Selects the SDRAM<br/>bank group and bank address to be used during data training.<br/>When in DDR4 mode, DTBGBK0[23:22] specifies the bank group and<br/>DTBGBK0[21:20] specifies the bank address.<br/>When not in DDR4 mode DTBGBK0[22:20] specify the bank address.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">19:18</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeros on reads.</td></tr>
<tr valign=top><td>DTROW</td><td class="center">17:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Data Training Row Address: Selects the SDRAM row address to be<br/>used during data training.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>