
//input ports
add mapped point valor_i[15] valor_i[15] -type PI PI
add mapped point valor_i[14] valor_i[14] -type PI PI
add mapped point valor_i[13] valor_i[13] -type PI PI
add mapped point valor_i[12] valor_i[12] -type PI PI
add mapped point valor_i[11] valor_i[11] -type PI PI
add mapped point valor_i[10] valor_i[10] -type PI PI
add mapped point valor_i[9] valor_i[9] -type PI PI
add mapped point valor_i[8] valor_i[8] -type PI PI
add mapped point valor_i[7] valor_i[7] -type PI PI
add mapped point valor_i[6] valor_i[6] -type PI PI
add mapped point valor_i[5] valor_i[5] -type PI PI
add mapped point valor_i[4] valor_i[4] -type PI PI
add mapped point valor_i[3] valor_i[3] -type PI PI
add mapped point valor_i[2] valor_i[2] -type PI PI
add mapped point valor_i[1] valor_i[1] -type PI PI
add mapped point valor_i[0] valor_i[0] -type PI PI
add mapped point clk clk -type PI PI
add mapped point rst_n rst_n -type PI PI

//output ports
add mapped point ready_o ready_o -type PO PO
add mapped point root_o[7] root_o[7] -type PO PO
add mapped point root_o[6] root_o[6] -type PO PO
add mapped point root_o[5] root_o[5] -type PO PO
add mapped point root_o[4] root_o[4] -type PO PO
add mapped point root_o[3] root_o[3] -type PO PO
add mapped point root_o[2] root_o[2] -type PO PO
add mapped point root_o[1] root_o[1] -type PO PO
add mapped point root_o[0] root_o[0] -type PO PO

//inout ports




//Sequential Pins
add mapped point DATA_PATH_2/SQUARE_REG/reg[15].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[15].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[13].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[13].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/ROOT_REG/reg[3].dffn/sig_q/q DATA_PATH_1_ROOT_REG_reg[3].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/ROOT_REG/reg[2].dffn/sig_q/q DATA_PATH_1_ROOT_REG_reg[2].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/ROOT_REG/reg[4].dffn/sig_q/q DATA_PATH_1_ROOT_REG_reg[4].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/ROOT_REG/reg[6].dffn/sig_q/q DATA_PATH_1_ROOT_REG_reg[6].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/ROOT_REG/reg[1].dffn/sig_q/q DATA_PATH_1_ROOT_REG_reg[1].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/ROOT_REG/reg[7].dffn/sig_q/q DATA_PATH_1_ROOT_REG_reg[7].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/ROOT_REG/reg[5].dffn/sig_q/q DATA_PATH_1_ROOT_REG_reg[5].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[11].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[11].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[14].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[14].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[16].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[16].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[9].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[9].dffn_sig_q_reg/Q -type DFF DFF
add mapped point ROOT_REG/reg[0].dffn/sig_q/q ROOT_REG_reg[0].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[10].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[10].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[15].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[15].dffn_sig_q_reg/Q -type DFF DFF
add mapped point CONTROL_PATH/CurrentState[0]/q CONTROL_PATH_CurrentState_reg[0]/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[14].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[14].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[16].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[16].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[13].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[13].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[11].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[11].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[10].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[10].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[7].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[7].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[12].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[12].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[6].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[6].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[12].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[12].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[8].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[8].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[9].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[9].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[8].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[8].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[7].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[7].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[5].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[5].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[6].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[6].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[4].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[4].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[5].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[5].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[3].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[3].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_2/SQUARE_REG/reg[2].dffn/sig_q/q DATA_PATH_2_SQUARE_REG_reg[2].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[4].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[4].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[3].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[3].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[10].dffn/sig_q/q INPUT_REG_reg[10].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[12].dffn/sig_q/q INPUT_REG_reg[12].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[8].dffn/sig_q/q INPUT_REG_reg[8].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[14].dffn/sig_q/q INPUT_REG_reg[14].dffn_sig_q_reg/Q -type DFF DFF
add mapped point CONTROL_PATH/CurrentState[1]/q CONTROL_PATH_CurrentState_reg[1]/Q -type DFF DFF
add mapped point INPUT_REG/reg[0].dffn/sig_q/q INPUT_REG_reg[0].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[13].dffn/sig_q/q INPUT_REG_reg[13].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[5].dffn/sig_q/q INPUT_REG_reg[5].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[7].dffn/sig_q/q INPUT_REG_reg[7].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[9].dffn/sig_q/q INPUT_REG_reg[9].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[11].dffn/sig_q/q INPUT_REG_reg[11].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[4].dffn/sig_q/q INPUT_REG_reg[4].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[15].dffn/sig_q/q INPUT_REG_reg[15].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[3].dffn/sig_q/q INPUT_REG_reg[3].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[1].dffn/sig_q/q INPUT_REG_reg[1].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[2].dffn/sig_q/q INPUT_REG_reg[2].dffn_sig_q_reg/Q -type DFF DFF
add mapped point INPUT_REG/reg[6].dffn/sig_q/q INPUT_REG_reg[6].dffn_sig_q_reg/Q -type DFF DFF
add mapped point DATA_PATH_1/SQUARE_REG/reg[0].dffn/sig_q/q DATA_PATH_1_SQUARE_REG_reg[0].dffn_sig_q_reg/Q -type DFF DFF



//Black Boxes



//Empty Modules as Blackboxes
