/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 288 184)
	(text "SCREG" (rect 5 0 43 12)(font "Arial" ))
	(text "inst" (rect 8 104 25 116)(font "Arial" ))
	(port
		(pt 0 88)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 83 35 95)(font "Arial" ))
		(line (pt 0 88)(pt 16 88))
	)
	(port
		(pt 112 0)
		(input)
		(text "IN[W]" (rect 0 0 29 12)(font "Arial" ))
		(text "IN[W]" (rect 104 16 116 45)(font "Arial" )(vertical))
		(line (pt 112 0)(pt 112 16)(line_width 3))
	)
	(port
		(pt 0 32)
		(input)
		(text "LD" (rect 0 0 14 12)(font "Arial" ))
		(text "LD" (rect 24 24 38 36)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 224 32)
		(input)
		(text "CL" (rect -8 0 6 12)(font "Arial" ))
		(text "CL" (rect 193 24 207 36)(font "Arial" ))
		(line (pt 208 32)(pt 224 32))
	)
	(port
		(pt 224 48)
		(input)
		(text "SL" (rect -8 0 4 12)(font "Arial" ))
		(text "SL" (rect 195 40 207 52)(font "Arial" ))
		(line (pt 208 48)(pt 224 48))
	)
	(port
		(pt 224 64)
		(input)
		(text "IL" (rect -8 0 1 12)(font "Arial" ))
		(text "IL" (rect 198 56 207 68)(font "Arial" ))
		(line (pt 208 64)(pt 224 64))
	)
	(port
		(pt 0 48)
		(input)
		(text "SR" (rect 0 0 15 12)(font "Arial" ))
		(text "SR" (rect 24 40 39 52)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "IR" (rect 0 0 11 12)(font "Arial" ))
		(text "IR" (rect 24 56 35 68)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 112 120)
		(output)
		(text "OUT[W]" (rect 0 -56 40 -44)(font "Arial" ))
		(text "OUT[W]" (rect 104 64 116 104)(font "Arial" )(vertical))
		(line (pt 112 120)(pt 112 104)(line_width 3))
	)
	(parameter
		"size"
		"16"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"default_value"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"clear_value"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(text "LD CL SL SR REG" (rect 40 47 217 66)(font "Arial" (color 0 0 0)(font_size 12)(bold)))
		(rectangle (rect 16 16 208 104))
	)
	(annotation_block (parameter)(rect 296 8 496 64))
)
