#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 13 08:26:25 2023
# Process ID: 88183
# Current directory: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12
# Command line: vivado
# Log file: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/vivado.log
# Journal file: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
create_project project_1 /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
add_files -fileset constrs_1 -norecurse /home/florian/Desktop/proteus/toolchain/hw/const.xdc
add_files /home/florian/Desktop/proteus/toolchain/hw/parameters.vh
add_files {/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v /home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v /home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_memory_wrapper.v /home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_wrapper.v /home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_tb.v /home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v /home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont.sv /home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont_tb.sv /home/florian/Desktop/proteus/toolchain/hw/common/csa/csa_2.sv /home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v /home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/add_chunked.sv /home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v /home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v /home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v /home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv /home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dif_gs.v /home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/int_mult_add.sv /home/florian/Desktop/proteus/toolchain/hw/common/csa/csa_tree.sv /home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv /home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_256bit.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont_sub.sv /home/florian/Desktop/proteus/toolchain/hw/common/mod/csa_256.v /home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/sub_chunked.sv /home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {/home/florian/Desktop/proteus/toolchain/hw/tb/INTT_DIN.mem /home/florian/Desktop/proteus/toolchain/hw/tb/INTT_DOUT.mem /home/florian/Desktop/proteus/toolchain/hw/tb/NTT_DIN.mem /home/florian/Desktop/proteus/toolchain/hw/tb/NTT_DOUT.mem}
set_property top ntt_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top ntt_memory_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1
INFO: [VRFC 10-311] analyzing module tw_rom_2
INFO: [VRFC 10-311] analyzing module tw_rom_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/int_mult_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_mult_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=15,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=28)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.ntt_sdf_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.ntt_memory_wrapper_default
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 13 08:30:32 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 13 08:30:32 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[INTT] test took                   70 cycles
[INTT] test passed
[FNTT] test took                   70 cycles
[FNTT] test passed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 6906.559 ; gain = 94.113 ; free physical = 18327 ; free virtual = 28132
save_wave_config {/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/ntt_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1
INFO: [VRFC 10-311] analyzing module tw_rom_2
INFO: [VRFC 10-311] analyzing module tw_rom_3
INFO: [VRFC 10-311] analyzing module tw_rom_4
INFO: [VRFC 10-311] analyzing module tw_rom_5
INFO: [VRFC 10-311] analyzing module tw_rom_6
INFO: [VRFC 10-311] analyzing module tw_rom_7
INFO: [VRFC 10-311] analyzing module tw_rom_8
INFO: [VRFC 10-311] analyzing module tw_rom_9
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_1(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_2(LOGN=10,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_3(LOGN=10,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_4(LOGN=10,STAGE=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_5(LOGN=10,STAGE=5)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_6(LOGN=10,STAGE=6)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_7(LOGN=10,STAGE=7)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_8(LOGN=10,STAGE=8)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_9(LOGN=10,STAGE=9)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.shiftreg(SHIFT=519,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=505,DATA=1)
Compiling module xil_defaultlib.fifo(LOGQ=28,LOGN=9)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=263,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=249,DATA=1)
Compiling module xil_defaultlib.fifo(LOGQ=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=135,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=121,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=122,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=71,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=57,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=58,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=39,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=25,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=26,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=23,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=5)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=15,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=6)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=7)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.bitreverse(LOGN=8)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=9)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.ntt_sdf_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.ntt_memory_wrapper_default
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7009.129 ; gain = 49.941 ; free physical = 18262 ; free virtual = 28102
run 100 ms
[INTT] test took                 2128 cycles
[INTT] test passed
[FNTT] test took                 2128 cycles
[FNTT] test passed
$finish called at time : 22315 ns : File "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_tb.v" Line 223
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 8
[Mon Feb 13 08:32:32 2023] Launched synth_1...
Run output will be captured here: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.runs/synth_1/runme.log
[Mon Feb 13 08:32:32 2023] Launched impl_1...
Run output will be captured here: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.runs/impl_1/runme.log
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
create_project project_1 /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
add_files {/home/florian/Desktop/proteus/toolchain/hw/tb/INTT_DIN.mem /home/florian/Desktop/proteus/toolchain/hw/tb/INTT_DOUT.mem /home/florian/Desktop/proteus/toolchain/hw/parameters.vh /home/florian/Desktop/proteus/toolchain/hw/tb/NTT_DIN.mem /home/florian/Desktop/proteus/toolchain/hw/tb/NTT_DOUT.mem}
add_files {/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v /home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/ntt_tb.v /home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/ntt_wrapper.v /home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v /home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/ntt_memory_wrapper.v /home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v /home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont.sv /home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont_tb.sv /home/florian/Desktop/proteus/toolchain/hw/common/csa/csa_2.sv /home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v /home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/add_chunked.sv /home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v /home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v /home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v /home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv /home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dif_gs.v /home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/int_mult_add.sv /home/florian/Desktop/proteus/toolchain/hw/common/csa/csa_tree.sv /home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv /home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_256bit.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont_sub.sv /home/florian/Desktop/proteus/toolchain/hw/common/mod/csa_256.v /home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/sub_chunked.sv /home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v}
add_files -fileset constrs_1 -norecurse /home/florian/Desktop/proteus/toolchain/hw/const.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'btf_unified' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj btf_unified_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/int_mult_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_mult_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 9c949dd6107c45f8919b7aa422b3e6db --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot btf_unified_behav xil_defaultlib.btf_unified xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 9c949dd6107c45f8919b7aa422b3e6db --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot btf_unified_behav xil_defaultlib.btf_unified xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index -1 into 'ab' is out of bounds [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v:57]
WARNING: [VRFC 10-3283] element index -1 into 'ab_pq' is out of bounds [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v:57]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv:47]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project project_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 1065 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.52 . Memory (MB): peak = 8126.945 ; gain = 5.004 ; free physical = 17172 ; free virtual = 27003
Restored from archive | CPU: 0.560000 secs | Memory: 14.672989 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.52 . Memory (MB): peak = 8126.945 ; gain = 5.004 ; free physical = 17172 ; free virtual = 27003
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8126.945 ; gain = 0.000 ; free physical = 17172 ; free virtual = 27003
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 8374.508 ; gain = 1294.238 ; free physical = 16989 ; free virtual = 26867
report_utilization -name utilization_1
current_project project_1(2)
set_property top ntt_memory_wrapper [current_fileset]
update_compile_order -fileset sources_1
set_property top ntt_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1
INFO: [VRFC 10-311] analyzing module tw_rom_2
INFO: [VRFC 10-311] analyzing module tw_rom_3
INFO: [VRFC 10-311] analyzing module tw_rom_4
INFO: [VRFC 10-311] analyzing module tw_rom_5
INFO: [VRFC 10-311] analyzing module tw_rom_6
INFO: [VRFC 10-311] analyzing module tw_rom_7
INFO: [VRFC 10-311] analyzing module tw_rom_8
INFO: [VRFC 10-311] analyzing module tw_rom_9
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 9c949dd6107c45f8919b7aa422b3e6db --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 9c949dd6107c45f8919b7aa422b3e6db --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_1(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_2(LOGN=10,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_3(LOGN=10,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_4(LOGN=10,STAGE=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_5(LOGN=10,STAGE=5)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_6(LOGN=10,STAGE=6)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_7(LOGN=10,STAGE=7)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_8(LOGN=10,STAGE=8)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_9(LOGN=10,STAGE=9)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.shiftreg(SHIFT=519,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=28,LOGN=10,Q=28'...
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=506,DATA=1)
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=263,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=28,LOGN=10,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=250,DATA=1)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=2...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=135,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=28,LOGN=10,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=122,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=122,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=71,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=28,LOGN=10,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=58,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=58,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=39,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=28,LOGN=10,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=26,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=26,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=23,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=5)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=28,LOGN=10,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=15,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=6)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=28,LOGN=10,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=7)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=28,LOGN=10,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=8)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=28,LOGN=10,Q=28'...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=9)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=28,LOGN=10,Q=28'...
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.ntt_sdf_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.ntt_memory_wrapper_default
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 13 08:38:46 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 13 08:38:46 2023...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8387.371 ; gain = 0.000 ; free physical = 16668 ; free virtual = 26495
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_FNTT_MEM_WRAPPER.DUT_NTT.genblk3[0].NTT_SDF_STAGE.genblk3.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/genblk3[0].NTT_SDF_STAGE/genblk3.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1105  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_FNTT_MEM_WRAPPER.DUT_NTT.genblk3[1].NTT_SDF_STAGE.genblk3.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/genblk3.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1724  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_INTT_MEM_WRAPPER.DUT_NTT.genblk3[0].NTT_SDF_STAGE.genblk3.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/genblk3[0].NTT_SDF_STAGE/genblk3.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1105  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_INTT_MEM_WRAPPER.DUT_NTT.genblk3[1].NTT_SDF_STAGE.genblk3.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/genblk3.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_1724  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 8482.727 ; gain = 95.355 ; free physical = 16551 ; free virtual = 26405
run all
[INTT] test took                 2128 cycles
[INTT] test passed
[FNTT] test took                 2128 cycles
[FNTT] test passed
$finish called at time : 22315 ns : File "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/ntt_tb.v" Line 223
current_project project_1
close_design
current_project project_1(2)
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project project_1
current_project project_1(2)
current_project project_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1
INFO: [VRFC 10-311] analyzing module tw_rom_2
INFO: [VRFC 10-311] analyzing module tw_rom_3
INFO: [VRFC 10-311] analyzing module tw_rom_4
INFO: [VRFC 10-311] analyzing module tw_rom_5
INFO: [VRFC 10-311] analyzing module tw_rom_6
INFO: [VRFC 10-311] analyzing module tw_rom_7
INFO: [VRFC 10-311] analyzing module tw_rom_8
INFO: [VRFC 10-311] analyzing module tw_rom_9
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_1(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_2(LOGN=10,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_3(LOGN=10,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_4(LOGN=10,STAGE=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_5(LOGN=10,STAGE=5)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_6(LOGN=10,STAGE=6)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_7(LOGN=10,STAGE=7)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_8(LOGN=10,STAGE=8)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_9(LOGN=10,STAGE=9)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.shiftreg(SHIFT=518,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=506,DATA=1)
Compiling module xil_defaultlib.fifo(LOGQ=28,LOGN=9)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=262,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=250,DATA=1)
Compiling module xil_defaultlib.fifo(LOGQ=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=134,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=122,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=123,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=70,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=58,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=59,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=38,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=26,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=27,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=22,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=5)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=14,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=6)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.bitreverse(LOGN=7)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=8)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=9)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.ntt_sdf_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.ntt_memory_wrapper_default
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8576.637 ; gain = 71.039 ; free physical = 16853 ; free virtual = 26704
run all
[INTT] test took                 2118 cycles
[INTT] test passed
[FNTT] test took                 2118 cycles
[FNTT] test passed
$finish called at time : 22215 ns : File "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_tb.v" Line 223
current_project project_1(2)
current_project project_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1
INFO: [VRFC 10-311] analyzing module tw_rom_2
INFO: [VRFC 10-311] analyzing module tw_rom_3
INFO: [VRFC 10-311] analyzing module tw_rom_4
INFO: [VRFC 10-311] analyzing module tw_rom_5
INFO: [VRFC 10-311] analyzing module tw_rom_6
INFO: [VRFC 10-311] analyzing module tw_rom_7
INFO: [VRFC 10-311] analyzing module tw_rom_8
INFO: [VRFC 10-311] analyzing module tw_rom_9
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_1(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_2(LOGN=10,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_3(LOGN=10,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_4(LOGN=10,STAGE=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_5(LOGN=10,STAGE=5)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_6(LOGN=10,STAGE=6)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_7(LOGN=10,STAGE=7)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_8(LOGN=10,STAGE=8)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_9(LOGN=10,STAGE=9)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.shiftreg(SHIFT=518,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=506,DATA=1)
Compiling module xil_defaultlib.fifo(LOGQ=28,LOGN=9)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=262,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=250,DATA=1)
Compiling module xil_defaultlib.fifo(LOGQ=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=134,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=122,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=123,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=70,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=58,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=59,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=38,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=26,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=27,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=22,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=5)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=14,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=6)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.bitreverse(LOGN=7)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=8)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=9)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.ntt_sdf_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.ntt_memory_wrapper_default
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8611.648 ; gain = 35.012 ; free physical = 16892 ; free virtual = 26751
run all
[INTT] test took                 2118 cycles
[INTT] test failed
[FNTT] test took                 2118 cycles
[FNTT] test failed
$finish called at time : 22215 ns : File "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_tb.v" Line 223
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1
INFO: [VRFC 10-311] analyzing module tw_rom_2
INFO: [VRFC 10-311] analyzing module tw_rom_3
INFO: [VRFC 10-311] analyzing module tw_rom_4
INFO: [VRFC 10-311] analyzing module tw_rom_5
INFO: [VRFC 10-311] analyzing module tw_rom_6
INFO: [VRFC 10-311] analyzing module tw_rom_7
INFO: [VRFC 10-311] analyzing module tw_rom_8
INFO: [VRFC 10-311] analyzing module tw_rom_9
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_1(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_2(LOGN=10,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_3(LOGN=10,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_4(LOGN=10,STAGE=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_5(LOGN=10,STAGE=5)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_6(LOGN=10,STAGE=6)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_7(LOGN=10,STAGE=7)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_8(LOGN=10,STAGE=8)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_9(LOGN=10,STAGE=9)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.shiftreg(SHIFT=519,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=505,DATA=1)
Compiling module xil_defaultlib.fifo(LOGQ=28,LOGN=9)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=263,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=249,DATA=1)
Compiling module xil_defaultlib.fifo(LOGQ=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=135,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=121,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=122,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=71,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=57,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=58,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=39,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=25,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=26,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=23,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=5)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=15,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=6)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=7)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.bitreverse(LOGN=8)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=9)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.ntt_sdf_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.ntt_memory_wrapper_default
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8627.656 ; gain = 16.008 ; free physical = 16919 ; free virtual = 26742
run all
[INTT] test took                 2128 cycles
[INTT] test passed
[FNTT] test took                 2128 cycles
[FNTT] test passed
$finish called at time : 22315 ns : File "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_tb.v" Line 223
current_project project_1(2)
current_project project_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1
INFO: [VRFC 10-311] analyzing module tw_rom_2
INFO: [VRFC 10-311] analyzing module tw_rom_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=15,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=28)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.ntt_sdf_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.ntt_memory_wrapper_default
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
[INTT] test took                   70 cycles
[INTT] test passed
[FNTT] test took                   70 cycles
[FNTT] test passed
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1
INFO: [VRFC 10-311] analyzing module tw_rom_2
INFO: [VRFC 10-311] analyzing module tw_rom_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f25ece194f444f049d64bbe7a1018abe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=14,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=28)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.ntt_sdf_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.ntt_memory_wrapper_default
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
