<def f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='197' ll='199' type='void llvm::TargetPassConfig::disablePass(llvm::AnalysisID PassID)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='196'>/// Allow the target to disable a specific standard pass by default.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='733' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='734' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='846' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='847' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='848' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='278' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='279' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='280' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='281' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='282' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='283' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='284' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='285' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='286' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='287' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='425' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='426' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='427' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='428' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='429' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='430' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='431' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='432' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='436' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
