{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770562091917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770562091918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 22:48:11 2026 " "Processing started: Sun Feb  8 22:48:11 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770562091918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1770562091918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FP -c FP --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FP -c FP --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1770562091918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1770562092161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1770562092161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FP-rtl " "Found design unit 1: FP-rtl" {  } { { "FP.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FP/FP.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770562100116 ""} { "Info" "ISGN_ENTITY_NAME" "1 FP " "Found entity 1: FP" {  } { { "FP.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FP/FP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770562100116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770562100116 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "float_pkg IEEE FP.vhd(3) " "VHDL Use Clause error at FP.vhd(3): design library \"IEEE\" does not contain primary unit \"float_pkg\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "FP.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FP/FP.vhd" 3 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Design Software" 0 -1 1770562100116 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "FP.vhd(3) " "VHDL error at FP.vhd(3): selected name in use clause is not an expanded name" {  } { { "FP.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FP/FP.vhd" 3 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Design Software" 0 -1 1770562100116 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "fixed_float_types IEEE FP.vhd(4) " "VHDL Use Clause error at FP.vhd(4): design library \"IEEE\" does not contain primary unit \"fixed_float_types\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "FP.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FP/FP.vhd" 4 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Design Software" 0 -1 1770562100116 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "FP.vhd(4) " "VHDL error at FP.vhd(4): selected name in use clause is not an expanded name" {  } { { "FP.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FP/FP.vhd" 4 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Design Software" 0 -1 1770562100116 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770562100170 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb  8 22:48:20 2026 " "Processing ended: Sun Feb  8 22:48:20 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770562100170 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770562100170 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770562100170 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1770562100170 ""}
