
*** Running vivado
    with args -log top_modul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_modul.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_modul.tcl -notrace
Command: synth_design -top top_modul -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.289 ; gain = 79.926 ; free physical = 4215 ; free virtual = 7640
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_modul' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur/afficheur.srcs/sources_1/new/f3.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_driver' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur/afficheur.srcs/sources_1/new/f2.v:25]
INFO: [Synth 8-226] default block is never used [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur/afficheur.srcs/sources_1/new/f2.v:62]
INFO: [Synth 8-226] default block is never used [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur/afficheur.srcs/sources_1/new/f2.v:77]
INFO: [Synth 8-6157] synthesizing module 'bcd' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur/afficheur.srcs/sources_1/new/f1.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur/afficheur.srcs/sources_1/new/f1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (1#1) [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur/afficheur.srcs/sources_1/new/f1.v:27]
INFO: [Synth 8-6155] done synthesizing module 'display_driver' (2#1) [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur/afficheur.srcs/sources_1/new/f2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'top_modul' (3#1) [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur/afficheur.srcs/sources_1/new/f3.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1312.914 ; gain = 124.551 ; free physical = 4236 ; free virtual = 7663
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.914 ; gain = 124.551 ; free physical = 4235 ; free virtual = 7662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.914 ; gain = 124.551 ; free physical = 4235 ; free virtual = 7662
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fabrice/Documents/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/fabrice/Documents/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fabrice/Documents/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_modul_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_modul_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1591.699 ; gain = 0.000 ; free physical = 3937 ; free virtual = 7399
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1591.699 ; gain = 403.336 ; free physical = 4011 ; free virtual = 7473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1591.699 ; gain = 403.336 ; free physical = 4011 ; free virtual = 7473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1591.699 ; gain = 403.336 ; free physical = 4013 ; free virtual = 7475
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'T_reg' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur/afficheur.srcs/sources_1/new/f1.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1591.699 ; gain = 403.336 ; free physical = 4003 ; free virtual = 7465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bcd 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module display_driver 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (d_d1/BCD1/T_reg[6]) is unused and will be removed from module top_modul.
WARNING: [Synth 8-3332] Sequential element (d_d1/BCD1/T_reg[5]) is unused and will be removed from module top_modul.
WARNING: [Synth 8-3332] Sequential element (d_d1/BCD1/T_reg[4]) is unused and will be removed from module top_modul.
WARNING: [Synth 8-3332] Sequential element (d_d1/BCD1/T_reg[3]) is unused and will be removed from module top_modul.
WARNING: [Synth 8-3332] Sequential element (d_d1/BCD1/T_reg[2]) is unused and will be removed from module top_modul.
WARNING: [Synth 8-3332] Sequential element (d_d1/BCD1/T_reg[1]) is unused and will be removed from module top_modul.
WARNING: [Synth 8-3332] Sequential element (d_d1/BCD1/T_reg[0]) is unused and will be removed from module top_modul.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 1591.699 ; gain = 403.336 ; free physical = 3989 ; free virtual = 7455
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 1595.699 ; gain = 407.336 ; free physical = 3857 ; free virtual = 7330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 1595.699 ; gain = 407.336 ; free physical = 3857 ; free virtual = 7330
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 1604.715 ; gain = 416.352 ; free physical = 3857 ; free virtual = 7329
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 1604.715 ; gain = 416.352 ; free physical = 3851 ; free virtual = 7324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 1604.715 ; gain = 416.352 ; free physical = 3851 ; free virtual = 7324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 1604.715 ; gain = 416.352 ; free physical = 3851 ; free virtual = 7324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 1604.715 ; gain = 416.352 ; free physical = 3851 ; free virtual = 7324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 1604.715 ; gain = 416.352 ; free physical = 3851 ; free virtual = 7324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 1604.715 ; gain = 416.352 ; free physical = 3851 ; free virtual = 7324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT3   |    15|
|5     |LUT4   |     2|
|6     |LUT5   |     1|
|7     |LUT6   |     1|
|8     |FDRE   |    20|
|9     |IBUF   |     2|
|10    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    63|
|2     |  d_d1   |display_driver |    45|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 1604.715 ; gain = 416.352 ; free physical = 3851 ; free virtual = 7324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1604.715 ; gain = 137.566 ; free physical = 3905 ; free virtual = 7378
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1604.723 ; gain = 416.352 ; free physical = 3917 ; free virtual = 7390
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1611.715 ; gain = 423.426 ; free physical = 3903 ; free virtual = 7376
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/fabrice/Documents/ethOverOfdm/fpga/afficheur/afficheur.runs/synth_1/top_modul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_modul_utilization_synth.rpt -pb top_modul_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1611.715 ; gain = 0.000 ; free physical = 3904 ; free virtual = 7377
INFO: [Common 17-206] Exiting Vivado at Sat Jul 28 14:44:18 2018...
