// Seed: 3578858598
module module_0;
  assign id_1 = id_1 - 1;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    input  logic id_2,
    input  wor   id_3,
    output wor   id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_7(
      id_1 == id_3, id_2, 1
  );
  always force id_7 = id_2;
  id_8(
      1, 1, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  assign id_3 = 1 ? id_3 : (id_3);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_4;
  wire id_5;
  assign id_3 = id_1;
endmodule
