#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Nov  7 11:18:09 2020
# Process ID: 6848
# Current directory: C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14372 C:\Users\paula\Desktop\SEM1\SSC\proiect\conexiune\conexiune.xpr
# Log file: C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/vivado.log
# Journal file: C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 743.348 ; gain = 89.637
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_motor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_motor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.srcs/sim_1/new/sim_motor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_motor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.sim/sim_1/behav/xsim'
"xelab -wto 2ff3be7836ad455f86a2a3f56073b0cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_motor_behav xil_defaultlib.sim_motor -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2ff3be7836ad455f86a2a3f56073b0cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_motor_behav xil_defaultlib.sim_motor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.BasysToArduino [basystoarduino_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_motor
Built simulation snapshot sim_motor_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.sim/sim_1/behav/xsim/xsim.dir/sim_motor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov  7 11:18:54 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_motor_behav -key {Behavioral:sim_1:Functional:sim_motor} -tclbatch {sim_motor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_motor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_motor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 826.980 ; gain = 3.031
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_motor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_motor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.srcs/sim_1/new/sim_motor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_motor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.sim/sim_1/behav/xsim'
"xelab -wto 2ff3be7836ad455f86a2a3f56073b0cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_motor_behav xil_defaultlib.sim_motor -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2ff3be7836ad455f86a2a3f56073b0cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_motor_behav xil_defaultlib.sim_motor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.BasysToArduino [basystoarduino_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_motor
Built simulation snapshot sim_motor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_motor_behav -key {Behavioral:sim_1:Functional:sim_motor} -tclbatch {sim_motor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_motor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_motor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 843.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 s
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov  7 11:22:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.runs/synth_1/runme.log
[Sat Nov  7 11:22:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1104.199 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1692.273 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1692.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1692.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1798.809 ; gain = 948.359
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-07:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.926 ; gain = 13.563
connect_hw_server -url localhost:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A75AFBA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183A75AFBA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75AFBA
set_property PROGRAM.FILE {C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.runs/impl_1/BasysToArduino.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.runs/impl_1/BasysToArduino.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75AFBA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov  7 11:32:17 2020] Launched synth_1...
Run output will be captured here: C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.runs/synth_1/runme.log
[Sat Nov  7 11:32:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/paula/Desktop/SEM1/SSC/proiect/conexiune/conexiune.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  7 11:44:23 2020...
