
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010638                       # Number of seconds simulated
sim_ticks                                 10637973993                       # Number of ticks simulated
final_tick                               538413350538                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190228                       # Simulator instruction rate (inst/s)
host_op_rate                                   239551                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 249281                       # Simulator tick rate (ticks/s)
host_mem_usage                               67368400                       # Number of bytes of host memory used
host_seconds                                 42674.67                       # Real time elapsed on the host
sim_insts                                  8117934780                       # Number of instructions simulated
sim_ops                                   10222764079                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       108032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       176512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       351616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       302336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       107776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1408128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       563840                       # Number of bytes written to this memory
system.physmem.bytes_written::total            563840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          844                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1379                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2747                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2362                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          842                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11001                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4405                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4405                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       469262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10143285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       469262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10155317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       445198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16592633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33052910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28420449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10131252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       469262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10143285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132368062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       469262                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       469262                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       445198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       469262                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3585645                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53002574                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53002574                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53002574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       469262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10143285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       469262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10155317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       445198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16592633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33052910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28420449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10131252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       469262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10143285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185370636                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068326                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1692387                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204482                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       871611                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          815347                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213916                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9308                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19950213                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11556219                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068326                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1029263                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2414076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         556448                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        548209                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221976                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23261839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.950995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20847763     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112578      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          179547      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242113      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248787      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210369      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          118997      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          175562      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1126123      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23261839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081077                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.452994                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19746589                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       753817                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2409559                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2788                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        349081                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340118                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14183858                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1512                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        349081                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19800451                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         143687                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       485874                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2359162                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       123579                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14178169                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         17905                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53230                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19784701                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65953683                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65953683                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153383                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2631303                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3514                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1826                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369391                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1330780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718540                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8471                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       254749                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14161133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13453578                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2035                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1560366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3728595                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23261839                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578354                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.265483                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17501696     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2423074     10.42%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1212051      5.21%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       867182      3.73%     94.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       688381      2.96%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       284027      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179444      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93339      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12645      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23261839                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2509     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8225     36.48%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11814     52.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11314849     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200021      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1220981      9.08%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716040      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13453578                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527369                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22548                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50193578                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15725080                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13247478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13476126                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        27314                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216229                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9490                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        349081                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         114424                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12193                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14164677                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1330780                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718540                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1827                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10258                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13264117                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147370                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       189461                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863339                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            715969                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519943                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13247591                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13247478                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7604352                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20494736                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519290                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371039                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1859381                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206807                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22912758                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537050                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.375485                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17808983     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2555578     11.15%     88.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       941132      4.11%     92.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       450032      1.96%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       413941      1.81%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       219252      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       169411      0.74%     98.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86564      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       267865      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22912758                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114551                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       267865                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36809505                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28678454                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2248891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.551072                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.551072                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391992                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391992                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59700813                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18454951                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13145361                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2067978                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1692586                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204512                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       870706                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          814659                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          213841                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9293                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19950995                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11557536                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2067978                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1028500                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2413561                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         557153                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        544797                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1222051                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       204530                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23259367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20845806     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          112043      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          179776      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          241728      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          248959      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          210174      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          118066      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          175852      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1126963      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23259367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081063                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.453046                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19747395                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       750448                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2408935                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2832                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        349752                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       339568                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14185129                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1528                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        349752                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19801598                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         142938                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       482219                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2358180                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       124675                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14179155                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         18239                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        53582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19787195                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     65959760                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     65959760                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17149210                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2637974                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3520                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1832                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           372199                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1330768                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       718316                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8479                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       211676                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14161763                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13452205                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1991                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1563876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3738055                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          132                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23259367                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578356                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.267913                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17533088     75.38%     75.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2383885     10.25%     85.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1198543      5.15%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       878711      3.78%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       695352      2.99%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       283898      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       179636      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        93645      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        12609      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23259367                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2485     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8252     36.60%     47.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11812     52.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11313884     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       199997      1.49%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1220723      9.07%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       715914      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13452205                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527316                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              22549                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50188317                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15729230                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13245827                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13474754                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26759                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       216476                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9413                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        349752                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         113608                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11939                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14165317                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1474                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1330768                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       718316                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1833                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9994                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119305                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233665                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13262320                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1147027                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       189885                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1862883                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1884337                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            715856                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.519872                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13245955                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13245827                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7604995                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20495330                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519226                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371060                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9997631                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12302376                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1862947                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3399                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206836                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22909615                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.536996                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.380242                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17834756     77.85%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2527912     11.03%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       942896      4.12%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       450744      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       396537      1.73%     96.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       219030      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180249      0.79%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86280      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       271211      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22909615                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9997631                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12302376                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1823195                       # Number of memory references committed
system.switch_cpus1.commit.loads              1114292                       # Number of loads committed
system.switch_cpus1.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1774108                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11084301                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       253381                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       271211                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            36803662                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           28680409                       # The number of ROB writes
system.switch_cpus1.timesIdled                 304552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2251363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9997631                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12302376                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9997631                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.551677                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.551677                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.391899                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.391899                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59694478                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18453197                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13146435                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3396                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2069687                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1693602                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       204272                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       870718                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          814894                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          214201                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9303                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19957743                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11566262                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2069687                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1029095                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2415153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         556780                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        548106                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1222166                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       204265                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23270885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.610595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.951609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20855732     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          112196      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          179259      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          242126      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          249110      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          210557      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          118379      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          175714      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1127812      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23270885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081130                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.453388                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19754200                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       753689                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2410552                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2817                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        349622                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       340247                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14195620                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1520                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        349622                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19808280                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         146234                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       482442                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2359884                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       124418                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14189924                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         18158                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        53495                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19801823                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     66009859                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     66009859                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17161354                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2640454                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3530                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1841                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           371685                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1331538                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       719240                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8437                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       212077                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14172583                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13462896                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1992                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1565646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3739777                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          141                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23270885                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578530                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.268128                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17541150     75.38%     75.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2384085     10.24%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1199784      5.16%     90.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       879549      3.78%     94.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       696113      2.99%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       284085      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       179759      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        93715      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12645      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23270885                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2489     11.03%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8247     36.56%     47.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11822     52.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11322446     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       200118      1.49%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1688      0.01%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1221923      9.08%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       716721      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13462896                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.527735                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              22558                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     50221226                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15741824                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13256204                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13485454                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        27025                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       216442                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         9842                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        349622                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         116848                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11942                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14176147                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1423                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1331538                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       719240                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1842                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10022                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           56                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       118798                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114364                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       233162                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13272838                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1148127                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       190057                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1864793                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1886111                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            716666                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.520285                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13256330                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13256204                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7609915                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20508820                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.519632                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371056                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10004653                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12311081                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1865063                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3399                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       206597                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22921263                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.537103                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.380506                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17843317     77.85%     77.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2529431     11.04%     88.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       943495      4.12%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       450837      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       396842      1.73%     96.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       218939      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       180445      0.79%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        86240      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       271717      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22921263                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10004653                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12311081                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1824491                       # Number of memory references committed
system.switch_cpus2.commit.loads              1115093                       # Number of loads committed
system.switch_cpus2.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1775393                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11092118                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       253562                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       271717                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36825625                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28701932                       # The number of ROB writes
system.switch_cpus2.timesIdled                 304395                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2239845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10004653                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12311081                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10004653                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.549887                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.549887                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392174                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392174                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        59741020                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18466559                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13156727                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3396                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1999756                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1639453                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       197956                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       817895                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          778113                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          204819                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8774                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19096869                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11382599                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1999756                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       982932                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2501683                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         566232                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1085875                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1178996                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       196657                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23049360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.603954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.950442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20547677     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          270605      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          313288      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          171773      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          197921      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          108877      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           73788      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          193993      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1171438      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23049360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078389                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.446189                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        18936473                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1249580                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2480713                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19748                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        362845                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       324690                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2088                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13894694                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11115                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        362845                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        18967535                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         367539                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       796460                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2470349                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        84623                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13885251                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20890                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        39790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19289689                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64659183                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     64659183                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16406560                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2883086                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3665                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2065                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           230085                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1331022                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       723255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19193                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       159871                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13860748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13077503                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19176                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1776530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4130172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          453                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23049360                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.567369                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.258813                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17542498     76.11%     76.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2213265      9.60%     85.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1189008      5.16%     90.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       824917      3.58%     94.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       720686      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       368744      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        89681      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        57567      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        42994      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23049360                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3260     11.27%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12792     44.24%     55.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12866     44.49%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10941688     83.67%     83.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       204804      1.57%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1598      0.01%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1212367      9.27%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       717046      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13077503                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.512628                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              28918                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002211                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     49252457                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15641093                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12853918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13106421                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        32791                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       242998                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          144                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        18872                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          799                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          157                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        362845                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         319355                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13876                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13864451                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6585                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1331022                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       723255                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2066                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          144                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       113552                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112433                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       225985                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12880372                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1137063                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       197128                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1853900                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1800470                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            716837                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.504900                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12854224                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12853918                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7641483                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20021784                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.503863                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381658                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9636933                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11823329                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2041248                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       198963                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22686515                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.521161                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.339159                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17856685     78.71%     78.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2239545      9.87%     88.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       939420      4.14%     92.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       563421      2.48%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390069      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       251697      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       132146      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       105212      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       208320      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22686515                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9636933                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11823329                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1792403                       # Number of memory references committed
system.switch_cpus3.commit.loads              1088020                       # Number of loads committed
system.switch_cpus3.commit.membars               1608                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1691963                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10659420                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       240567                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       208320                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36342707                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28092039                       # The number of ROB writes
system.switch_cpus3.timesIdled                 295833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2461370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9636933                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11823329                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9636933                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.647183                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.647183                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.377760                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.377760                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        58102516                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17836697                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12966236                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3218                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                25510095                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1897672                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1711885                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       102244                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       717223                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          675863                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          104380                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4474                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20105507                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11933581                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1897672                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       780243                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2357860                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         321560                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1323155                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1156271                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       102566                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     24003327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.583365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.902109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21645467     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           83297      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          172340      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           71939      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          389999      1.62%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          348322      1.45%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           67720      0.28%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          142964      0.60%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1081279      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     24003327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074389                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.467798                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19970964                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1459227                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2348859                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         7710                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        216562                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       166800                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13993651                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1495                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        216562                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19994079                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1275480                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       110347                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2335183                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        71669                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13985278                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         31769                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        25460                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          496                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     16436316                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     65861854                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     65861854                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     14531952                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         1904290                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1633                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          830                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           177329                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3293394                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1663993                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        15103                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        81306                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13955892                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1639                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13401874                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7961                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1104359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      2658095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     24003327                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558334                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.353545                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     19223087     80.09%     80.09% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1441072      6.00%     86.09% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1176219      4.90%     90.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       510799      2.13%     93.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       642362      2.68%     95.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       614636      2.56%     98.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       350204      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        27469      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        17479      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     24003327                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          33720     11.15%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        261212     86.35%     97.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         7578      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8416227     62.80%     62.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       117139      0.87%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          802      0.01%     63.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3207950     23.94%     87.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1659756     12.38%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13401874                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.525356                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             302510                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022572                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     51117546                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15062257                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13285048                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13704384                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        24277                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       132251                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          368                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        11057                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1183                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        216562                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1231958                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        19773                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13957550                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3293394                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1663993                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          831                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         13028                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          368                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        58897                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        60843                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       119740                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13306371                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3197133                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        95503                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             4856711                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1743072                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1659578                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521612                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13285503                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13285048                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7179944                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14172577                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520776                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.506608                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10781794                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12670555                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1288307                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1619                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       104245                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23786765                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532672                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.354790                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     19185364     80.66%     80.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1684260      7.08%     87.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       788722      3.32%     91.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       777397      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       212924      0.90%     95.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       898336      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        67653      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        49506      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       122603      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23786765                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10781794                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12670555                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               4814054                       # Number of memory references committed
system.switch_cpus4.commit.loads              3161131                       # Number of loads committed
system.switch_cpus4.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1673292                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11267386                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       122856                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       122603                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37622985                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           28134400                       # The number of ROB writes
system.switch_cpus4.timesIdled                 438653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1506768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10781794                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12670555                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10781794                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.366034                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.366034                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.422648                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.422648                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        65764508                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       15442228                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       16646791                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1616                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                25509988                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1973832                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1614936                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       195222                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       809087                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          774763                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          201852                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8630                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19135229                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11204512                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1973832                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       976615                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2346506                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         570087                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        555257                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1179026                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       196353                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22407699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20061193     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          128046      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          199859      0.89%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          319019      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          132064      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          147302      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          157498      0.70%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          102781      0.46%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1159937      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22407699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077375                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.439221                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        18957793                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       734458                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2338919                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6110                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        370415                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       322846                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          270                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13682432                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1608                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        370415                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        18988009                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         193823                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       454814                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2315217                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        85417                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13672321                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         2933                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         23404                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        31825                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         4974                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     18977902                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     63599455                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     63599455                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16140706                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2837119                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3486                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1922                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           255887                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1305916                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       699316                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        20949                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       160584                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13650810                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3496                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12893267                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        16640                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1767404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3993416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          350                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22407699                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575395                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268285                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16973214     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2180748      9.73%     85.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1190848      5.31%     90.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       814361      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       761852      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       217753      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       170930      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        57957      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        40036      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22407699                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3046     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9625     39.40%     51.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11755     48.12%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10801288     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       204150      1.58%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1560      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1191534      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       694735      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12893267                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.505420                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              24426                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001894                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     48235299                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15421859                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12681569                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12917693                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        37875                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       240520                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        21947                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          831                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        370415                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         134112                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        11892                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13654327                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         5708                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1305916                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       699316                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1925                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          8828                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          152                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       112665                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       112630                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       225295                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12706384                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1119797                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       186883                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1814170                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1787040                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            694373                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.498094                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12681771                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12681569                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7416200                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         19385900                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.497122                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382556                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9481114                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11621491                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2032817                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3146                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       199029                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22037284                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527356                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.380116                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17317792     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2286592     10.38%     88.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       890692      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       478283      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       358521      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       199692      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       124522      0.57%     98.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       110530      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       270660      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22037284                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9481114                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11621491                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1742743                       # Number of memory references committed
system.switch_cpus5.commit.loads              1065385                       # Number of loads committed
system.switch_cpus5.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1668192                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10471860                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       236100                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       270660                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            35420867                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           27679137                       # The number of ROB writes
system.switch_cpus5.timesIdled                 311301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                3102289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9481114                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11621491                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9481114                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.690611                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.690611                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.371663                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.371663                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        57291761                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       17580135                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12755737                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3142                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2067873                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1692083                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       204431                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       873550                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          814807                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          214035                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9307                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19942268                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11557750                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2067873                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1028842                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2414195                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         556986                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        552536                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1221542                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       204381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23258926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.951295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20844731     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          112873      0.49%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          179659      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          241662      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          249186      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          210430      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          117792      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          175617      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1126976      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23258926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081059                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.453054                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19738464                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       758362                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2409728                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2699                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        349668                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       339978                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14184739                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1512                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        349668                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19792802                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         145460                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       488346                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2358728                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       123917                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14178327                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         18075                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        53300                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19784818                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     65956171                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     65956171                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17141576                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2643227                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3531                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1843                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           370279                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1330766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       718491                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8561                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       211894                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14159758                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3541                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13448265                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1999                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1568946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3746628                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          146                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23258926                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.578198                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.267646                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17533981     75.39%     75.39% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2382160     10.24%     85.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1199742      5.16%     90.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       879318      3.78%     94.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       694680      2.99%     97.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       283253      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       179536      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        93582      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        12674      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23258926                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2462     10.94%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          8232     36.59%     47.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11807     52.47%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11309929     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       199914      1.49%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1686      0.01%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1220706      9.08%     94.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       716030      5.32%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13448265                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.527161                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              22501                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     50179955                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15732306                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13241483                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13470766                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        26815                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       216954                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9907                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        349668                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         115985                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        11957                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14163325                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         4919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1330766                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       718491                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1845                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         10045                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       118879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       114519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       233398                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13258490                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1147382                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       189774                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1863354                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1883989                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            715972                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.519722                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13241599                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13241483                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7601894                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20486320                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.519055                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371072                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9993132                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12296914                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1866407                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3395                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       206759                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22909258                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.536766                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379990                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17836678     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2526476     11.03%     88.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       942918      4.12%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       450552      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       396330      1.73%     96.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       218684      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       180229      0.79%     98.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        86296      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       271095      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22909258                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9993132                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12296914                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1822396                       # Number of memory references committed
system.switch_cpus6.commit.loads              1113812                       # Number of loads committed
system.switch_cpus6.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1773356                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11079347                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       253269                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       271095                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36801419                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           28676333                       # The number of ROB writes
system.switch_cpus6.timesIdled                 304094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2251804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9993132                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12296914                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9993132                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.552826                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.552826                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.391723                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.391723                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        59676232                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18446847                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13146710                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3392                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2069986                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1694252                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       204704                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       871538                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          815433                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          214044                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9296                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19969944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11568524                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2069986                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1029477                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2415872                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         557655                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        534806                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1223205                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       204724                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23270946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20855074     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          112155      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          179927      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          241973      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          249203      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          210378      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          118188      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          176020      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1128028      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23270946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081142                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453477                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19766241                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       740558                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2411251                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2829                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        350062                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       339892                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14198715                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1528                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        350062                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19820491                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         141660                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       473550                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2360446                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       124732                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14192772                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         18189                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        53639                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     19806314                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     66023122                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     66023122                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17165957                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2640329                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3521                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1832                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           372487                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1332040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       718994                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8487                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       211859                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14175368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13465230                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1995                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1565178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3741180                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          132                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23270946                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578628                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268157                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17539248     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2385999     10.25%     85.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1199729      5.16%     90.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       879611      3.78%     94.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       696009      2.99%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       284179      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       179805      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        93749      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12617      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23270946                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2485     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8253     36.59%     47.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11819     52.40%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11324829     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       200208      1.49%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1688      0.01%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1221913      9.07%     94.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       716592      5.32%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13465230                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.527826                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              22557                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001675                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50225957                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15744137                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13258640                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13487787                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        26794                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       216664                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         9421                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        350062                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         112362                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11946                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14178922                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1474                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1332040                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       718994                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1833                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10000                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       119418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       114463                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       233881                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13275142                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1148131                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       190087                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1864665                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1886190                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            716534                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.520375                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13258769                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13258640                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7612323                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20515237                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.519728                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371057                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10007313                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12314353                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1864562                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3399                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       207028                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22920884                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.537255                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380562                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17841260     77.84%     77.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2530242     11.04%     88.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       943804      4.12%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       451128      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       396868      1.73%     96.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       219252      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       180445      0.79%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        86363      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       271522      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22920884                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10007313                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12314353                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1824949                       # Number of memory references committed
system.switch_cpus7.commit.loads              1115376                       # Number of loads committed
system.switch_cpus7.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1775856                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11095060                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       253625                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       271522                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36828212                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28707920                       # The number of ROB writes
system.switch_cpus7.timesIdled                 304813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2239784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10007313                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12314353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10007313                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.549209                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.549209                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392279                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392279                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        59752090                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18471139                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13158919                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3396                       # number of misc regfile writes
system.l20.replacements                           879                       # number of replacements
system.l20.tagsinuse                      4095.403392                       # Cycle average of tags in use
system.l20.total_refs                          266212                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4975                       # Sample count of references to valid blocks.
system.l20.avg_refs                         53.509950                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.361914                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.700199                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   386.527654                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3600.813626                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007251                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094367                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.879105                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999854                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3189                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3191                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l20.Writeback_hits::total                  985                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3204                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3206                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3204                       # number of overall hits
system.l20.overall_hits::total                   3206                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          844                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  880                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          844                       # number of demand (read+write) misses
system.l20.demand_misses::total                   880                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          844                       # number of overall misses
system.l20.overall_misses::total                  880                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     34504976                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    389985728                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      424490704                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     34504976                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    389985728                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       424490704                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     34504976                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    389985728                       # number of overall miss cycles
system.l20.overall_miss_latency::total      424490704                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4033                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4071                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4048                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4086                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4048                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4086                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.209273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.216163                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.208498                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.215370                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.208498                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.215370                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 958471.555556                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 462068.398104                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 482375.800000                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 958471.555556                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 462068.398104                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 482375.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 958471.555556                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 462068.398104                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 482375.800000                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 476                       # number of writebacks
system.l20.writebacks::total                      476                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          843                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             879                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          843                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              879                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          843                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             879                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     31919183                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    328880436                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    360799619                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     31919183                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    328880436                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    360799619                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     31919183                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    328880436                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    360799619                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.209026                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.215917                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.215125                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.215125                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 886643.972222                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 390131.003559                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 410466.005688                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 886643.972222                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 390131.003559                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 410466.005688                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 886643.972222                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 390131.003559                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 410466.005688                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           882                       # number of replacements
system.l21.tagsinuse                      4095.403625                       # Cycle average of tags in use
system.l21.total_refs                          266215                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4978                       # Sample count of references to valid blocks.
system.l21.avg_refs                         53.478305                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.361991                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    31.494495                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   386.149703                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3599.397437                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019131                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007689                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.094275                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.878759                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999854                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3192                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3194                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l21.Writeback_hits::total                  985                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3207                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3209                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3207                       # number of overall hits
system.l21.overall_hits::total                   3209                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          844                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  883                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          844                       # number of demand (read+write) misses
system.l21.demand_misses::total                   883                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          844                       # number of overall misses
system.l21.overall_misses::total                  883                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     33494459                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    388984433                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      422478892                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     33494459                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    388984433                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       422478892                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     33494459                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    388984433                       # number of overall miss cycles
system.l21.overall_miss_latency::total      422478892                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4036                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4077                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4051                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4092                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4051                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4092                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.209118                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.216581                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.208344                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.215787                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.208344                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.215787                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 858832.282051                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 460882.029621                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 478458.541336                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 858832.282051                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 460882.029621                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 478458.541336                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 858832.282051                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 460882.029621                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 478458.541336                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 477                       # number of writebacks
system.l21.writebacks::total                      477                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          843                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             882                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          843                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              882                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          843                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             882                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     30683247                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    327837593                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    358520840                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     30683247                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    327837593                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    358520840                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     30683247                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    327837593                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    358520840                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.208870                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.216336                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.208097                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.215543                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.208097                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.215543                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 786749.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 388893.941874                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 406486.213152                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 786749.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 388893.941874                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 406486.213152                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 786749.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 388893.941874                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 406486.213152                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           883                       # number of replacements
system.l22.tagsinuse                      4095.404324                       # Cycle average of tags in use
system.l22.total_refs                          266220                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4979                       # Sample count of references to valid blocks.
system.l22.avg_refs                         53.468568                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.362659                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    31.497069                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   386.501611                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3599.042984                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019132                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007690                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.094361                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.878673                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999855                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3197                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3199                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l22.Writeback_hits::total                  985                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3212                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3214                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3212                       # number of overall hits
system.l22.overall_hits::total                   3214                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          845                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  884                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          845                       # number of demand (read+write) misses
system.l22.demand_misses::total                   884                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          845                       # number of overall misses
system.l22.overall_misses::total                  884                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     32004564                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    387159015                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      419163579                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     32004564                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    387159015                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       419163579                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     32004564                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    387159015                       # number of overall miss cycles
system.l22.overall_miss_latency::total      419163579                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4042                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4083                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4057                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4098                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4057                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4098                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.209055                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.216507                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.208282                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.215715                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.208282                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.215715                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 820629.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 458176.349112                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 474166.944570                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 820629.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 458176.349112                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 474166.944570                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 820629.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 458176.349112                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 474166.944570                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 478                       # number of writebacks
system.l22.writebacks::total                      478                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          844                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             883                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          844                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              883                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          844                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             883                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     29204364                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    325750015                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    354954379                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     29204364                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    325750015                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    354954379                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     29204364                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    325750015                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    354954379                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.208808                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.216263                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.208035                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.215471                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.208035                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.215471                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 748829.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 385959.733412                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 401986.839185                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 748829.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 385959.733412                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 401986.839185                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 748829.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 385959.733412                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 401986.839185                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1417                       # number of replacements
system.l23.tagsinuse                      4095.392576                       # Cycle average of tags in use
system.l23.total_refs                          347343                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5512                       # Sample count of references to valid blocks.
system.l23.avg_refs                         63.015784                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          147.088253                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    28.136607                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   707.520888                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3212.646828                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.035910                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006869                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.172735                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.784338                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999852                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4108                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4109                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2355                       # number of Writeback hits
system.l23.Writeback_hits::total                 2355                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4123                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4124                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4123                       # number of overall hits
system.l23.overall_hits::total                   4124                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1376                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1413                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1379                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1416                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1379                       # number of overall misses
system.l23.overall_misses::total                 1416                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35836634                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    703162428                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      738999062                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1490169                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1490169                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35836634                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    704652597                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       740489231                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35836634                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    704652597                       # number of overall miss cycles
system.l23.overall_miss_latency::total      740489231                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5484                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5522                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2355                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2355                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5502                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5540                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5502                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5540                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.250912                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.255886                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.166667                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.166667                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.250636                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.255596                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.250636                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.255596                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 968557.675676                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 511019.206395                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 523000.043878                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       496723                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       496723                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 968557.675676                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 510988.105149                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 522944.372175                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 968557.675676                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 510988.105149                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 522944.372175                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 900                       # number of writebacks
system.l23.writebacks::total                      900                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1376                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1413                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1379                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1416                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1379                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1416                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     33177145                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    604292435                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    637469580                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1274519                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1274519                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     33177145                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    605566954                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    638744099                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     33177145                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    605566954                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    638744099                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.250912                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.255886                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.250636                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.255596                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.250636                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.255596                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 896679.594595                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 439166.013808                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 451146.199575                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 424839.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 424839.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 896679.594595                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 439134.846991                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 451090.465395                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 896679.594595                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 439134.846991                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 451090.465395                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          2783                       # number of replacements
system.l24.tagsinuse                      4095.875766                       # Cycle average of tags in use
system.l24.total_refs                          326367                       # Total number of references to valid blocks.
system.l24.sampled_refs                          6879                       # Sample count of references to valid blocks.
system.l24.avg_refs                         47.443960                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           11.483035                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    28.118816                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  1314.906790                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          2741.367125                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002803                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006865                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.321022                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.669279                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999970                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         5050                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   5051                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2153                       # number of Writeback hits
system.l24.Writeback_hits::total                 2153                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         5059                       # number of demand (read+write) hits
system.l24.demand_hits::total                    5060                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         5059                       # number of overall hits
system.l24.overall_hits::total                   5060                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         2749                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 2785                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         2749                       # number of demand (read+write) misses
system.l24.demand_misses::total                  2785                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         2749                       # number of overall misses
system.l24.overall_misses::total                 2785                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     33279719                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   1431392945                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     1464672664                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     33279719                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   1431392945                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      1464672664                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     33279719                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   1431392945                       # number of overall miss cycles
system.l24.overall_miss_latency::total     1464672664                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         7799                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               7836                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2153                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2153                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         7808                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                7845                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         7808                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               7845                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.352481                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.355411                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.352075                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.355003                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.352075                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.355003                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 924436.638889                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 520695.869407                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 525914.780610                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 924436.638889                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 520695.869407                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 525914.780610                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 924436.638889                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 520695.869407                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 525914.780610                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 611                       # number of writebacks
system.l24.writebacks::total                      611                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         2749                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            2785                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         2749                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             2785                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         2749                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            2785                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     30694135                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   1234077143                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   1264771278                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     30694135                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   1234077143                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   1264771278                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     30694135                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   1234077143                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   1264771278                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.352481                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.355411                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.352075                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.355003                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.352075                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.355003                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 852614.861111                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 448918.567843                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 454136.904129                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 852614.861111                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 448918.567843                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 454136.904129                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 852614.861111                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 448918.567843                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 454136.904129                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2398                       # number of replacements
system.l25.tagsinuse                      4095.544953                       # Cycle average of tags in use
system.l25.total_refs                          324719                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6494                       # Sample count of references to valid blocks.
system.l25.avg_refs                         50.002926                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           36.982238                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    28.109313                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   920.091048                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3110.362353                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009029                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006863                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.224632                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.759366                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999889                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4559                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4560                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1436                       # number of Writeback hits
system.l25.Writeback_hits::total                 1436                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           14                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4573                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4574                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4573                       # number of overall hits
system.l25.overall_hits::total                   4574                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2361                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2397                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2362                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2398                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2362                       # number of overall misses
system.l25.overall_misses::total                 2398                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     27556454                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1204351765                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1231908219                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       610773                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       610773                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     27556454                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1204962538                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1232518992                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     27556454                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1204962538                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1232518992                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         6920                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               6957                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1436                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1436                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         6935                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                6972                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         6935                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               6972                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.341185                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.344545                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.066667                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.340591                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.343947                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.340591                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.343947                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 765457.055556                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 510102.399407                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 513937.513141                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       610773                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       610773                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 765457.055556                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 510145.020322                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 513977.894912                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 765457.055556                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 510145.020322                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 513977.894912                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 511                       # number of writebacks
system.l25.writebacks::total                      511                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2361                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2397                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2362                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2398                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2362                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2398                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     24971654                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1034800813                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1059772467                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       538973                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       538973                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     24971654                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1035339786                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1060311440                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     24971654                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1035339786                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1060311440                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.341185                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.344545                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.340591                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.343947                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.340591                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.343947                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 693657.055556                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 438289.204998                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 442124.516896                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       538973                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       538973                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 693657.055556                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 438331.831499                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 442164.904087                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 693657.055556                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 438331.831499                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 442164.904087                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           878                       # number of replacements
system.l26.tagsinuse                      4095.403080                       # Cycle average of tags in use
system.l26.total_refs                          266209                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4974                       # Sample count of references to valid blocks.
system.l26.avg_refs                         53.520105                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.361338                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    29.700107                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   385.364927                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3601.976707                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019131                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007251                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.094083                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.879389                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999854                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3186                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3188                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l26.Writeback_hits::total                  985                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3201                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3203                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3201                       # number of overall hits
system.l26.overall_hits::total                   3203                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          843                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  879                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          843                       # number of demand (read+write) misses
system.l26.demand_misses::total                   879                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          843                       # number of overall misses
system.l26.overall_misses::total                  879                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     31226081                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    394113882                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      425339963                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     31226081                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    394113882                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       425339963                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     31226081                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    394113882                       # number of overall miss cycles
system.l26.overall_miss_latency::total      425339963                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         4029                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               4067                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         4044                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                4082                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         4044                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               4082                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.209233                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.216130                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.208457                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.215336                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.208457                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.215336                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 867391.138889                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 467513.501779                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 483890.742890                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 867391.138889                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 467513.501779                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 483890.742890                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 867391.138889                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 467513.501779                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 483890.742890                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 475                       # number of writebacks
system.l26.writebacks::total                      475                       # number of writebacks
system.l26.ReadReq_mshr_hits::switch_cpus6.data            1                       # number of ReadReq MSHR hits
system.l26.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l26.demand_mshr_hits::switch_cpus6.data            1                       # number of demand (read+write) MSHR hits
system.l26.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l26.overall_mshr_hits::switch_cpus6.data            1                       # number of overall MSHR hits
system.l26.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          842                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             878                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          842                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              878                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          842                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             878                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     28639455                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    332885469                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    361524924                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     28639455                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    332885469                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    361524924                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     28639455                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    332885469                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    361524924                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.208985                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.215884                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.208210                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.215091                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.208210                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.215091                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 795540.416667                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 395350.913302                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 411759.594533                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 795540.416667                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 395350.913302                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 411759.594533                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 795540.416667                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 395350.913302                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 411759.594533                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           882                       # number of replacements
system.l27.tagsinuse                      4095.403908                       # Cycle average of tags in use
system.l27.total_refs                          266217                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4978                       # Sample count of references to valid blocks.
system.l27.avg_refs                         53.478706                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.362334                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    31.500666                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   386.564062                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3598.976846                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019131                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007691                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.094376                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.878656                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999854                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3194                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3196                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l27.Writeback_hits::total                  985                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3209                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3211                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3209                       # number of overall hits
system.l27.overall_hits::total                   3211                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          844                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  883                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          844                       # number of demand (read+write) misses
system.l27.demand_misses::total                   883                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          844                       # number of overall misses
system.l27.overall_misses::total                  883                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     34371609                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    377948433                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      412320042                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     34371609                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    377948433                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       412320042                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     34371609                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    377948433                       # number of overall miss cycles
system.l27.overall_miss_latency::total      412320042                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         4038                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               4079                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         4053                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                4094                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         4053                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               4094                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.209014                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.216475                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.208241                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.215681                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.208241                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.215681                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 881323.307692                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 447806.200237                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 466953.614949                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 881323.307692                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 447806.200237                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 466953.614949                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 881323.307692                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 447806.200237                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 466953.614949                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 477                       # number of writebacks
system.l27.writebacks::total                      477                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          843                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             882                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          843                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              882                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          843                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             882                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     31570423                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    316580842                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    348151265                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     31570423                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    316580842                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    348151265                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     31570423                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    316580842                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    348151265                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.208767                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.216229                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.207994                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.215437                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.207994                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.215437                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 809498.025641                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 375540.737841                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 394729.325397                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 809498.025641                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 375540.737841                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 394729.325397                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 809498.025641                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 375540.737841                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 394729.325397                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.147758                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230023                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1951715.444444                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    31.147758                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.049916                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811134                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221927                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221927                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221927                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221927                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221927                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221927                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     43453513                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43453513                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     43453513                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43453513                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     43453513                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43453513                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 886806.387755                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 886806.387755                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 886806.387755                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 886806.387755                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 886806.387755                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 886806.387755                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     34983177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34983177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     34983177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34983177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     34983177                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34983177                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 920609.921053                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 920609.921053                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 920609.921053                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 920609.921053                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 920609.921053                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 920609.921053                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152642937                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35465.366403                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.963358                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.036642                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.863138                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.136862                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       839337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         839337                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705704                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545041                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545041                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545041                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545041                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12926                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12926                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13012                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13012                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13012                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13012                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2375460701                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2375460701                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2382471227                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2382471227                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2382471227                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2382471227                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 183773.843494                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 183773.843494                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 183098.003919                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 183098.003919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 183098.003919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 183098.003919                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu0.dcache.writebacks::total              985                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8964                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8964                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    604657714                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    604657714                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    605629708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    605629708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    605629708                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    605629708                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149927.526407                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 149927.526407                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 149612.082016                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 149612.082016                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 149612.082016                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 149612.082016                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               508.132188                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001230095                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1940368.401163                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    33.132188                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.053096                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.814314                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1221999                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1221999                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1221999                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1221999                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1221999                       # number of overall hits
system.cpu1.icache.overall_hits::total        1221999                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     41994753                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     41994753                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     41994753                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     41994753                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     41994753                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     41994753                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1222051                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1222051                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1222051                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1222051                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1222051                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1222051                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 807591.403846                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 807591.403846                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 807591.403846                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 807591.403846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 807591.403846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 807591.403846                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     33971754                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     33971754                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     33971754                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     33971754                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     33971754                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     33971754                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 828579.365854                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 828579.365854                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 828579.365854                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 828579.365854                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 828579.365854                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 828579.365854                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4051                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               152643058                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4307                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35440.691433                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.983512                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.016488                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.863217                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.136783                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       839600                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         839600                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       705556                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        705556                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1811                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1811                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1698                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1545156                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1545156                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1545156                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1545156                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12921                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12921                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           86                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13007                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13007                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13007                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13007                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2392607329                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2392607329                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7157677                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7157677                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2399765006                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2399765006                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2399765006                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2399765006                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       852521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       852521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       705642                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       705642                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1558163                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1558163                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1558163                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1558163                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015156                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015156                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000122                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008348                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008348                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008348                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008348                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 185171.993576                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 185171.993576                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83228.802326                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83228.802326                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 184497.963097                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 184497.963097                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 184497.963097                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 184497.963097                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu1.dcache.writebacks::total              985                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8885                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8885                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8956                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8956                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8956                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8956                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4036                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4036                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4051                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4051                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    603842082                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    603842082                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       971342                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       971342                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    604813424                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    604813424                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    604813424                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    604813424                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002600                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002600                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002600                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002600                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 149613.994549                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 149613.994549                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64756.133333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64756.133333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 149299.783757                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 149299.783757                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 149299.783757                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 149299.783757                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               508.134814                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1001230210                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1940368.624031                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.134814                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.053101                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.814319                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1222114                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1222114                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1222114                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1222114                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1222114                       # number of overall hits
system.cpu2.icache.overall_hits::total        1222114                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     39931780                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     39931780                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     39931780                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     39931780                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     39931780                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     39931780                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1222166                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1222166                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1222166                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1222166                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1222166                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1222166                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 767918.846154                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 767918.846154                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 767918.846154                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 767918.846154                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 767918.846154                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 767918.846154                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     32494192                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32494192                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     32494192                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32494192                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     32494192                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32494192                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 792541.268293                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 792541.268293                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 792541.268293                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 792541.268293                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 792541.268293                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 792541.268293                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4057                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152644189                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4313                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35391.650591                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.988446                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.011554                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.863236                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.136764                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       840228                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         840228                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       706050                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        706050                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1820                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1820                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1698                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1546278                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1546278                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1546278                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1546278                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12914                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12914                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           86                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13000                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13000                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13000                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13000                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2384745954                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2384745954                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7150135                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7150135                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2391896089                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2391896089                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2391896089                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2391896089                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       853142                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       853142                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       706136                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       706136                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1559278                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1559278                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1559278                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1559278                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015137                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015137                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000122                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008337                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008337                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008337                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008337                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 184663.617315                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 184663.617315                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83141.104651                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83141.104651                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 183992.006846                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 183992.006846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 183992.006846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 183992.006846                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu2.dcache.writebacks::total              985                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8872                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8872                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           71                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8943                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8943                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8943                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8943                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4042                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4042                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4057                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4057                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4057                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4057                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    602370721                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    602370721                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       971763                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       971763                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    603342484                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    603342484                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    603342484                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    603342484                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004738                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004738                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002602                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002602                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002602                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002602                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149027.887432                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 149027.887432                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64784.200000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64784.200000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 148716.412127                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 148716.412127                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 148716.412127                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 148716.412127                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.274185                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1002503095                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1927890.567308                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.274185                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046914                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.819350                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1178944                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1178944                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1178944                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1178944                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1178944                       # number of overall hits
system.cpu3.icache.overall_hits::total        1178944                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     54936359                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     54936359                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     54936359                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     54936359                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     54936359                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     54936359                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1178996                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1178996                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1178996                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1178996                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1178996                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1178996                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1056468.442308                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1056468.442308                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1056468.442308                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1056468.442308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1056468.442308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1056468.442308                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     36232483                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36232483                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     36232483                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36232483                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     36232483                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36232483                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 953486.394737                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 953486.394737                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 953486.394737                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 953486.394737                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 953486.394737                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 953486.394737                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5502                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158522403                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5758                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27530.809830                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.705434                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.294566                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.885568                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.114432                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       830823                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         830823                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       700256                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        700256                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1675                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1675                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1609                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1609                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1531079                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1531079                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1531079                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1531079                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18804                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18804                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          649                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          649                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19453                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19453                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19453                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19453                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4484954713                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4484954713                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    272588721                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    272588721                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4757543434                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4757543434                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4757543434                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4757543434                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       849627                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       849627                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       700905                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       700905                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1550532                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1550532                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1550532                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1550532                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.022132                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022132                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000926                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000926                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012546                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012546                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012546                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012546                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 238510.673952                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 238510.673952                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 420013.437596                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 420013.437596                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 244566.053257                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 244566.053257                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 244566.053257                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 244566.053257                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1794564                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 179456.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2355                       # number of writebacks
system.cpu3.dcache.writebacks::total             2355                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13320                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13320                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          631                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          631                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13951                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13951                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13951                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13951                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5484                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5484                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5502                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5502                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5502                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5502                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    984349387                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    984349387                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      2492162                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2492162                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    986841549                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    986841549                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    986841549                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    986841549                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003548                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003548                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003548                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003548                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 179494.782458                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 179494.782458                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 138453.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 138453.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 179360.514177                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 179360.514177                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 179360.514177                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 179360.514177                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               571.866554                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1032112982                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1779505.141379                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    30.740651                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.125903                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.049264                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867189                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.916453                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1156217                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1156217                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1156217                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1156217                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1156217                       # number of overall hits
system.cpu4.icache.overall_hits::total        1156217                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           54                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           54                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           54                       # number of overall misses
system.cpu4.icache.overall_misses::total           54                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     49438876                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     49438876                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     49438876                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     49438876                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     49438876                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     49438876                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1156271                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1156271                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1156271                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1156271                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1156271                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1156271                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 915534.740741                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 915534.740741                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 915534.740741                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 915534.740741                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 915534.740741                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 915534.740741                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           17                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     33691752                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     33691752                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     33691752                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     33691752                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     33691752                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     33691752                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 910587.891892                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 910587.891892                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 910587.891892                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 910587.891892                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 910587.891892                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 910587.891892                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  7806                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               406807495                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  8062                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              50459.872860                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   110.966512                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   145.033488                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.433463                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.566537                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3016153                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3016153                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1651249                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1651249                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          809                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          809                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          808                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      4667402                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         4667402                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      4667402                       # number of overall hits
system.cpu4.dcache.overall_hits::total        4667402                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        28120                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        28120                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        28150                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         28150                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        28150                       # number of overall misses
system.cpu4.dcache.overall_misses::total        28150                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   6979144205                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   6979144205                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2324074                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2324074                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   6981468279                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   6981468279                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   6981468279                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   6981468279                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3044273                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3044273                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1651279                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1651279                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      4695552                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      4695552                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      4695552                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      4695552                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009237                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009237                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000018                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005995                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005995                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005995                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005995                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 248191.472440                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 248191.472440                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 77469.133333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 77469.133333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 248009.530337                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 248009.530337                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 248009.530337                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 248009.530337                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2153                       # number of writebacks
system.cpu4.dcache.writebacks::total             2153                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        20321                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        20321                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           21                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        20342                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        20342                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        20342                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        20342                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         7799                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         7799                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         7808                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7808                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         7808                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7808                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   1800376704                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1800376704                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       580838                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       580838                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   1800957542                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1800957542                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   1800957542                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1800957542                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001663                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001663                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001663                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001663                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 230847.121939                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 230847.121939                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64537.555556                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64537.555556                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 230655.422900                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 230655.422900                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 230655.422900                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 230655.422900                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               521.400477                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1006954297                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1910729.216319                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.400477                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.050321                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.835578                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1178972                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1178972                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1178972                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1178972                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1178972                       # number of overall hits
system.cpu5.icache.overall_hits::total        1178972                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           54                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           54                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           54                       # number of overall misses
system.cpu5.icache.overall_misses::total           54                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     42496084                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     42496084                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     42496084                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     42496084                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     42496084                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     42496084                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1179026                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1179026                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1179026                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1179026                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1179026                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1179026                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000046                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000046                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 786964.518519                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 786964.518519                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 786964.518519                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 786964.518519                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 786964.518519                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 786964.518519                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           17                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           17                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     27943939                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     27943939                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     27943939                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     27943939                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     27943939                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     27943939                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 755241.594595                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 755241.594595                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 755241.594595                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 755241.594595                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 755241.594595                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 755241.594595                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  6934                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               167355082                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7190                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              23276.089291                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   226.990690                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    29.009310                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.886682                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.113318                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       815312                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         815312                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       674093                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        674093                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1874                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1874                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1571                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1571                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1489405                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1489405                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1489405                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1489405                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        17889                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        17889                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           89                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        17978                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         17978                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        17978                       # number of overall misses
system.cpu5.dcache.overall_misses::total        17978                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4158545532                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4158545532                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     12087018                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     12087018                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4170632550                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4170632550                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4170632550                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4170632550                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       833201                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       833201                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       674182                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       674182                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1507383                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1507383                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1507383                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1507383                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021470                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021470                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000132                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011927                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011927                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011927                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011927                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 232463.834312                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 232463.834312                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 135809.191011                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 135809.191011                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 231985.345978                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 231985.345978                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 231985.345978                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 231985.345978                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1436                       # number of writebacks
system.cpu5.dcache.writebacks::total             1436                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        10969                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        10969                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           74                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11043                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11043                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11043                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11043                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         6920                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         6920                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         6935                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         6935                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         6935                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         6935                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1523454316                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1523454316                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1528863                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1528863                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1524983179                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1524983179                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1524983179                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1524983179                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008305                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008305                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004601                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004601                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004601                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004601                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 220152.357803                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 220152.357803                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 101924.200000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 101924.200000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 219896.637203                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 219896.637203                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 219896.637203                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 219896.637203                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               505.957709                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1001229588                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1951714.596491                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.957709                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.049612                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.810830                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1221492                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1221492                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1221492                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1221492                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1221492                       # number of overall hits
system.cpu6.icache.overall_hits::total        1221492                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     39717919                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     39717919                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     39717919                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     39717919                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     39717919                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     39717919                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1221542                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1221542                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1221542                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1221542                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1221542                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1221542                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000041                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 794358.380000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 794358.380000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 794358.380000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 794358.380000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 794358.380000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 794358.380000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     31682936                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     31682936                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     31682936                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     31682936                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     31682936                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     31682936                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 833761.473684                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 833761.473684                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 833761.473684                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 833761.473684                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 833761.473684                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 833761.473684                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  4044                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               152643182                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4300                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              35498.414419                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   220.986962                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    35.013038                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.863230                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.136770                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       840034                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         840034                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       705239                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        705239                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1820                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1820                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1696                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1545273                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1545273                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1545273                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1545273                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        12897                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        12897                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           86                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12983                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12983                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12983                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12983                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2399258422                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2399258422                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      6749544                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      6749544                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2406007966                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2406007966                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2406007966                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2406007966                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       852931                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       852931                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       705325                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       705325                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1558256                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1558256                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1558256                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1558256                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015121                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015121                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000122                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008332                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008332                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008332                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008332                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 186032.288284                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 186032.288284                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 78483.069767                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 78483.069767                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 185319.877224                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 185319.877224                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 185319.877224                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 185319.877224                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu6.dcache.writebacks::total              985                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         8868                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         8868                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           71                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         8939                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         8939                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         8939                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         8939                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         4029                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4029                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         4044                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4044                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         4044                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4044                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    608523355                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    608523355                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       971971                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       971971                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    609495326                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    609495326                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    609495326                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    609495326                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004724                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004724                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002595                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002595                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002595                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002595                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 151035.828990                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 151035.828990                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64798.066667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64798.066667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 150715.955984                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 150715.955984                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 150715.955984                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 150715.955984                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               508.138525                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1001231249                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1940370.637597                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.138525                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.053107                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.814325                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1223153                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1223153                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1223153                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1223153                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1223153                       # number of overall hits
system.cpu7.icache.overall_hits::total        1223153                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     43727001                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     43727001                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     43727001                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     43727001                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     43727001                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     43727001                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1223205                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1223205                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1223205                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1223205                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1223205                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1223205                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 840903.865385                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 840903.865385                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 840903.865385                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 840903.865385                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 840903.865385                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 840903.865385                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     34829562                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     34829562                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     34829562                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     34829562                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     34829562                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     34829562                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 849501.512195                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 849501.512195                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 849501.512195                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 849501.512195                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 849501.512195                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 849501.512195                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4053                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               152644508                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4309                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35424.578324                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   220.992374                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    35.007626                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.863251                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.136749                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       840381                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         840381                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       706225                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        706225                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1811                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1811                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1698                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1546606                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1546606                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1546606                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1546606                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12928                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12928                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           86                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        13014                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         13014                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        13014                       # number of overall misses
system.cpu7.dcache.overall_misses::total        13014                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2350279940                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2350279940                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7147057                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7147057                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2357426997                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2357426997                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2357426997                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2357426997                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       853309                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       853309                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       706311                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       706311                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1559620                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1559620                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1559620                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1559620                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015150                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015150                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008344                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008344                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008344                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008344                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 181797.643874                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 181797.643874                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83105.313953                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83105.313953                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 181145.458506                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 181145.458506                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 181145.458506                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 181145.458506                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu7.dcache.writebacks::total              985                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8890                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8890                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8961                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8961                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8961                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8961                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4038                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4038                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4053                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4053                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4053                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4053                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    592929331                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    592929331                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       971958                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       971958                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    593901289                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    593901289                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    593901289                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    593901289                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002599                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002599                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002599                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002599                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146837.377662                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146837.377662                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64797.200000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64797.200000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 146533.750062                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 146533.750062                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 146533.750062                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 146533.750062                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
