xrun(64): 22.09-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s003: Started on Aug 07, 2025 at 12:04:18 IST
xrun
	-uvm
	+access+rwc
	+UVM_TESTNAME=dvs_1_ramp_up_imd_test
	-f uvm_compile.f
		+incdir+../env
		+incdir+../sequences
		+incdir+../tb
		+incdir+../test
		+incdir+../rtl
		../rtl/ldo1.vams
		../rtl/ldo1_intf.sv
		../env/ldo1_seq_item.sv
		../sequences/ldo1_base_seq.sv
		../env/ldo1_drv.sv
		../env/ldo1_mon.sv
		../tb/ldo1_scb.sv
		../env/ldo1_agnt.sv
		../tb/ldo1_env.sv
		../test/ldo1_base_test.sv
		../tb/top.sv
	-timescale 1ns/1ps
	-64bit
	-gui
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /cad/Cadence/Cadence_Latest/installs/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> source /cad/Cadence/Cadence_Latest/installs/XCELIUM2209/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create top_tb -depth all -unpacked 16k -all -database waves
Created probe 1
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.09-s003)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test dvs_1_ramp_up_imd_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------
Name                       Type                    Size  Value
--------------------------------------------------------------
uvm_test_top               dvs_1_ramp_up_imd_test  -     @2727
  env                      ldo1_env                -     @2786
    agnt                   ldo1_agnt               -     @2817
      drv                  ldo1_drv                -     @3568
        rsp_port           uvm_analysis_port       -     @3667
        seq_item_port      uvm_seq_item_pull_port  -     @3618
      mon                  ldo1_mon                -     @3647
        mon_ap             uvm_analysis_port       -     @3746
      sqr                  uvm_sequencer           -     @2930
        rsp_export         uvm_analysis_export     -     @2989
        seq_item_export    uvm_seq_item_pull_imp   -     @3537
        arbitration_queue  array                   0     -    
        lock_queue         array                   0     -    
        num_last_reqs      integral                32    'd1  
        num_last_rsps      integral                32    'd1  
    scb                    ldo1_scb                -     @2847
      scb_ap               uvm_analysis_imp        -     @2896
--------------------------------------------------------------

UVM_INFO ../env/ldo1_mon.sv(90) @ 5000: uvm_test_top.env.agnt.mon [LDO1_MON] Sampled VSEL = 0, PAD=2.550, EN=1.800, DISCHG=0.000, RESET=0.000, VDD=3.650, DVS=0.000
UVM_INFO ../env/ldo1_mon.sv(133) @ 5000: uvm_test_top.env.agnt.mon [LDO1_MON] Sampled VSEL = 0, PAD=2.550, EN=1.800
UVM_INFO ../tb/ldo1_scb.sv(82) @ 5000: uvm_test_top.env.scb [LDO1_SCB] TEST PASSED VSEL=0 | PAD=2.550 | Expected=2.550 | PWROK =1.800
UVM_INFO ../env/ldo1_mon.sv(90) @ 100005000: uvm_test_top.env.agnt.mon [LDO1_MON] Sampled VSEL = 11, PAD=2.700, EN=1.800, DISCHG=0.000, RESET=0.000, VDD=3.650, DVS=3.000
UVM_INFO ../env/ldo1_mon.sv(133) @ 100005000: uvm_test_top.env.agnt.mon [LDO1_MON] Sampled VSEL = 11, PAD=2.700, EN=1.800
UVM_INFO ../tb/ldo1_scb.sv(76) @ 100005000: uvm_test_top.env.scb [LDO1_SCB] TEST PASSED after ramp VSEL=11 | PAD=2.700 | Expected=2.700 | PWROK =1.800
UVM_INFO ../env/ldo1_mon.sv(90) @ 2100005000: uvm_test_top.env.agnt.mon [LDO1_MON] Sampled VSEL = 101, PAD=2.750, EN=1.800, DISCHG=0.000, RESET=0.000, VDD=3.650, DVS=3.000
UVM_INFO ../env/ldo1_mon.sv(133) @ 2100005000: uvm_test_top.env.agnt.mon [LDO1_MON] Sampled VSEL = 101, PAD=2.750, EN=1.800
UVM_INFO ../tb/ldo1_scb.sv(76) @ 2100005000: uvm_test_top.env.scb [LDO1_SCB] TEST PASSED after ramp VSEL=101 | PAD=2.750 | Expected=2.800 | PWROK =1.800
UVM_INFO ../env/ldo1_mon.sv(90) @ 4100005000: uvm_test_top.env.agnt.mon [LDO1_MON] Sampled VSEL = 1111, PAD=2.850, EN=1.800, DISCHG=0.000, RESET=0.000, VDD=3.650, DVS=3.000
UVM_INFO ../env/ldo1_mon.sv(133) @ 5000105000: uvm_test_top.env.agnt.mon [LDO1_MON] Sampled VSEL = 1111, PAD=3.300, EN=1.800
UVM_INFO ../tb/ldo1_scb.sv(76) @ 5000105000: uvm_test_top.env.scb [LDO1_SCB] TEST PASSED after ramp VSEL=1111 | PAD=3.300 | Expected=3.300 | PWROK =1.800
UVM_INFO /cad/Cadence/Cadence_Latest/installs/XCELIUM2209/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 6100000000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   15
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[LDO1_MON]     8
[LDO1_SCB]     4
[RNTST]     1
[TEST_DONE]     1
[UVMTOP]     1
Simulation complete via $finish(1) at time 6100 US + 49
/cad/Cadence/Cadence_Latest/installs/XCELIUM2209/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> 
