`timescale 1ms/1ms

module Controller_tb();


    reg clk;
    reg[3:0] num;           
    reg pressed;
    wire[31:0] sup;
    wire reset;
    wire[31:0] number;
    wire carry;
    wire[15:0] bcd;
    wire bi;
    wire enable;
    reg done;


    Controller mycontroller(
        .clk(clk),.num(num),.pressed(pressed),.sup(sup),.reset(reset),
        .number(number),.carry(carry),.bcd(bcd),
        .bi(bi),.enable(enable),.done(done)
    );
	 

    always begin
        #1 clk=~clk;
    end

    initial begin
		clk=0;
        #10 num=10;pressed=1;   //init
        #10 pressed=0;
        #10 num=1;pressed=1;
        #10 pressed=0;
        #10 num=3;pressed=1;    //24
        #10 pressed=0;
        #10 num=11;pressed=1;   //clear
        #10 pressed=0;
        #10 num=4;pressed=1;    //5
        #10 pressed=0;
        #10 num=12;pressed=1;   //charge
        #10 pressed=0;
        #11000 done=1;
        #11000
    end

	initial begin
	#25000 $finish;
	end
	
endmodule