// alt_usxgmii_phy_alt_mge_phy_181_ofhxqti.v

// This file was auto-generated from alt_mge_phy_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 18.1 222

`timescale 1 ps / 1 ps
module alt_usxgmii_phy_alt_mge_phy_181_ofhxqti (
		input  wire        csr_clk,              //            csr_clk.clk
		input  wire        xgmii_rx_coreclkin,   // xgmii_rx_coreclkin.clk
		input  wire        xgmii_tx_coreclkin,   // xgmii_tx_coreclkin.clk
		input  wire        reset,                //              reset.reset
		input  wire        rx_digitalreset,      //    rx_digitalreset.rx_digitalreset
		input  wire        tx_digitalreset,      //    tx_digitalreset.tx_digitalreset
		output wire [31:0] csr_readdata,         //      avalon_mm_csr.readdata
		input  wire [31:0] csr_writedata,        //                   .writedata
		input  wire [10:0] csr_address,          //                   .address
		output wire        csr_waitrequest,      //                   .waitrequest
		input  wire        csr_read,             //                   .read
		input  wire        csr_write,            //                   .write
		input  wire        xgmii_tx_valid,       //     xgmii_tx_valid.export
		input  wire [3:0]  xgmii_tx_control,     //   xgmii_tx_control.export
		input  wire [31:0] xgmii_tx_data,        //      xgmii_tx_data.export
		output wire        xgmii_rx_valid,       //     xgmii_rx_valid.export
		output wire [3:0]  xgmii_rx_control,     //   xgmii_rx_control.export
		output wire [31:0] xgmii_rx_data,        //      xgmii_rx_data.export
		output wire        led_an,               //             led_an.export
		output wire        rx_block_lock,        //      rx_block_lock.rx_enh_blk_lock
		output wire [2:0]  operating_speed,      //    operating_speed.export
		input  wire [0:0]  tx_serial_clk,        //      tx_serial_clk.clk
		input  wire        rx_cdr_refclk_1,      //    rx_cdr_refclk_1.clk
		output wire        rx_pma_clkout,        //      rx_pma_clkout.clk
		input  wire [0:0]  tx_analogreset,       //     tx_analogreset.tx_analogreset
		input  wire [0:0]  rx_analogreset,       //     rx_analogreset.rx_analogreset
		output wire [0:0]  tx_cal_busy,          //        tx_cal_busy.tx_cal_busy
		output wire [0:0]  rx_cal_busy,          //        rx_cal_busy.rx_cal_busy
		output wire [0:0]  tx_serial_data,       //     tx_serial_data.tx_serial_data
		input  wire [0:0]  rx_serial_data,       //     rx_serial_data.rx_serial_data
		output wire [0:0]  rx_is_lockedtodata,   // rx_is_lockedtodata.rx_is_lockedtodata
		input  wire [0:0]  reconfig_clk,         //       reconfig_clk.clk
		input  wire [0:0]  reconfig_reset,       //     reconfig_reset.reset
		input  wire [0:0]  reconfig_write,       //      reconfig_avmm.write
		input  wire [0:0]  reconfig_read,        //                   .read
		input  wire [9:0]  reconfig_address,     //                   .address
		input  wire [31:0] reconfig_writedata,   //                   .writedata
		output wire [31:0] reconfig_readdata,    //                   .readdata
		output wire [0:0]  reconfig_waitrequest  //                   .waitrequest
	);

	wire          xcvr_term_tx_serial_clk_out0_a10_clk;                          // xcvr_term:tx_serial_clk_out0_a10 -> alt_mge_xcvr_native:tx_serial_clk0
	wire          xcvr_term_rx_cdr_refclk_out1_a10_clk;                          // xcvr_term:rx_cdr_refclk_out1_a10 -> alt_mge_xcvr_native:rx_cdr_refclk0
	wire          xcvr_term_tx_clkout_out_pcs_clk;                               // xcvr_term:tx_clkout_out_pcs -> mge_pcs:tx_pma_clk
	wire          xcvr_term_rx_clkout_out_pcs_clk;                               // xcvr_term:rx_clkout_out_pcs -> mge_pcs:rx_pma_clk
	wire    [0:0] alt_mge_xcvr_native_tx_clkout_clk;                             // alt_mge_xcvr_native:tx_clkout -> xcvr_term:tx_clkout_in
	wire          xcvr_term_tx_coreclkin_out_xcvr_clk;                           // xcvr_term:tx_coreclkin_out_xcvr -> alt_mge_xcvr_native:tx_coreclkin
	wire          xcvr_term_rx_coreclkin_out_xcvr_clk;                           // xcvr_term:rx_coreclkin_out_xcvr -> alt_mge_xcvr_native:rx_coreclkin
	wire    [0:0] alt_mge_xcvr_native_rx_clkout_clk;                             // alt_mge_xcvr_native:rx_clkout -> xcvr_term:rx_clkout_in
	wire    [0:0] alt_mge_xcvr_native_rx_pma_clkout_clk;                         // alt_mge_xcvr_native:rx_pma_clkout -> xcvr_term:rx_pma_clkout_in
	wire          mge_pcs_rx_seriallpbken_rx_seriallpbken;                       // mge_pcs:rx_seriallpbken -> xcvr_term:rx_seriallpbken_in
	wire          xcvr_term_rx_seriallpbken_out_rx_seriallpbken;                 // xcvr_term:rx_seriallpbken_out -> alt_mge_xcvr_native:rx_seriallpbken
	wire    [1:0] xcvr_term_xcvr_mode_out_export;                                // xcvr_term:xcvr_mode_out -> mge_pcs:xcvr_mode
	wire          mge_pcs_tx_xgmii_valid_out_export;                             // mge_pcs:tx_xgmii_valid_out -> xcvr_term:tx_baser_data_valid
	wire    [7:0] mge_pcs_tx_xgmii_control_out_export;                           // mge_pcs:tx_xgmii_control_out -> xcvr_term:tx_baser_control
	wire   [63:0] mge_pcs_tx_xgmii_data_out_export;                              // mge_pcs:tx_xgmii_data_out -> xcvr_term:tx_baser_parallel_data
	wire          xcvr_term_rx_baser_data_valid_export;                          // xcvr_term:rx_baser_data_valid -> mge_pcs:rx_xgmii_valid_in
	wire    [7:0] xcvr_term_rx_baser_control_export;                             // xcvr_term:rx_baser_control -> mge_pcs:rx_xgmii_control_in
	wire   [63:0] xcvr_term_rx_baser_parallel_data_export;                       // xcvr_term:rx_baser_parallel_data -> mge_pcs:rx_xgmii_data_in
	wire    [0:0] alt_mge_xcvr_native_rx_enh_blk_lock_rx_enh_blk_lock;           // alt_mge_xcvr_native:rx_enh_blk_lock -> xcvr_term:rx_enh_blk_lock_in
	wire          xcvr_term_rx_enh_blk_lock_out_rx_enh_blk_lock;                 // xcvr_term:rx_enh_blk_lock_out -> mge_pcs:rx_block_lock_in
	wire  [127:0] xcvr_term_tx_parallel_data_a10_tx_parallel_data;               // xcvr_term:tx_parallel_data_a10 -> alt_mge_xcvr_native:tx_parallel_data
	wire  [127:0] alt_mge_xcvr_native_rx_parallel_data_rx_parallel_data;         // alt_mge_xcvr_native:rx_parallel_data -> xcvr_term:rx_parallel_data_a10
	wire   [17:0] xcvr_term_tx_control_a10_tx_control;                           // xcvr_term:tx_control_a10 -> alt_mge_xcvr_native:tx_control
	wire   [19:0] alt_mge_xcvr_native_rx_control_rx_control;                     // alt_mge_xcvr_native:rx_control -> xcvr_term:rx_control_a10
	wire    [0:0] alt_mge_xcvr_native_rx_enh_data_valid_rx_enh_data_valid;       // alt_mge_xcvr_native:rx_enh_data_valid -> xcvr_term:rx_enh_data_valid_in
	wire          xcvr_term_tx_enh_data_valid_out_tx_enh_data_valid;             // xcvr_term:tx_enh_data_valid_out -> alt_mge_xcvr_native:tx_enh_data_valid
	wire    [0:0] alt_mge_xcvr_native_rx_enh_highber_rx_enh_highber;             // alt_mge_xcvr_native:rx_enh_highber -> xcvr_term:rx_enh_highber_in
	wire          xcvr_term_rx_enh_highber_clr_cnt_out_rx_enh_highber_clr_cnt;   // xcvr_term:rx_enh_highber_clr_cnt_out -> alt_mge_xcvr_native:rx_enh_highber_clr_cnt
	wire          xcvr_term_rx_enh_clr_errblk_count_out_rx_enh_clr_errblk_count; // xcvr_term:rx_enh_clr_errblk_count_out -> alt_mge_xcvr_native:rx_enh_clr_errblk_count
	wire          mge_pcs_tx_digitalreset_to_xcvr_tx_digitalreset;               // mge_pcs:tx_digitalreset_to_xcvr -> xcvr_term:tx_digitalreset_to_xcvr_in
	wire          mge_pcs_rx_digitalreset_to_xcvr_rx_digitalreset;               // mge_pcs:rx_digitalreset_to_xcvr -> xcvr_term:rx_digitalreset_to_xcvr_in
	wire          xcvr_term_tx_digitalreset_to_xcvr_out_tx_digitalreset;         // xcvr_term:tx_digitalreset_to_xcvr_out -> alt_mge_xcvr_native:tx_digitalreset
	wire          xcvr_term_rx_digitalreset_to_xcvr_out_rx_digitalreset;         // xcvr_term:rx_digitalreset_to_xcvr_out -> alt_mge_xcvr_native:rx_digitalreset

	alt_mge_phy_pcs #(
		.DEVICE_FAMILY   ("Cyclone 10 GX"),
		.DEV_VERSION     (4609),
		.PHY_IDENTIFIER  (305419896),
		.ENABLE_IEEE1588 (0),
		.ENABLE_SGMII    (0),
		.PMA_MODE        (32),
		.IS_2P5G         (0),
		.IS_1G_2P5G      (0),
		.IS_1G_10G       (0),
		.IS_MGBASE_T     (0),
		.IS_10G_USXGMII  (1)
	) mge_pcs (
		.csr_clk                   (csr_clk),                                         //   input,   width = 1,                 csr_clk.clk
		.rx_xgmii_clk              (xgmii_rx_coreclkin),                              //   input,   width = 1,            rx_xgmii_clk.clk
		.tx_xgmii_clk              (xgmii_tx_coreclkin),                              //   input,   width = 1,            tx_xgmii_clk.clk
		.rx_pma_clk                (xcvr_term_rx_clkout_out_pcs_clk),                 //   input,   width = 1,              rx_pma_clk.clk
		.tx_pma_clk                (xcvr_term_tx_clkout_out_pcs_clk),                 //   input,   width = 1,              tx_pma_clk.clk
		.reset                     (reset),                                           //   input,   width = 1,                   reset.reset
		.rx_digitalreset           (rx_digitalreset),                                 //   input,   width = 1,         rx_digitalreset.rx_digitalreset
		.tx_digitalreset           (tx_digitalreset),                                 //   input,   width = 1,         tx_digitalreset.tx_digitalreset
		.rx_digitalreset_to_xcvr   (mge_pcs_rx_digitalreset_to_xcvr_rx_digitalreset), //  output,   width = 1, rx_digitalreset_to_xcvr.rx_digitalreset
		.tx_digitalreset_to_xcvr   (mge_pcs_tx_digitalreset_to_xcvr_tx_digitalreset), //  output,   width = 1, tx_digitalreset_to_xcvr.tx_digitalreset
		.csr_readdata              (csr_readdata),                                    //  output,  width = 32,           avalon_mm_csr.readdata
		.csr_writedata             (csr_writedata),                                   //   input,  width = 32,                        .writedata
		.csr_address               (csr_address),                                     //   input,  width = 11,                        .address
		.csr_waitrequest           (csr_waitrequest),                                 //  output,   width = 1,                        .waitrequest
		.csr_read                  (csr_read),                                        //   input,   width = 1,                        .read
		.csr_write                 (csr_write),                                       //   input,   width = 1,                        .write
		.tx_xgmii_valid_in         (xgmii_tx_valid),                                  //   input,   width = 1,       tx_xgmii_valid_in.export
		.tx_xgmii_control_in       (xgmii_tx_control),                                //   input,   width = 4,     tx_xgmii_control_in.export
		.tx_xgmii_data_in          (xgmii_tx_data),                                   //   input,  width = 32,        tx_xgmii_data_in.export
		.tx_xgmii_valid_out        (mge_pcs_tx_xgmii_valid_out_export),               //  output,   width = 1,      tx_xgmii_valid_out.export
		.tx_xgmii_control_out      (mge_pcs_tx_xgmii_control_out_export),             //  output,   width = 8,    tx_xgmii_control_out.export
		.tx_xgmii_data_out         (mge_pcs_tx_xgmii_data_out_export),                //  output,  width = 64,       tx_xgmii_data_out.export
		.rx_xgmii_valid_in         (xcvr_term_rx_baser_data_valid_export),            //   input,   width = 1,       rx_xgmii_valid_in.export
		.rx_xgmii_control_in       (xcvr_term_rx_baser_control_export),               //   input,   width = 8,     rx_xgmii_control_in.export
		.rx_xgmii_data_in          (xcvr_term_rx_baser_parallel_data_export),         //   input,  width = 64,        rx_xgmii_data_in.export
		.rx_xgmii_valid_out        (xgmii_rx_valid),                                  //  output,   width = 1,      rx_xgmii_valid_out.export
		.rx_xgmii_control_out      (xgmii_rx_control),                                //  output,   width = 4,    rx_xgmii_control_out.export
		.rx_xgmii_data_out         (xgmii_rx_data),                                   //  output,  width = 32,       rx_xgmii_data_out.export
		.led_an                    (led_an),                                          //  output,   width = 1,                  led_an.export
		.rx_block_lock_in          (xcvr_term_rx_enh_blk_lock_out_rx_enh_blk_lock),   //   input,   width = 1,        rx_block_lock_in.rx_enh_blk_lock
		.rx_block_lock_out         (rx_block_lock),                                   //  output,   width = 1,       rx_block_lock_out.rx_enh_blk_lock
		.xcvr_mode                 (xcvr_term_xcvr_mode_out_export),                  //   input,   width = 2,               xcvr_mode.export
		.operating_speed           (operating_speed),                                 //  output,   width = 3,         operating_speed.export
		.rx_seriallpbken           (mge_pcs_rx_seriallpbken_rx_seriallpbken),         //  output,   width = 1,         rx_seriallpbken.rx_seriallpbken
		.tx_gmii16b_en             (2'b00),                                           // (terminated),                                      
		.tx_gmii16b_d              (16'b0000000000000000),                            // (terminated),                                      
		.tx_gmii16b_err            (2'b00),                                           // (terminated),                                      
		.rx_basex_datak            (2'b00),                                           // (terminated),                                      
		.rx_basex_parallel_data    (16'b0000000000000000),                            // (terminated),                                      
		.rx_syncstatus             (2'b00),                                           // (terminated),                                      
		.rx_runningdisp            (2'b00),                                           // (terminated),                                      
		.rx_disperr                (2'b00),                                           // (terminated),                                      
		.rx_errdetect              (2'b00),                                           // (terminated),                                      
		.rx_patterndetect          (2'b00),                                           // (terminated),                                      
		.rx_std_bitslipboundarysel (5'b00000),                                        // (terminated),                                      
		.rx_gmii16b_dv             (),                                                // (terminated),                                      
		.rx_gmii16b_d              (),                                                // (terminated),                                      
		.rx_gmii16b_err            (),                                                // (terminated),                                      
		.tx_basex_datak            (),                                                // (terminated),                                      
		.tx_basex_parallel_data    (),                                                // (terminated),                                      
		.led_link                  (),                                                // (terminated),                                      
		.led_char_err              (),                                                // (terminated),                                      
		.led_disp_err              (),                                                // (terminated),                                      
		.rx_clkena                 (),                                                // (terminated),                                      
		.tx_clkena                 (),                                                // (terminated),                                      
		.led_panel_link            (),                                                // (terminated),                                      
		.rx_umii_fault_status      (),                                                // (terminated),                                      
		.latency_measure_clk       (1'b0),                                            // (terminated),                                      
		.tx_gmii16b_latency        (),                                                // (terminated),                                      
		.rx_gmii16b_latency        (),                                                // (terminated),                                      
		.latency_sclk              (1'b0),                                            // (terminated),                                      
		.tx_fifo_latency_pulse     (1'b0),                                            // (terminated),                                      
		.tx_pcs_fifo_latency_pulse (1'b0),                                            // (terminated),                                      
		.rx_fifo_latency_pulse     (1'b0),                                            // (terminated),                                      
		.rx_pcs_fifo_latency_pulse (1'b0),                                            // (terminated),                                      
		.rx_xgmii_latency          (),                                                // (terminated),                                      
		.tx_xgmii_latency          ()                                                 // (terminated),                                      
	);

	alt_mge16_phy_xcvr_term #(
		.DEVICE_FAMILY      ("Cyclone 10 GX"),
		.BASER_REG_MODE     (1),
		.ENABLE_IEEE1588    (0),
		.IS_2P5G            (0),
		.IS_1G_2P5G         (0),
		.IS_1G_10G          (0),
		.IS_MGBASE_T        (0),
		.IS_10G_USXGMII     (1),
		.ENABLE_RX_PIPELINE (3)
	) xcvr_term (
		.tx_digitalreset_to_xcvr_in   (mge_pcs_tx_digitalreset_to_xcvr_tx_digitalreset),                                      //   input,    width = 1,  tx_digitalreset_to_xcvr_in.tx_digitalreset
		.tx_digitalreset_to_xcvr_out  (xcvr_term_tx_digitalreset_to_xcvr_out_tx_digitalreset),                                //  output,    width = 1, tx_digitalreset_to_xcvr_out.tx_digitalreset
		.rx_digitalreset_to_xcvr_in   (mge_pcs_rx_digitalreset_to_xcvr_rx_digitalreset),                                      //   input,    width = 1,  rx_digitalreset_to_xcvr_in.rx_digitalreset
		.rx_digitalreset_to_xcvr_out  (xcvr_term_rx_digitalreset_to_xcvr_out_rx_digitalreset),                                //  output,    width = 1, rx_digitalreset_to_xcvr_out.rx_digitalreset
		.tx_serial_clk_in             (tx_serial_clk),                                                                        //   input,    width = 1,            tx_serial_clk_in.clk
		.tx_serial_clk_out0_a10       (xcvr_term_tx_serial_clk_out0_a10_clk),                                                 //  output,    width = 1,      tx_serial_clk_out0_a10.clk
		.rx_cdr_refclk_in_1           (rx_cdr_refclk_1),                                                                      //   input,    width = 1,          rx_cdr_refclk_in_1.clk
		.rx_cdr_refclk_out1_a10       (xcvr_term_rx_cdr_refclk_out1_a10_clk),                                                 //  output,    width = 1,      rx_cdr_refclk_out1_a10.clk
		.tx_clkout_out_pcs            (xcvr_term_tx_clkout_out_pcs_clk),                                                      //  output,    width = 1,           tx_clkout_out_pcs.clk
		.tx_clkout_in                 (alt_mge_xcvr_native_tx_clkout_clk),                                                    //   input,    width = 1,                tx_clkout_in.clk
		.tx_coreclkin_out_xcvr        (xcvr_term_tx_coreclkin_out_xcvr_clk),                                                  //  output,    width = 1,       tx_coreclkin_out_xcvr.clk
		.rx_clkout_out_pcs            (xcvr_term_rx_clkout_out_pcs_clk),                                                      //  output,    width = 1,           rx_clkout_out_pcs.clk
		.rx_clkout_in                 (alt_mge_xcvr_native_rx_clkout_clk),                                                    //   input,    width = 1,                rx_clkout_in.clk
		.rx_coreclkin_out_xcvr        (xcvr_term_rx_coreclkin_out_xcvr_clk),                                                  //  output,    width = 1,       rx_coreclkin_out_xcvr.clk
		.rx_pma_clkout_in             (alt_mge_xcvr_native_rx_pma_clkout_clk),                                                //   input,    width = 1,            rx_pma_clkout_in.clk
		.rx_pma_clkout_out            (rx_pma_clkout),                                                                        //  output,    width = 1,           rx_pma_clkout_out.clk
		.rx_seriallpbken_in           (mge_pcs_rx_seriallpbken_rx_seriallpbken),                                              //   input,    width = 1,          rx_seriallpbken_in.rx_seriallpbken
		.rx_seriallpbken_out          (xcvr_term_rx_seriallpbken_out_rx_seriallpbken),                                        //  output,    width = 1,         rx_seriallpbken_out.rx_seriallpbken
		.xcvr_mode_out                (xcvr_term_xcvr_mode_out_export),                                                       //  output,    width = 2,               xcvr_mode_out.export
		.tx_baser_control             (mge_pcs_tx_xgmii_control_out_export),                                                  //   input,    width = 8,            tx_baser_control.export
		.tx_baser_parallel_data       (mge_pcs_tx_xgmii_data_out_export),                                                     //   input,   width = 64,      tx_baser_parallel_data.export
		.tx_baser_data_valid          (mge_pcs_tx_xgmii_valid_out_export),                                                    //   input,    width = 1,         tx_baser_data_valid.export
		.rx_baser_control             (xcvr_term_rx_baser_control_export),                                                    //  output,    width = 8,            rx_baser_control.export
		.rx_baser_parallel_data       (xcvr_term_rx_baser_parallel_data_export),                                              //  output,   width = 64,      rx_baser_parallel_data.export
		.rx_baser_data_valid          (xcvr_term_rx_baser_data_valid_export),                                                 //  output,    width = 1,         rx_baser_data_valid.export
		.rx_enh_blk_lock_in           (alt_mge_xcvr_native_rx_enh_blk_lock_rx_enh_blk_lock),                                  //   input,    width = 1,          rx_enh_blk_lock_in.rx_enh_blk_lock
		.rx_enh_blk_lock_out          (xcvr_term_rx_enh_blk_lock_out_rx_enh_blk_lock),                                        //  output,    width = 1,         rx_enh_blk_lock_out.rx_enh_blk_lock
		.tx_control_a10               (xcvr_term_tx_control_a10_tx_control),                                                  //  output,   width = 18,              tx_control_a10.tx_control
		.tx_parallel_data_a10         (xcvr_term_tx_parallel_data_a10_tx_parallel_data),                                      //  output,  width = 128,        tx_parallel_data_a10.tx_parallel_data
		.rx_control_a10               (alt_mge_xcvr_native_rx_control_rx_control),                                            //   input,   width = 20,              rx_control_a10.rx_control
		.rx_parallel_data_a10         (alt_mge_xcvr_native_rx_parallel_data_rx_parallel_data),                                //   input,  width = 128,        rx_parallel_data_a10.rx_parallel_data
		.tx_enh_data_valid_out        (xcvr_term_tx_enh_data_valid_out_tx_enh_data_valid),                                    //  output,    width = 1,       tx_enh_data_valid_out.tx_enh_data_valid
		.rx_enh_data_valid_in         (alt_mge_xcvr_native_rx_enh_data_valid_rx_enh_data_valid),                              //   input,    width = 1,        rx_enh_data_valid_in.rx_enh_data_valid
		.rx_enh_highber_in            (alt_mge_xcvr_native_rx_enh_highber_rx_enh_highber),                                    //   input,    width = 1,           rx_enh_highber_in.rx_enh_highber
		.rx_enh_highber_clr_cnt_out   (xcvr_term_rx_enh_highber_clr_cnt_out_rx_enh_highber_clr_cnt),                          //  output,    width = 1,  rx_enh_highber_clr_cnt_out.rx_enh_highber_clr_cnt
		.rx_enh_clr_errblk_count_out  (xcvr_term_rx_enh_clr_errblk_count_out_rx_enh_clr_errblk_count),                        //  output,    width = 1, rx_enh_clr_errblk_count_out.rx_enh_clr_errblk_count
		.xcvr_mode_in                 (2'b11),                                                                                // (terminated),                                           
		.tx_serial_clk_out_28nm       (),                                                                                     // (terminated),                                           
		.tx_serial_clk_out1_a10       (),                                                                                     // (terminated),                                           
		.tx_serial_clk_out2_a10       (),                                                                                     // (terminated),                                           
		.rx_cdr_refclk_in_0           (1'b0),                                                                                 // (terminated),                                           
		.rx_cdr_refclk_out_28nm       (),                                                                                     // (terminated),                                           
		.rx_cdr_refclk_out0_a10       (),                                                                                     // (terminated),                                           
		.latency_sclk                 (1'b0),                                                                                 // (terminated),                                           
		.latency_sclk_to_xcvr         (),                                                                                     // (terminated),                                           
		.latency_sclk_to_pcs          (),                                                                                     // (terminated),                                           
		.tx_clkout_out_mac            (),                                                                                     // (terminated),                                           
		.tx_xgmii_coreclkin           (1'b0),                                                                                 // (terminated),                                           
		.rx_clkout_out_mac            (),                                                                                     // (terminated),                                           
		.rx_xgmii_coreclkin           (1'b0),                                                                                 // (terminated),                                           
		.tx_basex_datak               (2'b00),                                                                                // (terminated),                                           
		.tx_basex_parallel_data       (16'b0000000000000000),                                                                 // (terminated),                                           
		.rx_basex_datak               (),                                                                                     // (terminated),                                           
		.rx_basex_parallel_data       (),                                                                                     // (terminated),                                           
		.rx_syncstatus_a10            (),                                                                                     // (terminated),                                           
		.rx_runningdisp_a10           (),                                                                                     // (terminated),                                           
		.rx_disperr_a10               (),                                                                                     // (terminated),                                           
		.rx_errdetect_a10             (),                                                                                     // (terminated),                                           
		.rx_patterndetect_a10         (),                                                                                     // (terminated),                                           
		.rx_baser_control_fec         (),                                                                                     // (terminated),                                           
		.unused_tx_parallel_data_28nm (),                                                                                     // (terminated),                                           
		.unused_rx_parallel_data_28nm (36'b000000000000000000000000000000000000),                                             // (terminated),                                           
		.tx_parallel_data_s10         (),                                                                                     // (terminated),                                           
		.rx_parallel_data_s10         (80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000)  // (terminated),                                           
	);

	alt_usxgmii_phy_altera_xcvr_native_a10_181_abaevuq #(
		.device_revision                                                        ("20nm1"),
		.duplex_mode                                                            ("duplex"),
		.channels                                                               (1),
		.enable_calibration                                                     (1),
		.enable_analog_resets                                                   (1),
		.enable_reset_sequence                                                  (1),
		.bonded_mode                                                            ("not_bonded"),
		.pcs_bonding_master                                                     (0),
		.plls                                                                   (1),
		.number_physical_bonding_clocks                                         (1),
		.cdr_refclk_cnt                                                         (1),
		.enable_hip                                                             (0),
		.hip_cal_en                                                             ("disable"),
		.rcfg_enable                                                            (1),
		.rcfg_shared                                                            (0),
		.rcfg_jtag_enable                                                       (0),
		.rcfg_separate_avmm_busy                                                (0),
		.adme_prot_mode                                                         ("teng_1588_mode"),
		.adme_pma_mode                                                          ("basic"),
		.adme_tx_power_mode                                                     ("mid_power"),
		.adme_data_rate                                                         ("10312500000"),
		.enable_pcie_dfe_ip                                                     (0),
		.sim_reduced_counters                                                   (0),
		.disable_continuous_dfe                                                 (0),
		.dbg_embedded_debug_enable                                              (0),
		.dbg_capability_reg_enable                                              (0),
		.dbg_user_identifier                                                    (0),
		.dbg_stat_soft_logic_enable                                             (0),
		.dbg_ctrl_soft_logic_enable                                             (0),
		.dbg_prbs_soft_logic_enable                                             (0),
		.dbg_odi_soft_logic_enable                                              (0),
		.rcfg_emb_strm_enable                                                   (0),
		.rcfg_profile_cnt                                                       (1),
		.hssi_gen3_rx_pcs_block_sync                                            ("bypass_block_sync"),
		.hssi_gen3_rx_pcs_block_sync_sm                                         ("disable_blk_sync_sm"),
		.hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn                                 ("disable"),
		.hssi_gen3_rx_pcs_lpbk_force                                            ("lpbk_frce_dis"),
		.hssi_gen3_rx_pcs_mode                                                  ("disable_pcs"),
		.hssi_gen3_rx_pcs_rate_match_fifo                                       ("bypass_rm_fifo"),
		.hssi_gen3_rx_pcs_rate_match_fifo_latency                               ("low_latency"),
		.hssi_gen3_rx_pcs_reverse_lpbk                                          ("rev_lpbk_dis"),
		.hssi_gen3_rx_pcs_rx_b4gb_par_lpbk                                      ("b4gb_par_lpbk_dis"),
		.hssi_gen3_rx_pcs_rx_force_balign                                       ("dis_force_balign"),
		.hssi_gen3_rx_pcs_rx_ins_del_one_skip                                   ("ins_del_one_skip_dis"),
		.hssi_gen3_rx_pcs_rx_num_fixed_pat                                      (0),
		.hssi_gen3_rx_pcs_rx_test_out_sel                                       ("rx_test_out0"),
		.hssi_gen3_rx_pcs_sup_mode                                              ("user_mode"),
		.hssi_gen3_tx_pcs_mode                                                  ("disable_pcs"),
		.hssi_gen3_tx_pcs_reverse_lpbk                                          ("rev_lpbk_dis"),
		.hssi_gen3_tx_pcs_sup_mode                                              ("user_mode"),
		.hssi_gen3_tx_pcs_tx_bitslip                                            (0),
		.hssi_gen3_tx_pcs_tx_gbox_byp                                           ("bypass_gbox"),
		.hssi_krfec_rx_pcs_blksync_cor_en                                       ("detect"),
		.hssi_krfec_rx_pcs_bypass_gb                                            ("bypass_dis"),
		.hssi_krfec_rx_pcs_clr_ctrl                                             ("both_enabled"),
		.hssi_krfec_rx_pcs_ctrl_bit_reverse                                     ("ctrl_bit_reverse_en"),
		.hssi_krfec_rx_pcs_data_bit_reverse                                     ("data_bit_reverse_dis"),
		.hssi_krfec_rx_pcs_dv_start                                             ("with_blklock"),
		.hssi_krfec_rx_pcs_err_mark_type                                        ("err_mark_10g"),
		.hssi_krfec_rx_pcs_error_marking_en                                     ("err_mark_dis"),
		.hssi_krfec_rx_pcs_low_latency_en                                       ("disable"),
		.hssi_krfec_rx_pcs_lpbk_mode                                            ("lpbk_dis"),
		.hssi_krfec_rx_pcs_parity_invalid_enum                                  (8),
		.hssi_krfec_rx_pcs_parity_valid_num                                     (4),
		.hssi_krfec_rx_pcs_pipeln_blksync                                       ("enable"),
		.hssi_krfec_rx_pcs_pipeln_descrm                                        ("disable"),
		.hssi_krfec_rx_pcs_pipeln_errcorrect                                    ("disable"),
		.hssi_krfec_rx_pcs_pipeln_errtrap_ind                                   ("enable"),
		.hssi_krfec_rx_pcs_pipeln_errtrap_lfsr                                  ("disable"),
		.hssi_krfec_rx_pcs_pipeln_errtrap_loc                                   ("disable"),
		.hssi_krfec_rx_pcs_pipeln_errtrap_pat                                   ("disable"),
		.hssi_krfec_rx_pcs_pipeln_gearbox                                       ("enable"),
		.hssi_krfec_rx_pcs_pipeln_syndrm                                        ("enable"),
		.hssi_krfec_rx_pcs_pipeln_trans_dec                                     ("disable"),
		.hssi_krfec_rx_pcs_prot_mode                                            ("disable_mode"),
		.hssi_krfec_rx_pcs_receive_order                                        ("receive_lsb"),
		.hssi_krfec_rx_pcs_rx_testbus_sel                                       ("overall"),
		.hssi_krfec_rx_pcs_signal_ok_en                                         ("sig_ok_en"),
		.hssi_krfec_rx_pcs_sup_mode                                             ("user_mode"),
		.hssi_krfec_tx_pcs_burst_err                                            ("burst_err_dis"),
		.hssi_krfec_tx_pcs_burst_err_len                                        ("burst_err_len1"),
		.hssi_krfec_tx_pcs_ctrl_bit_reverse                                     ("ctrl_bit_reverse_en"),
		.hssi_krfec_tx_pcs_data_bit_reverse                                     ("data_bit_reverse_dis"),
		.hssi_krfec_tx_pcs_enc_frame_query                                      ("enc_query_dis"),
		.hssi_krfec_tx_pcs_low_latency_en                                       ("disable"),
		.hssi_krfec_tx_pcs_pipeln_encoder                                       ("enable"),
		.hssi_krfec_tx_pcs_pipeln_scrambler                                     ("enable"),
		.hssi_krfec_tx_pcs_prot_mode                                            ("disable_mode"),
		.hssi_krfec_tx_pcs_sup_mode                                             ("user_mode"),
		.hssi_krfec_tx_pcs_transcode_err                                        ("trans_err_dis"),
		.hssi_krfec_tx_pcs_transmit_order                                       ("transmit_lsb"),
		.hssi_krfec_tx_pcs_tx_testbus_sel                                       ("overall"),
		.hssi_10g_rx_pcs_align_del                                              ("align_del_dis"),
		.hssi_10g_rx_pcs_ber_bit_err_total_cnt                                  ("bit_err_total_cnt_10g"),
		.hssi_10g_rx_pcs_ber_clken                                              ("ber_clk_en"),
		.hssi_10g_rx_pcs_ber_xus_timer_window                                   (19530),
		.hssi_10g_rx_pcs_bitslip_mode                                           ("bitslip_dis"),
		.hssi_10g_rx_pcs_blksync_bitslip_type                                   ("bitslip_comb"),
		.hssi_10g_rx_pcs_blksync_bitslip_wait_cnt                               (1),
		.hssi_10g_rx_pcs_blksync_bitslip_wait_type                              ("bitslip_cnt"),
		.hssi_10g_rx_pcs_blksync_bypass                                         ("blksync_bypass_dis"),
		.hssi_10g_rx_pcs_blksync_clken                                          ("blksync_clk_en"),
		.hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt                            ("enum_invalid_sh_cnt_10g"),
		.hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock                           ("knum_sh_cnt_postlock_10g"),
		.hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock                            ("knum_sh_cnt_prelock_10g"),
		.hssi_10g_rx_pcs_blksync_pipeln                                         ("blksync_pipeln_dis"),
		.hssi_10g_rx_pcs_clr_errblk_cnt_en                                      ("enable"),
		.hssi_10g_rx_pcs_control_del                                            ("control_del_none"),
		.hssi_10g_rx_pcs_crcchk_bypass                                          ("crcchk_bypass_en"),
		.hssi_10g_rx_pcs_crcchk_clken                                           ("crcchk_clk_dis"),
		.hssi_10g_rx_pcs_crcchk_inv                                             ("crcchk_inv_en"),
		.hssi_10g_rx_pcs_crcchk_pipeln                                          ("crcchk_pipeln_en"),
		.hssi_10g_rx_pcs_crcflag_pipeln                                         ("crcflag_pipeln_en"),
		.hssi_10g_rx_pcs_ctrl_bit_reverse                                       ("ctrl_bit_reverse_en"),
		.hssi_10g_rx_pcs_data_bit_reverse                                       ("data_bit_reverse_dis"),
		.hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass                                 ("dec_64b66b_rxsm_bypass_dis"),
		.hssi_10g_rx_pcs_dec64b66b_clken                                        ("dec64b66b_clk_en"),
		.hssi_10g_rx_pcs_descrm_bypass                                          ("descrm_bypass_dis"),
		.hssi_10g_rx_pcs_descrm_clken                                           ("descrm_clk_en"),
		.hssi_10g_rx_pcs_descrm_mode                                            ("async"),
		.hssi_10g_rx_pcs_descrm_pipeln                                          ("enable"),
		.hssi_10g_rx_pcs_dft_clk_out_sel                                        ("rx_master_clk"),
		.hssi_10g_rx_pcs_dis_signal_ok                                          ("dis_signal_ok_en"),
		.hssi_10g_rx_pcs_dispchk_bypass                                         ("dispchk_bypass_en"),
		.hssi_10g_rx_pcs_empty_flag_type                                        ("empty_rd_side"),
		.hssi_10g_rx_pcs_fast_path                                              ("fast_path_dis"),
		.hssi_10g_rx_pcs_fec_clken                                              ("fec_clk_dis"),
		.hssi_10g_rx_pcs_fec_enable                                             ("fec_dis"),
		.hssi_10g_rx_pcs_fifo_double_read                                       ("fifo_double_read_dis"),
		.hssi_10g_rx_pcs_fifo_stop_rd                                           ("n_rd_empty"),
		.hssi_10g_rx_pcs_fifo_stop_wr                                           ("n_wr_full"),
		.hssi_10g_rx_pcs_force_align                                            ("force_align_dis"),
		.hssi_10g_rx_pcs_frmsync_bypass                                         ("frmsync_bypass_en"),
		.hssi_10g_rx_pcs_frmsync_clken                                          ("frmsync_clk_dis"),
		.hssi_10g_rx_pcs_frmsync_enum_scrm                                      ("enum_scrm_default"),
		.hssi_10g_rx_pcs_frmsync_enum_sync                                      ("enum_sync_default"),
		.hssi_10g_rx_pcs_frmsync_flag_type                                      ("location_only"),
		.hssi_10g_rx_pcs_frmsync_knum_sync                                      ("knum_sync_default"),
		.hssi_10g_rx_pcs_frmsync_mfrm_length                                    (2048),
		.hssi_10g_rx_pcs_frmsync_pipeln                                         ("frmsync_pipeln_en"),
		.hssi_10g_rx_pcs_full_flag_type                                         ("full_wr_side"),
		.hssi_10g_rx_pcs_gb_rx_idwidth                                          ("width_32"),
		.hssi_10g_rx_pcs_gb_rx_odwidth                                          ("width_66"),
		.hssi_10g_rx_pcs_gbexp_clken                                            ("gbexp_clk_en"),
		.hssi_10g_rx_pcs_low_latency_en                                         ("disable"),
		.hssi_10g_rx_pcs_lpbk_mode                                              ("lpbk_dis"),
		.hssi_10g_rx_pcs_master_clk_sel                                         ("master_rx_pma_clk"),
		.hssi_10g_rx_pcs_pempty_flag_type                                       ("pempty_rd_side"),
		.hssi_10g_rx_pcs_pfull_flag_type                                        ("pfull_wr_side"),
		.hssi_10g_rx_pcs_phcomp_rd_del                                          ("phcomp_rd_del2"),
		.hssi_10g_rx_pcs_pld_if_type                                            ("reg"),
		.hssi_10g_rx_pcs_prot_mode                                              ("teng_1588_mode"),
		.hssi_10g_rx_pcs_rand_clken                                             ("rand_clk_en"),
		.hssi_10g_rx_pcs_rd_clk_sel                                             ("rd_rx_pma_clk"),
		.hssi_10g_rx_pcs_rdfifo_clken                                           ("rdfifo_clk_en"),
		.hssi_10g_rx_pcs_rx_fifo_write_ctrl                                     ("blklock_stops"),
		.hssi_10g_rx_pcs_rx_scrm_width                                          ("bit64"),
		.hssi_10g_rx_pcs_rx_sh_location                                         ("lsb"),
		.hssi_10g_rx_pcs_rx_signal_ok_sel                                       ("synchronized_ver"),
		.hssi_10g_rx_pcs_rx_sm_bypass                                           ("rx_sm_bypass_dis"),
		.hssi_10g_rx_pcs_rx_sm_hiber                                            ("rx_sm_hiber_en"),
		.hssi_10g_rx_pcs_rx_sm_pipeln                                           ("rx_sm_pipeln_en"),
		.hssi_10g_rx_pcs_rx_testbus_sel                                         ("rx_fifo_testbus1"),
		.hssi_10g_rx_pcs_rx_true_b2b                                            ("b2b"),
		.hssi_10g_rx_pcs_rxfifo_empty                                           ("empty_default"),
		.hssi_10g_rx_pcs_rxfifo_full                                            ("full_default"),
		.hssi_10g_rx_pcs_rxfifo_mode                                            ("register_mode"),
		.hssi_10g_rx_pcs_rxfifo_pempty                                          (2),
		.hssi_10g_rx_pcs_rxfifo_pfull                                           (23),
		.hssi_10g_rx_pcs_stretch_num_stages                                     ("two_stage"),
		.hssi_10g_rx_pcs_sup_mode                                               ("user_mode"),
		.hssi_10g_rx_pcs_test_mode                                              ("test_off"),
		.hssi_10g_rx_pcs_wrfifo_clken                                           ("wrfifo_clk_en"),
		.hssi_10g_rx_pcs_advanced_user_mode                                     ("disable"),
		.hssi_10g_tx_pcs_bitslip_en                                             ("bitslip_dis"),
		.hssi_10g_tx_pcs_bonding_dft_en                                         ("dft_dis"),
		.hssi_10g_tx_pcs_bonding_dft_val                                        ("dft_0"),
		.hssi_10g_tx_pcs_crcgen_bypass                                          ("crcgen_bypass_en"),
		.hssi_10g_tx_pcs_crcgen_clken                                           ("crcgen_clk_dis"),
		.hssi_10g_tx_pcs_crcgen_err                                             ("crcgen_err_dis"),
		.hssi_10g_tx_pcs_crcgen_inv                                             ("crcgen_inv_en"),
		.hssi_10g_tx_pcs_ctrl_bit_reverse                                       ("ctrl_bit_reverse_en"),
		.hssi_10g_tx_pcs_data_bit_reverse                                       ("data_bit_reverse_dis"),
		.hssi_10g_tx_pcs_dft_clk_out_sel                                        ("tx_master_clk"),
		.hssi_10g_tx_pcs_dispgen_bypass                                         ("dispgen_bypass_en"),
		.hssi_10g_tx_pcs_dispgen_clken                                          ("dispgen_clk_dis"),
		.hssi_10g_tx_pcs_dispgen_err                                            ("dispgen_err_dis"),
		.hssi_10g_tx_pcs_dispgen_pipeln                                         ("dispgen_pipeln_dis"),
		.hssi_10g_tx_pcs_empty_flag_type                                        ("empty_rd_side"),
		.hssi_10g_tx_pcs_enc_64b66b_txsm_bypass                                 ("enc_64b66b_txsm_bypass_dis"),
		.hssi_10g_tx_pcs_enc64b66b_txsm_clken                                   ("enc64b66b_txsm_clk_en"),
		.hssi_10g_tx_pcs_fastpath                                               ("fastpath_dis"),
		.hssi_10g_tx_pcs_fec_clken                                              ("fec_clk_dis"),
		.hssi_10g_tx_pcs_fec_enable                                             ("fec_dis"),
		.hssi_10g_tx_pcs_fifo_double_write                                      ("fifo_double_write_dis"),
		.hssi_10g_tx_pcs_fifo_reg_fast                                          ("fifo_reg_fast_en"),
		.hssi_10g_tx_pcs_fifo_stop_rd                                           ("n_rd_empty"),
		.hssi_10g_tx_pcs_fifo_stop_wr                                           ("n_wr_full"),
		.hssi_10g_tx_pcs_frmgen_burst                                           ("frmgen_burst_dis"),
		.hssi_10g_tx_pcs_frmgen_bypass                                          ("frmgen_bypass_en"),
		.hssi_10g_tx_pcs_frmgen_clken                                           ("frmgen_clk_dis"),
		.hssi_10g_tx_pcs_frmgen_mfrm_length                                     (2048),
		.hssi_10g_tx_pcs_frmgen_pipeln                                          ("frmgen_pipeln_en"),
		.hssi_10g_tx_pcs_frmgen_pyld_ins                                        ("frmgen_pyld_ins_dis"),
		.hssi_10g_tx_pcs_frmgen_wordslip                                        ("frmgen_wordslip_dis"),
		.hssi_10g_tx_pcs_full_flag_type                                         ("full_wr_side"),
		.hssi_10g_tx_pcs_gb_pipeln_bypass                                       ("disable"),
		.hssi_10g_tx_pcs_gb_tx_idwidth                                          ("width_66"),
		.hssi_10g_tx_pcs_gb_tx_odwidth                                          ("width_32"),
		.hssi_10g_tx_pcs_gbred_clken                                            ("gbred_clk_en"),
		.hssi_10g_tx_pcs_low_latency_en                                         ("disable"),
		.hssi_10g_tx_pcs_master_clk_sel                                         ("master_tx_pma_clk"),
		.hssi_10g_tx_pcs_pempty_flag_type                                       ("pempty_rd_side"),
		.hssi_10g_tx_pcs_pfull_flag_type                                        ("pfull_wr_side"),
		.hssi_10g_tx_pcs_phcomp_rd_del                                          ("phcomp_rd_del2"),
		.hssi_10g_tx_pcs_pld_if_type                                            ("fastreg"),
		.hssi_10g_tx_pcs_prot_mode                                              ("teng_1588_mode"),
		.hssi_10g_tx_pcs_pseudo_random                                          ("all_0"),
		.hssi_10g_tx_pcs_pseudo_seed_a                                          ("288230376151711743"),
		.hssi_10g_tx_pcs_pseudo_seed_b                                          ("288230376151711743"),
		.hssi_10g_tx_pcs_random_disp                                            ("disable"),
		.hssi_10g_tx_pcs_rdfifo_clken                                           ("rdfifo_clk_en"),
		.hssi_10g_tx_pcs_scrm_bypass                                            ("scrm_bypass_dis"),
		.hssi_10g_tx_pcs_scrm_clken                                             ("scrm_clk_en"),
		.hssi_10g_tx_pcs_scrm_mode                                              ("async"),
		.hssi_10g_tx_pcs_scrm_pipeln                                            ("enable"),
		.hssi_10g_tx_pcs_sh_err                                                 ("sh_err_dis"),
		.hssi_10g_tx_pcs_sop_mark                                               ("sop_mark_dis"),
		.hssi_10g_tx_pcs_stretch_num_stages                                     ("two_stage"),
		.hssi_10g_tx_pcs_sup_mode                                               ("user_mode"),
		.hssi_10g_tx_pcs_test_mode                                              ("test_off"),
		.hssi_10g_tx_pcs_tx_scrm_err                                            ("scrm_err_dis"),
		.hssi_10g_tx_pcs_tx_scrm_width                                          ("bit64"),
		.hssi_10g_tx_pcs_tx_sh_location                                         ("lsb"),
		.hssi_10g_tx_pcs_tx_sm_bypass                                           ("tx_sm_bypass_dis"),
		.hssi_10g_tx_pcs_tx_sm_pipeln                                           ("tx_sm_pipeln_en"),
		.hssi_10g_tx_pcs_tx_testbus_sel                                         ("tx_fifo_testbus1"),
		.hssi_10g_tx_pcs_txfifo_empty                                           ("empty_default"),
		.hssi_10g_tx_pcs_txfifo_full                                            ("full_default"),
		.hssi_10g_tx_pcs_txfifo_mode                                            ("register_mode"),
		.hssi_10g_tx_pcs_txfifo_pempty                                          (2),
		.hssi_10g_tx_pcs_txfifo_pfull                                           (11),
		.hssi_10g_tx_pcs_wr_clk_sel                                             ("wr_tx_pma_clk"),
		.hssi_10g_tx_pcs_wrfifo_clken                                           ("wrfifo_clk_en"),
		.hssi_10g_tx_pcs_advanced_user_mode                                     ("disable"),
		.hssi_8g_rx_pcs_auto_error_replacement                                  ("dis_err_replace"),
		.hssi_8g_rx_pcs_bit_reversal                                            ("dis_bit_reversal"),
		.hssi_8g_rx_pcs_bonding_dft_en                                          ("dft_dis"),
		.hssi_8g_rx_pcs_bonding_dft_val                                         ("dft_0"),
		.hssi_8g_rx_pcs_bypass_pipeline_reg                                     ("dis_bypass_pipeline"),
		.hssi_8g_rx_pcs_byte_deserializer                                       ("dis_bds"),
		.hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask                                   ("dis_rxvalid_mask"),
		.hssi_8g_rx_pcs_clkcmp_pattern_n                                        (0),
		.hssi_8g_rx_pcs_clkcmp_pattern_p                                        (0),
		.hssi_8g_rx_pcs_clock_gate_bds_dec_asn                                  ("en_bds_dec_asn_clk_gating"),
		.hssi_8g_rx_pcs_clock_gate_cdr_eidle                                    ("en_cdr_eidle_clk_gating"),
		.hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk                                  ("en_dw_pc_wrclk_gating"),
		.hssi_8g_rx_pcs_clock_gate_dw_rm_rd                                     ("en_dw_rm_rdclk_gating"),
		.hssi_8g_rx_pcs_clock_gate_dw_rm_wr                                     ("en_dw_rm_wrclk_gating"),
		.hssi_8g_rx_pcs_clock_gate_dw_wa                                        ("en_dw_wa_clk_gating"),
		.hssi_8g_rx_pcs_clock_gate_pc_rdclk                                     ("en_pc_rdclk_gating"),
		.hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk                                  ("en_sw_pc_wrclk_gating"),
		.hssi_8g_rx_pcs_clock_gate_sw_rm_rd                                     ("en_sw_rm_rdclk_gating"),
		.hssi_8g_rx_pcs_clock_gate_sw_rm_wr                                     ("en_sw_rm_wrclk_gating"),
		.hssi_8g_rx_pcs_clock_gate_sw_wa                                        ("en_sw_wa_clk_gating"),
		.hssi_8g_rx_pcs_clock_observation_in_pld_core                           ("internal_sw_wa_clk"),
		.hssi_8g_rx_pcs_eidle_entry_eios                                        ("dis_eidle_eios"),
		.hssi_8g_rx_pcs_eidle_entry_iei                                         ("dis_eidle_iei"),
		.hssi_8g_rx_pcs_eidle_entry_sd                                          ("dis_eidle_sd"),
		.hssi_8g_rx_pcs_eightb_tenb_decoder                                     ("en_8b10b_ibm"),
		.hssi_8g_rx_pcs_err_flags_sel                                           ("err_flags_wa"),
		.hssi_8g_rx_pcs_fixed_pat_det                                           ("dis_fixed_patdet"),
		.hssi_8g_rx_pcs_fixed_pat_num                                           (0),
		.hssi_8g_rx_pcs_force_signal_detect                                     ("en_force_signal_detect"),
		.hssi_8g_rx_pcs_gen3_clk_en                                             ("disable_clk"),
		.hssi_8g_rx_pcs_gen3_rx_clk_sel                                         ("rcvd_clk"),
		.hssi_8g_rx_pcs_gen3_tx_clk_sel                                         ("tx_pma_clk"),
		.hssi_8g_rx_pcs_hip_mode                                                ("dis_hip"),
		.hssi_8g_rx_pcs_ibm_invalid_code                                        ("dis_ibm_invalid_code"),
		.hssi_8g_rx_pcs_invalid_code_flag_only                                  ("dis_invalid_code_only"),
		.hssi_8g_rx_pcs_pad_or_edb_error_replace                                ("replace_edb"),
		.hssi_8g_rx_pcs_pcs_bypass                                              ("dis_pcs_bypass"),
		.hssi_8g_rx_pcs_phase_comp_rdptr                                        ("disable_rdptr"),
		.hssi_8g_rx_pcs_phase_compensation_fifo                                 ("low_latency"),
		.hssi_8g_rx_pcs_pipe_if_enable                                          ("dis_pipe_rx"),
		.hssi_8g_rx_pcs_pma_dw                                                  ("ten_bit"),
		.hssi_8g_rx_pcs_polinv_8b10b_dec                                        ("dis_polinv_8b10b_dec"),
		.hssi_8g_rx_pcs_prot_mode                                               ("disabled_prot_mode"),
		.hssi_8g_rx_pcs_rate_match                                              ("dis_rm"),
		.hssi_8g_rx_pcs_rate_match_del_thres                                    ("dis_rm_del_thres"),
		.hssi_8g_rx_pcs_rate_match_empty_thres                                  ("dis_rm_empty_thres"),
		.hssi_8g_rx_pcs_rate_match_full_thres                                   ("dis_rm_full_thres"),
		.hssi_8g_rx_pcs_rate_match_ins_thres                                    ("dis_rm_ins_thres"),
		.hssi_8g_rx_pcs_rate_match_start_thres                                  ("dis_rm_start_thres"),
		.hssi_8g_rx_pcs_rx_clk_free_running                                     ("en_rx_clk_free_run"),
		.hssi_8g_rx_pcs_rx_clk2                                                 ("rcvd_clk_clk2"),
		.hssi_8g_rx_pcs_rx_pcs_urst                                             ("en_rx_pcs_urst"),
		.hssi_8g_rx_pcs_rx_rcvd_clk                                             ("rcvd_clk_rcvd_clk"),
		.hssi_8g_rx_pcs_rx_rd_clk                                               ("pld_rx_clk"),
		.hssi_8g_rx_pcs_rx_refclk                                               ("dis_refclk_sel"),
		.hssi_8g_rx_pcs_rx_wr_clk                                               ("rx_clk2_div_1_2_4"),
		.hssi_8g_rx_pcs_sup_mode                                                ("user_mode"),
		.hssi_8g_rx_pcs_symbol_swap                                             ("dis_symbol_swap"),
		.hssi_8g_rx_pcs_sync_sm_idle_eios                                       ("dis_syncsm_idle"),
		.hssi_8g_rx_pcs_test_bus_sel                                            ("tx_testbus"),
		.hssi_8g_rx_pcs_tx_rx_parallel_loopback                                 ("dis_plpbk"),
		.hssi_8g_rx_pcs_wa_boundary_lock_ctrl                                   ("sync_sm"),
		.hssi_8g_rx_pcs_wa_clk_slip_spacing                                     (16),
		.hssi_8g_rx_pcs_wa_det_latency_sync_status_beh                          ("dont_care_assert_sync"),
		.hssi_8g_rx_pcs_wa_disp_err_flag                                        ("en_disp_err_flag"),
		.hssi_8g_rx_pcs_wa_kchar                                                ("dis_kchar"),
		.hssi_8g_rx_pcs_wa_pd                                                   ("wa_pd_10"),
		.hssi_8g_rx_pcs_wa_pd_data                                              ("0"),
		.hssi_8g_rx_pcs_wa_pd_polarity                                          ("dont_care_both_pol"),
		.hssi_8g_rx_pcs_wa_pld_controlled                                       ("dis_pld_ctrl"),
		.hssi_8g_rx_pcs_wa_renumber_data                                        (3),
		.hssi_8g_rx_pcs_wa_rgnumber_data                                        (3),
		.hssi_8g_rx_pcs_wa_rknumber_data                                        (3),
		.hssi_8g_rx_pcs_wa_rosnumber_data                                       (1),
		.hssi_8g_rx_pcs_wa_rvnumber_data                                        (0),
		.hssi_8g_rx_pcs_wa_sync_sm_ctrl                                         ("gige_sync_sm"),
		.hssi_8g_rx_pcs_wait_cnt                                                (0),
		.hssi_8g_tx_pcs_bit_reversal                                            ("dis_bit_reversal"),
		.hssi_8g_tx_pcs_bonding_dft_en                                          ("dft_dis"),
		.hssi_8g_tx_pcs_bonding_dft_val                                         ("dft_0"),
		.hssi_8g_tx_pcs_bypass_pipeline_reg                                     ("dis_bypass_pipeline"),
		.hssi_8g_tx_pcs_byte_serializer                                         ("dis_bs"),
		.hssi_8g_tx_pcs_clock_gate_bs_enc                                       ("en_bs_enc_clk_gating"),
		.hssi_8g_tx_pcs_clock_gate_dw_fifowr                                    ("en_dw_fifowr_clk_gating"),
		.hssi_8g_tx_pcs_clock_gate_fiford                                       ("en_fiford_clk_gating"),
		.hssi_8g_tx_pcs_clock_gate_sw_fifowr                                    ("en_sw_fifowr_clk_gating"),
		.hssi_8g_tx_pcs_clock_observation_in_pld_core                           ("internal_refclk_b"),
		.hssi_8g_tx_pcs_data_selection_8b10b_encoder_input                      ("normal_data_path"),
		.hssi_8g_tx_pcs_dynamic_clk_switch                                      ("dis_dyn_clk_switch"),
		.hssi_8g_tx_pcs_eightb_tenb_disp_ctrl                                   ("dis_disp_ctrl"),
		.hssi_8g_tx_pcs_eightb_tenb_encoder                                     ("en_8b10b_ibm"),
		.hssi_8g_tx_pcs_force_echar                                             ("dis_force_echar"),
		.hssi_8g_tx_pcs_force_kchar                                             ("dis_force_kchar"),
		.hssi_8g_tx_pcs_gen3_tx_clk_sel                                         ("dis_tx_clk"),
		.hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel                                    ("dis_tx_pipe_clk"),
		.hssi_8g_tx_pcs_hip_mode                                                ("dis_hip"),
		.hssi_8g_tx_pcs_pcs_bypass                                              ("dis_pcs_bypass"),
		.hssi_8g_tx_pcs_phase_comp_rdptr                                        ("disable_rdptr"),
		.hssi_8g_tx_pcs_phase_compensation_fifo                                 ("low_latency"),
		.hssi_8g_tx_pcs_phfifo_write_clk_sel                                    ("pld_tx_clk"),
		.hssi_8g_tx_pcs_pma_dw                                                  ("ten_bit"),
		.hssi_8g_tx_pcs_prot_mode                                               ("disabled_prot_mode"),
		.hssi_8g_tx_pcs_refclk_b_clk_sel                                        ("tx_pma_clock"),
		.hssi_8g_tx_pcs_revloop_back_rm                                         ("dis_rev_loopback_rx_rm"),
		.hssi_8g_tx_pcs_sup_mode                                                ("user_mode"),
		.hssi_8g_tx_pcs_symbol_swap                                             ("dis_symbol_swap"),
		.hssi_8g_tx_pcs_tx_bitslip                                              ("dis_tx_bitslip"),
		.hssi_8g_tx_pcs_tx_compliance_controlled_disparity                      ("dis_txcompliance"),
		.hssi_8g_tx_pcs_tx_fast_pld_reg                                         ("dis_tx_fast_pld_reg"),
		.hssi_8g_tx_pcs_txclk_freerun                                           ("en_freerun_tx"),
		.hssi_8g_tx_pcs_txpcs_urst                                              ("en_txpcs_urst"),
		.hssi_tx_pld_pcs_interface_hd_chnl_hip_en                               ("disable"),
		.hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en                         ("disable"),
		.hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx                         ("teng_1588_baser_tx"),
		.hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx                ("individual_tx"),
		.hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx                            ("pma_32b_tx"),
		.hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx                     ("fastreg_tx"),
		.hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx                 ("single_tx"),
		.hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx                    ("disable"),
		.hssi_tx_pld_pcs_interface_hd_chnl_func_mode                            ("enable"),
		.hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode               ("tx_rx_pair_enabled"),
		.hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en                              ("disable"),
		.hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en                   ("enable"),
		.hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz                        (322265625),
		.hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz                        (0),
		.hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz                  (0),
		.hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode               ("tx_rx_pair_enabled"),
		.hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx                         ("teng_mode_tx"),
		.hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx                 ("single_tx"),
		.hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode                ("tx_rx_pair_enabled"),
		.hssi_tx_pld_pcs_interface_hd_10g_lpbk_en                               ("disable"),
		.hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx                 ("disable"),
		.hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx                             ("pma_32b_tx"),
		.hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx                          ("fastreg_tx"),
		.hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx                          ("teng_1588_mode_tx"),
		.hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx                     ("disable"),
		.hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx                  ("single_tx"),
		.hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode                 ("tx_rx_pair_enabled"),
		.hssi_tx_pld_pcs_interface_hd_8g_lpbk_en                                ("disable"),
		.hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx                           ("disabled_prot_mode_tx"),
		.hssi_tx_pld_pcs_interface_hd_8g_hip_mode                               ("disable"),
		.hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx                              ("pma_10b_tx"),
		.hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx                           ("fifo_tx"),
		.hssi_tx_pld_pcs_interface_hd_g3_prot_mode                              ("disabled_prot_mode"),
		.hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode              ("tx_rx_pair_enabled"),
		.hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en                             ("disable"),
		.hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx                        ("disabled_prot_mode_tx"),
		.hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx                   ("disable"),
		.hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en                             ("disable"),
		.hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode              ("tx_rx_pair_enabled"),
		.hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode                            ("disable"),
		.hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx                        ("teng_krfec_mode_tx"),
		.hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx                           ("pma_32b_tx"),
		.hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx                        ("teng_fastreg_mode_tx"),
		.hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en                        ("disable"),
		.hssi_tx_pld_pcs_interface_pcs_tx_clk_source                            ("teng"),
		.hssi_tx_pld_pcs_interface_pcs_tx_data_source                           ("hip_disable"),
		.hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en                         ("delay1_clk_enable"),
		.hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel                        ("pcs_tx_clk"),
		.hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl                           ("delay1_path1"),
		.hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel                       ("two_ff_delay"),
		.hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en                         ("delay2_clk_enable"),
		.hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl                           ("delay2_path3"),
		.hssi_tx_pld_pcs_interface_pcs_tx_output_sel                            ("teng_output"),
		.hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel                           ("teng_clk_out"),
		.hssi_rx_pld_pcs_interface_hd_chnl_hip_en                               ("disable"),
		.hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx                   ("disable"),
		.hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en                         ("disable"),
		.hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx                         ("teng_1588_baser_rx"),
		.hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx                ("individual_rx"),
		.hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx                            ("pma_32b_rx"),
		.hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx                     ("reg_rx"),
		.hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx                 ("single_rx"),
		.hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx                    ("disable"),
		.hssi_rx_pld_pcs_interface_hd_chnl_func_mode                            ("enable"),
		.hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode               ("tx_rx_pair_enabled"),
		.hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en                              ("disable"),
		.hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx                 ("disable"),
		.hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en                   ("enable"),
		.hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz                        (322265625),
		.hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz                        (0),
		.hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz                          (322265625),
		.hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz                        (322265625),
		.hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode               ("tx_rx_pair_enabled"),
		.hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx                         ("teng_mode_rx"),
		.hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx                 ("single_rx"),
		.hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode                ("tx_rx_pair_enabled"),
		.hssi_rx_pld_pcs_interface_hd_10g_lpbk_en                               ("disable"),
		.hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx                             ("pma_32b_rx"),
		.hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx                          ("reg_rx"),
		.hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx                          ("teng_1588_mode_rx"),
		.hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx                     ("disable"),
		.hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx                  ("single_rx"),
		.hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode                         ("rx"),
		.hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode                 ("tx_rx_pair_enabled"),
		.hssi_rx_pld_pcs_interface_hd_8g_lpbk_en                                ("disable"),
		.hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx                           ("disabled_prot_mode_rx"),
		.hssi_rx_pld_pcs_interface_hd_8g_hip_mode                               ("disable"),
		.hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx                              ("pma_10b_rx"),
		.hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx                           ("fifo_rx"),
		.hssi_rx_pld_pcs_interface_hd_g3_prot_mode                              ("disabled_prot_mode"),
		.hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode              ("tx_rx_pair_enabled"),
		.hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en                             ("disable"),
		.hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx                        ("disabled_prot_mode_rx"),
		.hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx                   ("disable"),
		.hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode                       ("tx"),
		.hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en                             ("disable"),
		.hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode              ("tx_rx_pair_enabled"),
		.hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode                            ("disable"),
		.hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx                        ("teng_krfec_mode_rx"),
		.hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx                           ("pma_32b_rx"),
		.hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx                        ("teng_reg_mode_rx"),
		.hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en                        ("disable"),
		.hssi_rx_pld_pcs_interface_pcs_rx_block_sel                             ("teng"),
		.hssi_rx_pld_pcs_interface_pcs_rx_clk_sel                               ("pcs_rx_clk"),
		.hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en                            ("hip_rx_disable"),
		.hssi_rx_pld_pcs_interface_pcs_rx_output_sel                            ("teng_output"),
		.hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel                           ("teng_clk_out"),
		.hssi_common_pld_pcs_interface_dft_clk_out_en                           ("dft_clk_out_disable"),
		.hssi_common_pld_pcs_interface_dft_clk_out_sel                          ("teng_rx_dft_clk"),
		.hssi_common_pld_pcs_interface_hrdrstctrl_en                            ("hrst_dis"),
		.hssi_common_pld_pcs_interface_pcs_testbus_block_sel                    ("pma_if"),
		.hssi_rx_pcs_pma_interface_block_sel                                    ("ten_g_pcs"),
		.hssi_rx_pcs_pma_interface_channel_operation_mode                       ("tx_rx_pair_enabled"),
		.hssi_rx_pcs_pma_interface_clkslip_sel                                  ("pld"),
		.hssi_rx_pcs_pma_interface_lpbk_en                                      ("disable"),
		.hssi_rx_pcs_pma_interface_master_clk_sel                               ("master_rx_pma_clk"),
		.hssi_rx_pcs_pma_interface_pldif_datawidth_mode                         ("pldif_data_10bit"),
		.hssi_rx_pcs_pma_interface_pma_dw_rx                                    ("pma_32b_rx"),
		.hssi_rx_pcs_pma_interface_pma_if_dft_en                                ("dft_dis"),
		.hssi_rx_pcs_pma_interface_pma_if_dft_val                               ("dft_0"),
		.hssi_rx_pcs_pma_interface_prbs_clken                                   ("prbs_clk_dis"),
		.hssi_rx_pcs_pma_interface_prbs_ver                                     ("prbs_off"),
		.hssi_rx_pcs_pma_interface_prbs9_dwidth                                 ("prbs9_64b"),
		.hssi_rx_pcs_pma_interface_prot_mode_rx                                 ("teng_krfec_mode_rx"),
		.hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion                    ("rx_dyn_polinv_dis"),
		.hssi_rx_pcs_pma_interface_rx_lpbk_en                                   ("lpbk_dis"),
		.hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok                      ("force_sig_ok"),
		.hssi_rx_pcs_pma_interface_rx_prbs_mask                                 ("prbsmask128"),
		.hssi_rx_pcs_pma_interface_rx_prbs_mode                                 ("teng_mode"),
		.hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel                    ("sel_sig_det"),
		.hssi_rx_pcs_pma_interface_rx_static_polarity_inversion                 ("rx_stat_polinv_dis"),
		.hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en                             ("uhsif_lpbk_dis"),
		.hssi_rx_pcs_pma_interface_sup_mode                                     ("user_mode"),
		.hssi_tx_pcs_pma_interface_bypass_pma_txelecidle                        ("true"),
		.hssi_tx_pcs_pma_interface_channel_operation_mode                       ("tx_rx_pair_enabled"),
		.hssi_tx_pcs_pma_interface_lpbk_en                                      ("disable"),
		.hssi_tx_pcs_pma_interface_master_clk_sel                               ("master_tx_pma_clk"),
		.hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx                        ("other_prot_mode"),
		.hssi_tx_pcs_pma_interface_pldif_datawidth_mode                         ("pldif_data_10bit"),
		.hssi_tx_pcs_pma_interface_pma_dw_tx                                    ("pma_32b_tx"),
		.hssi_tx_pcs_pma_interface_pma_if_dft_en                                ("dft_dis"),
		.hssi_tx_pcs_pma_interface_pmagate_en                                   ("pmagate_dis"),
		.hssi_tx_pcs_pma_interface_prbs_clken                                   ("prbs_clk_dis"),
		.hssi_tx_pcs_pma_interface_prbs_gen_pat                                 ("prbs_gen_dis"),
		.hssi_tx_pcs_pma_interface_prbs9_dwidth                                 ("prbs9_64b"),
		.hssi_tx_pcs_pma_interface_prot_mode_tx                                 ("teng_krfec_mode_tx"),
		.hssi_tx_pcs_pma_interface_sq_wave_num                                  ("sq_wave_default"),
		.hssi_tx_pcs_pma_interface_sqwgen_clken                                 ("sqwgen_clk_dis"),
		.hssi_tx_pcs_pma_interface_sup_mode                                     ("user_mode"),
		.hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion                    ("tx_dyn_polinv_dis"),
		.hssi_tx_pcs_pma_interface_tx_pma_data_sel                              ("ten_g_pcs"),
		.hssi_tx_pcs_pma_interface_tx_static_polarity_inversion                 ("tx_stat_polinv_dis"),
		.hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock              ("uhsif_filt_stepsz_b4lock_2"),
		.hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value       (0),
		.hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock            ("uhsif_filt_cntthr_b4lock_8"),
		.hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period                 ("uhsif_dcn_test_period_4"),
		.hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable                    ("uhsif_dcn_test_mode_disable"),
		.hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh                 ("uhsif_dzt_cnt_thr_2"),
		.hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable             ("uhsif_dzt_disable"),
		.hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window                 ("uhsif_dzt_obr_win_16"),
		.hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size                    ("uhsif_dzt_skipsz_4"),
		.hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel                   ("uhsif_index_cram"),
		.hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin                      ("uhsif_dcn_margin_2"),
		.hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value          (0),
		.hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control                  ("uhsif_dft_dz_det_val_0"),
		.hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control                    ("uhsif_dft_up_val_0"),
		.hssi_tx_pcs_pma_interface_uhsif_enable                                 ("uhsif_disable"),
		.hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock              ("uhsif_lkd_segsz_aflock_512"),
		.hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock             ("uhsif_lkd_segsz_b4lock_16"),
		.hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value   (0),
		.hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value  (0),
		.hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value  (0),
		.hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value (0),
		.hssi_common_pcs_pma_interface_asn_clk_enable                           ("false"),
		.hssi_common_pcs_pma_interface_asn_enable                               ("dis_asn"),
		.hssi_common_pcs_pma_interface_block_sel                                ("eight_g_pcs"),
		.hssi_common_pcs_pma_interface_bypass_early_eios                        ("true"),
		.hssi_common_pcs_pma_interface_bypass_pcie_switch                       ("true"),
		.hssi_common_pcs_pma_interface_bypass_pma_ltr                           ("true"),
		.hssi_common_pcs_pma_interface_bypass_pma_sw_done                       ("true"),
		.hssi_common_pcs_pma_interface_bypass_ppm_lock                          ("false"),
		.hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp                   ("true"),
		.hssi_common_pcs_pma_interface_bypass_txdetectrx                        ("true"),
		.hssi_common_pcs_pma_interface_cdr_control                              ("dis_cdr_ctrl"),
		.hssi_common_pcs_pma_interface_cid_enable                               ("dis_cid_mode"),
		.hssi_common_pcs_pma_interface_data_mask_count                          (0),
		.hssi_common_pcs_pma_interface_data_mask_count_multi                    (0),
		.hssi_common_pcs_pma_interface_dft_observation_clock_selection          ("dft_clk_obsrv_tx0"),
		.hssi_common_pcs_pma_interface_early_eios_counter                       (0),
		.hssi_common_pcs_pma_interface_force_freqdet                            ("force_freqdet_dis"),
		.hssi_common_pcs_pma_interface_free_run_clk_enable                      ("false"),
		.hssi_common_pcs_pma_interface_ignore_sigdet_g23                        ("false"),
		.hssi_common_pcs_pma_interface_pc_en_counter                            (0),
		.hssi_common_pcs_pma_interface_pc_rst_counter                           (0),
		.hssi_common_pcs_pma_interface_pcie_hip_mode                            ("hip_disable"),
		.hssi_common_pcs_pma_interface_ph_fifo_reg_mode                         ("phfifo_reg_mode_dis"),
		.hssi_common_pcs_pma_interface_phfifo_flush_wait                        (0),
		.hssi_common_pcs_pma_interface_pipe_if_g3pcs                            ("pipe_if_8gpcs"),
		.hssi_common_pcs_pma_interface_pma_done_counter                         (0),
		.hssi_common_pcs_pma_interface_pma_if_dft_en                            ("dft_dis"),
		.hssi_common_pcs_pma_interface_pma_if_dft_val                           ("dft_0"),
		.hssi_common_pcs_pma_interface_ppm_cnt_rst                              ("ppm_cnt_rst_dis"),
		.hssi_common_pcs_pma_interface_ppm_deassert_early                       ("deassert_early_dis"),
		.hssi_common_pcs_pma_interface_ppm_gen1_2_cnt                           ("cnt_32k"),
		.hssi_common_pcs_pma_interface_ppm_post_eidle_delay                     ("cnt_200_cycles"),
		.hssi_common_pcs_pma_interface_ppmsel                                   ("ppmsel_100"),
		.hssi_common_pcs_pma_interface_prot_mode                                ("other_protocols"),
		.hssi_common_pcs_pma_interface_rxvalid_mask                             ("rxvalid_mask_dis"),
		.hssi_common_pcs_pma_interface_sigdet_wait_counter                      (0),
		.hssi_common_pcs_pma_interface_sigdet_wait_counter_multi                (0),
		.hssi_common_pcs_pma_interface_sim_mode                                 ("disable"),
		.hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en                  ("false"),
		.hssi_common_pcs_pma_interface_sup_mode                                 ("user_mode"),
		.hssi_common_pcs_pma_interface_testout_sel                              ("asn_test"),
		.hssi_common_pcs_pma_interface_wait_clk_on_off_timer                    (0),
		.hssi_common_pcs_pma_interface_wait_pipe_synchronizing                  (0),
		.hssi_common_pcs_pma_interface_wait_send_syncp_fbkp                     (0),
		.hssi_common_pcs_pma_interface_ppm_det_buckets                          ("ppm_100_bucket"),
		.hssi_fifo_rx_pcs_double_read_mode                                      ("double_read_dis"),
		.hssi_fifo_rx_pcs_prot_mode                                             ("teng_mode"),
		.hssi_fifo_tx_pcs_double_write_mode                                     ("double_write_dis"),
		.hssi_fifo_tx_pcs_prot_mode                                             ("teng_mode"),
		.hssi_pipe_gen3_bypass_rx_detection_enable                              ("false"),
		.hssi_pipe_gen3_bypass_rx_preset                                        (0),
		.hssi_pipe_gen3_bypass_rx_preset_enable                                 ("false"),
		.hssi_pipe_gen3_bypass_tx_coefficent                                    (0),
		.hssi_pipe_gen3_bypass_tx_coefficent_enable                             ("false"),
		.hssi_pipe_gen3_elecidle_delay_g3                                       (0),
		.hssi_pipe_gen3_ind_error_reporting                                     ("dis_ind_error_reporting"),
		.hssi_pipe_gen3_mode                                                    ("disable_pcs"),
		.hssi_pipe_gen3_phy_status_delay_g12                                    (0),
		.hssi_pipe_gen3_phy_status_delay_g3                                     (0),
		.hssi_pipe_gen3_phystatus_rst_toggle_g12                                ("dis_phystatus_rst_toggle"),
		.hssi_pipe_gen3_phystatus_rst_toggle_g3                                 ("dis_phystatus_rst_toggle_g3"),
		.hssi_pipe_gen3_rate_match_pad_insertion                                ("dis_rm_fifo_pad_ins"),
		.hssi_pipe_gen3_sup_mode                                                ("user_mode"),
		.hssi_pipe_gen3_test_out_sel                                            ("disable_test_out"),
		.hssi_pipe_gen1_2_elec_idle_delay_val                                   (0),
		.hssi_pipe_gen1_2_error_replace_pad                                     ("replace_edb"),
		.hssi_pipe_gen1_2_hip_mode                                              ("dis_hip"),
		.hssi_pipe_gen1_2_ind_error_reporting                                   ("dis_ind_error_reporting"),
		.hssi_pipe_gen1_2_phystatus_delay_val                                   (0),
		.hssi_pipe_gen1_2_phystatus_rst_toggle                                  ("dis_phystatus_rst_toggle"),
		.hssi_pipe_gen1_2_pipe_byte_de_serializer_en                            ("dont_care_bds"),
		.hssi_pipe_gen1_2_prot_mode                                             ("disabled_prot_mode"),
		.hssi_pipe_gen1_2_rx_pipe_enable                                        ("dis_pipe_rx"),
		.hssi_pipe_gen1_2_rxdetect_bypass                                       ("dis_rxdetect_bypass"),
		.hssi_pipe_gen1_2_sup_mode                                              ("user_mode"),
		.hssi_pipe_gen1_2_tx_pipe_enable                                        ("dis_pipe_tx"),
		.hssi_pipe_gen1_2_txswing                                               ("dis_txswing"),
		.pma_adapt_adp_1s_ctle_bypass                                           ("radp_1s_ctle_bypass_1"),
		.pma_adapt_adp_4s_ctle_bypass                                           ("radp_4s_ctle_bypass_1"),
		.pma_adapt_adp_ctle_en                                                  ("radp_ctle_disable"),
		.pma_adapt_adp_dfe_fltap_bypass                                         ("radp_dfe_fltap_bypass_1"),
		.pma_adapt_adp_dfe_fltap_en                                             ("radp_dfe_fltap_disable"),
		.pma_adapt_adp_dfe_fxtap_bypass                                         ("radp_dfe_fxtap_bypass_1"),
		.pma_adapt_adp_dfe_fxtap_en                                             ("radp_dfe_fxtap_disable"),
		.pma_adapt_adp_dfe_fxtap_hold_en                                        ("radp_dfe_fxtap_not_held"),
		.pma_adapt_adp_dfe_mode                                                 ("radp_dfe_mode_4"),
		.pma_adapt_adp_vga_bypass                                               ("radp_vga_bypass_1"),
		.pma_adapt_adp_vga_en                                                   ("radp_vga_disable"),
		.pma_adapt_adp_vref_bypass                                              ("radp_vref_bypass_1"),
		.pma_adapt_adp_vref_en                                                  ("radp_vref_disable"),
		.pma_adapt_datarate                                                     ("10312500000 bps"),
		.pma_adapt_prot_mode                                                    ("basic_rx"),
		.pma_adapt_sup_mode                                                     ("user_mode"),
		.pma_adapt_adp_ctle_adapt_cycle_window                                  ("radp_ctle_adapt_cycle_window_7"),
		.pma_adapt_odi_dfe_spec_en                                              ("rodi_dfe_spec_en_0"),
		.pma_adapt_adapt_mode                                                   ("manual"),
		.pma_adapt_adp_onetime_dfe                                              ("radp_onetime_dfe_0"),
		.pma_adapt_adp_mode                                                     ("radp_mode_8"),
		.pma_cdr_refclk_powerdown_mode                                          ("powerup"),
		.pma_cdr_refclk_refclk_select                                           ("ref_iqclk0"),
		.pma_cgb_bitslip_enable                                                 ("disable_bitslip"),
		.pma_cgb_bonding_reset_enable                                           ("disallow_bonding_reset"),
		.pma_cgb_datarate                                                       ("10312500000 bps"),
		.pma_cgb_pcie_gen3_bitwidth                                             ("pciegen3_wide"),
		.pma_cgb_prot_mode                                                      ("basic_tx"),
		.pma_cgb_ser_mode                                                       ("thirty_two_bit"),
		.pma_cgb_sup_mode                                                       ("user_mode"),
		.pma_cgb_x1_div_m_sel                                                   ("divbypass"),
		.pma_cgb_input_select_x1                                                ("fpll_bot"),
		.pma_cgb_input_select_gen3                                              ("unused"),
		.pma_cgb_input_select_xn                                                ("unused"),
		.pma_cgb_tx_ucontrol_en                                                 ("disable"),
		.pma_rx_dfe_datarate                                                    ("10312500000 bps"),
		.pma_rx_dfe_dft_en                                                      ("dft_disable"),
		.pma_rx_dfe_pdb                                                         ("dfe_enable"),
		.pma_rx_dfe_pdb_fixedtap                                                ("fixtap_dfe_powerdown"),
		.pma_rx_dfe_pdb_floattap                                                ("floattap_dfe_powerdown"),
		.pma_rx_dfe_pdb_fxtap4t7                                                ("fxtap4t7_powerdown"),
		.pma_rx_dfe_sup_mode                                                    ("user_mode"),
		.pma_rx_dfe_prot_mode                                                   ("basic_rx"),
		.pma_rx_odi_datarate                                                    ("10312500000 bps"),
		.pma_rx_odi_sup_mode                                                    ("user_mode"),
		.pma_rx_odi_step_ctrl_sel                                               ("dprio_mode"),
		.pma_rx_odi_prot_mode                                                   ("basic_rx"),
		.pma_rx_buf_bypass_eqz_stages_234                                       ("bypass_off"),
		.pma_rx_buf_datarate                                                    ("10312500000 bps"),
		.pma_rx_buf_diag_lp_en                                                  ("dlp_off"),
		.pma_rx_buf_prot_mode                                                   ("basic_rx"),
		.pma_rx_buf_qpi_enable                                                  ("non_qpi_mode"),
		.pma_rx_buf_rx_refclk_divider                                           ("bypass_divider"),
		.pma_rx_buf_sup_mode                                                    ("user_mode"),
		.pma_rx_buf_loopback_modes                                              ("lpbk_disable"),
		.pma_rx_buf_refclk_en                                                   ("disable"),
		.pma_rx_buf_pm_tx_rx_pcie_gen                                           ("non_pcie"),
		.pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth                                  ("pcie_gen3_32b"),
		.pma_rx_buf_pm_tx_rx_cvp_mode                                           ("cvp_off"),
		.pma_rx_buf_xrx_path_uc_cal_enable                                      ("rx_cal_off"),
		.pma_rx_buf_xrx_path_sup_mode                                           ("user_mode"),
		.pma_rx_buf_xrx_path_prot_mode                                          ("basic_rx"),
		.pma_rx_buf_xrx_path_datarate                                           ("10312500000 bps"),
		.pma_rx_buf_xrx_path_datawidth                                          (32),
		.pma_rx_buf_xrx_path_pma_rx_divclk_hz                                   ("322265625"),
		.pma_rx_sd_prot_mode                                                    ("basic_rx"),
		.pma_rx_sd_sd_output_off                                                (1),
		.pma_rx_sd_sd_output_on                                                 (15),
		.pma_rx_sd_sd_pdb                                                       ("sd_off"),
		.pma_rx_sd_sup_mode                                                     ("user_mode"),
		.pma_tx_ser_ser_clk_divtx_user_sel                                      ("divtx_user_off"),
		.pma_tx_ser_sup_mode                                                    ("user_mode"),
		.pma_tx_ser_prot_mode                                                   ("basic_tx"),
		.pma_tx_buf_datarate                                                    ("10312500000 bps"),
		.pma_tx_buf_prot_mode                                                   ("basic_tx"),
		.pma_tx_buf_rx_det                                                      ("mode_0"),
		.pma_tx_buf_rx_det_output_sel                                           ("rx_det_pcie_out"),
		.pma_tx_buf_rx_det_pdb                                                  ("rx_det_off"),
		.pma_tx_buf_sup_mode                                                    ("user_mode"),
		.pma_tx_buf_user_fir_coeff_ctrl_sel                                     ("ram_ctl"),
		.pma_tx_buf_xtx_path_prot_mode                                          ("basic_tx"),
		.pma_tx_buf_xtx_path_datarate                                           ("10312500000 bps"),
		.pma_tx_buf_xtx_path_datawidth                                          (32),
		.pma_tx_buf_xtx_path_clock_divider_ratio                                (1),
		.pma_tx_buf_xtx_path_pma_tx_divclk_hz                                   ("322265625"),
		.pma_tx_buf_xtx_path_tx_pll_clk_hz                                      ("5156250000"),
		.pma_tx_buf_xtx_path_sup_mode                                           ("user_mode"),
		.cdr_pll_pma_width                                                      (32),
		.cdr_pll_cgb_div                                                        (1),
		.cdr_pll_is_cascaded_pll                                                ("false"),
		.cdr_pll_datarate                                                       ("10312500000 bps"),
		.cdr_pll_lpd_counter                                                    (1),
		.cdr_pll_lpfd_counter                                                   (1),
		.cdr_pll_n_counter_scratch                                              (2),
		.cdr_pll_output_clock_frequency                                         ("5156250000 Hz"),
		.cdr_pll_reference_clock_frequency                                      ("644531250 hz"),
		.cdr_pll_set_cdr_vco_speed                                              (3),
		.cdr_pll_set_cdr_vco_speed_fix                                          (60),
		.cdr_pll_vco_freq                                                       ("5156250000 Hz"),
		.cdr_pll_atb_select_control                                             ("atb_off"),
		.cdr_pll_auto_reset_on                                                  ("auto_reset_off"),
		.cdr_pll_bbpd_data_pattern_filter_select                                ("bbpd_data_pat_off"),
		.cdr_pll_bw_sel                                                         ("medium"),
		.cdr_pll_cdr_odi_select                                                 ("sel_cdr"),
		.cdr_pll_cdr_phaselock_mode                                             ("no_ignore_lock"),
		.cdr_pll_cdr_powerdown_mode                                             ("power_up"),
		.cdr_pll_chgpmp_current_pd                                              ("cp_current_pd_setting0"),
		.cdr_pll_chgpmp_current_pfd                                             ("cp_current_pfd_setting2"),
		.cdr_pll_chgpmp_replicate                                               ("false"),
		.cdr_pll_chgpmp_testmode                                                ("cp_test_disable"),
		.cdr_pll_clklow_mux_select                                              ("clklow_mux_cdr_fbclk"),
		.cdr_pll_diag_loopback_enable                                           ("false"),
		.cdr_pll_disable_up_dn                                                  ("true"),
		.cdr_pll_fref_clklow_div                                                (2),
		.cdr_pll_fref_mux_select                                                ("fref_mux_cdr_refclk"),
		.cdr_pll_gpon_lck2ref_control                                           ("gpon_lck2ref_off"),
		.cdr_pll_initial_settings                                               ("true"),
		.cdr_pll_lck2ref_delay_control                                          ("lck2ref_delay_2"),
		.cdr_pll_lf_resistor_pd                                                 ("lf_pd_setting2"),
		.cdr_pll_lf_resistor_pfd                                                ("lf_pfd_setting2"),
		.cdr_pll_lf_ripple_cap                                                  ("lf_no_ripple"),
		.cdr_pll_loop_filter_bias_select                                        ("lpflt_bias_7"),
		.cdr_pll_loopback_mode                                                  ("loopback_disabled"),
		.cdr_pll_ltd_ltr_micro_controller_select                                ("ltd_ltr_pcs"),
		.cdr_pll_m_counter                                                      (16),
		.cdr_pll_n_counter                                                      (2),
		.cdr_pll_pd_fastlock_mode                                               ("false"),
		.cdr_pll_pd_l_counter                                                   (1),
		.cdr_pll_pfd_l_counter                                                  (1),
		.cdr_pll_primary_use                                                    ("cdr"),
		.cdr_pll_prot_mode                                                      ("basic_rx"),
		.cdr_pll_reverse_serial_loopback                                        ("no_loopback"),
		.cdr_pll_set_cdr_v2i_enable                                             ("true"),
		.cdr_pll_set_cdr_vco_reset                                              ("false"),
		.cdr_pll_set_cdr_vco_speed_pciegen3                                     ("cdr_vco_max_speedbin_pciegen3"),
		.cdr_pll_sup_mode                                                       ("user_mode"),
		.cdr_pll_tx_pll_prot_mode                                               ("txpll_unused"),
		.cdr_pll_txpll_hclk_driver_enable                                       ("false"),
		.cdr_pll_vco_overrange_voltage                                          ("vco_overrange_off"),
		.cdr_pll_vco_underrange_voltage                                         ("vco_underange_off"),
		.cdr_pll_fb_select                                                      ("direct_fb"),
		.cdr_pll_uc_ro_cal                                                      ("uc_ro_cal_on"),
		.cdr_pll_iqclk_mux_sel                                                  ("power_down"),
		.cdr_pll_pcie_gen                                                       ("non_pcie"),
		.cdr_pll_set_cdr_input_freq_range                                       (0),
		.cdr_pll_chgpmp_current_dn_trim                                         ("cp_current_trimming_dn_setting0"),
		.cdr_pll_chgpmp_up_pd_trim_double                                       ("normal_up_trim_current"),
		.cdr_pll_chgpmp_current_up_pd                                           ("cp_current_pd_up_setting3"),
		.cdr_pll_chgpmp_current_up_trim                                         ("cp_current_trimming_up_setting0"),
		.cdr_pll_chgpmp_dn_pd_trim_double                                       ("normal_dn_trim_current"),
		.cdr_pll_cal_vco_count_length                                           ("sel_8b_count"),
		.cdr_pll_chgpmp_current_dn_pd                                           ("cp_current_pd_dn_setting3"),
		.pma_rx_deser_clkdiv_source                                             ("vco_bypass_normal"),
		.pma_rx_deser_clkdivrx_user_mode                                        ("clkdivrx_user_disabled"),
		.pma_rx_deser_datarate                                                  ("10312500000 bps"),
		.pma_rx_deser_deser_factor                                              (32),
		.pma_rx_deser_force_clkdiv_for_testing                                  ("normal_clkdiv"),
		.pma_rx_deser_sdclk_enable                                              ("false"),
		.pma_rx_deser_sup_mode                                                  ("user_mode"),
		.pma_rx_deser_rst_n_adapt_odi                                           ("no_rst_adapt_odi"),
		.pma_rx_deser_bitslip_bypass                                            ("bs_bypass_yes"),
		.pma_rx_deser_prot_mode                                                 ("basic_rx"),
		.pma_rx_deser_pcie_gen                                                  ("non_pcie"),
		.pma_rx_deser_pcie_gen_bitwidth                                         ("pcie_gen3_32b")
	) alt_mge_xcvr_native (
		.tx_analogreset            (tx_analogreset),                                                       //   input,    width = 1,          tx_analogreset.tx_analogreset
		.tx_digitalreset           (xcvr_term_tx_digitalreset_to_xcvr_out_tx_digitalreset),                //   input,    width = 1,         tx_digitalreset.tx_digitalreset
		.rx_analogreset            (rx_analogreset),                                                       //   input,    width = 1,          rx_analogreset.rx_analogreset
		.rx_digitalreset           (xcvr_term_rx_digitalreset_to_xcvr_out_rx_digitalreset),                //   input,    width = 1,         rx_digitalreset.rx_digitalreset
		.tx_cal_busy               (tx_cal_busy),                                                          //  output,    width = 1,             tx_cal_busy.tx_cal_busy
		.rx_cal_busy               (rx_cal_busy),                                                          //  output,    width = 1,             rx_cal_busy.rx_cal_busy
		.tx_serial_clk0            (xcvr_term_tx_serial_clk_out0_a10_clk),                                 //   input,    width = 1,          tx_serial_clk0.clk
		.rx_cdr_refclk0            (xcvr_term_rx_cdr_refclk_out1_a10_clk),                                 //   input,    width = 1,          rx_cdr_refclk0.clk
		.tx_serial_data            (tx_serial_data),                                                       //  output,    width = 1,          tx_serial_data.tx_serial_data
		.rx_serial_data            (rx_serial_data),                                                       //   input,    width = 1,          rx_serial_data.rx_serial_data
		.rx_seriallpbken           (xcvr_term_rx_seriallpbken_out_rx_seriallpbken),                        //   input,    width = 1,         rx_seriallpbken.rx_seriallpbken
		.rx_is_lockedtodata        (rx_is_lockedtodata),                                                   //  output,    width = 1,      rx_is_lockedtodata.rx_is_lockedtodata
		.tx_coreclkin              (xcvr_term_tx_coreclkin_out_xcvr_clk),                                  //   input,    width = 1,            tx_coreclkin.clk
		.rx_coreclkin              (xcvr_term_rx_coreclkin_out_xcvr_clk),                                  //   input,    width = 1,            rx_coreclkin.clk
		.tx_clkout                 (alt_mge_xcvr_native_tx_clkout_clk),                                    //  output,    width = 1,               tx_clkout.clk
		.rx_clkout                 (alt_mge_xcvr_native_rx_clkout_clk),                                    //  output,    width = 1,               rx_clkout.clk
		.rx_pma_clkout             (alt_mge_xcvr_native_rx_pma_clkout_clk),                                //  output,    width = 1,           rx_pma_clkout.clk
		.tx_parallel_data          (xcvr_term_tx_parallel_data_a10_tx_parallel_data),                      //   input,  width = 128,        tx_parallel_data.tx_parallel_data
		.tx_control                (xcvr_term_tx_control_a10_tx_control),                                  //   input,   width = 18,              tx_control.tx_control
		.rx_parallel_data          (alt_mge_xcvr_native_rx_parallel_data_rx_parallel_data),                //  output,  width = 128,        rx_parallel_data.rx_parallel_data
		.rx_control                (alt_mge_xcvr_native_rx_control_rx_control),                            //  output,   width = 20,              rx_control.rx_control
		.tx_enh_data_valid         (xcvr_term_tx_enh_data_valid_out_tx_enh_data_valid),                    //   input,    width = 1,       tx_enh_data_valid.tx_enh_data_valid
		.rx_enh_data_valid         (alt_mge_xcvr_native_rx_enh_data_valid_rx_enh_data_valid),              //  output,    width = 1,       rx_enh_data_valid.rx_enh_data_valid
		.rx_enh_highber            (alt_mge_xcvr_native_rx_enh_highber_rx_enh_highber),                    //  output,    width = 1,          rx_enh_highber.rx_enh_highber
		.rx_enh_highber_clr_cnt    (xcvr_term_rx_enh_highber_clr_cnt_out_rx_enh_highber_clr_cnt),          //   input,    width = 1,  rx_enh_highber_clr_cnt.rx_enh_highber_clr_cnt
		.rx_enh_clr_errblk_count   (xcvr_term_rx_enh_clr_errblk_count_out_rx_enh_clr_errblk_count),        //   input,    width = 1, rx_enh_clr_errblk_count.rx_enh_clr_errblk_count
		.rx_enh_blk_lock           (alt_mge_xcvr_native_rx_enh_blk_lock_rx_enh_blk_lock),                  //  output,    width = 1,         rx_enh_blk_lock.rx_enh_blk_lock
		.reconfig_clk              (reconfig_clk),                                                         //   input,    width = 1,            reconfig_clk.clk
		.reconfig_reset            (reconfig_reset),                                                       //   input,    width = 1,          reconfig_reset.reset
		.reconfig_write            (reconfig_write),                                                       //   input,    width = 1,           reconfig_avmm.write
		.reconfig_read             (reconfig_read),                                                        //   input,    width = 1,                        .read
		.reconfig_address          (reconfig_address),                                                     //   input,   width = 10,                        .address
		.reconfig_writedata        (reconfig_writedata),                                                   //   input,   width = 32,                        .writedata
		.reconfig_readdata         (reconfig_readdata),                                                    //  output,   width = 32,                        .readdata
		.reconfig_waitrequest      (reconfig_waitrequest),                                                 //  output,    width = 1,                        .waitrequest
		.tx_analogreset_ack        (),                                                                     // (terminated),                                       
		.rx_analogreset_ack        (),                                                                     // (terminated),                                       
		.tx_serial_clk1            (1'b0),                                                                 // (terminated),                                       
		.tx_serial_clk2            (1'b0),                                                                 // (terminated),                                       
		.tx_serial_clk3            (1'b0),                                                                 // (terminated),                                       
		.tx_bonding_clocks         (6'b000000),                                                            // (terminated),                                       
		.tx_bonding_clocks1        (6'b000000),                                                            // (terminated),                                       
		.tx_bonding_clocks2        (6'b000000),                                                            // (terminated),                                       
		.tx_bonding_clocks3        (6'b000000),                                                            // (terminated),                                       
		.rx_cdr_refclk1            (1'b0),                                                                 // (terminated),                                       
		.rx_cdr_refclk2            (1'b0),                                                                 // (terminated),                                       
		.rx_cdr_refclk3            (1'b0),                                                                 // (terminated),                                       
		.rx_cdr_refclk4            (1'b0),                                                                 // (terminated),                                       
		.rx_pma_clkslip            (1'b0),                                                                 // (terminated),                                       
		.rx_set_locktodata         (1'b0),                                                                 // (terminated),                                       
		.rx_set_locktoref          (1'b0),                                                                 // (terminated),                                       
		.rx_is_lockedtoref         (),                                                                     // (terminated),                                       
		.rx_pma_qpipulldn          (1'b0),                                                                 // (terminated),                                       
		.tx_pma_qpipulldn          (1'b0),                                                                 // (terminated),                                       
		.tx_pma_qpipullup          (1'b0),                                                                 // (terminated),                                       
		.tx_pma_txdetectrx         (1'b0),                                                                 // (terminated),                                       
		.tx_pma_elecidle           (1'b0),                                                                 // (terminated),                                       
		.tx_pma_rxfound            (),                                                                     // (terminated),                                       
		.rx_clklow                 (),                                                                     // (terminated),                                       
		.rx_fref                   (),                                                                     // (terminated),                                       
		.tx_pma_clkout             (),                                                                     // (terminated),                                       
		.tx_pma_div_clkout         (),                                                                     // (terminated),                                       
		.tx_pma_iqtxrx_clkout      (),                                                                     // (terminated),                                       
		.rx_pma_div_clkout         (),                                                                     // (terminated),                                       
		.rx_pma_iqtxrx_clkout      (),                                                                     // (terminated),                                       
		.rx_bitslip                (1'b0),                                                                 // (terminated),                                       
		.rx_adapt_reset            (1'b0),                                                                 // (terminated),                                       
		.rx_adapt_start            (1'b0),                                                                 // (terminated),                                       
		.rx_prbs_err_clr           (1'b0),                                                                 // (terminated),                                       
		.rx_prbs_done              (),                                                                     // (terminated),                                       
		.rx_prbs_err               (),                                                                     // (terminated),                                       
		.tx_uhsif_clk              (1'b0),                                                                 // (terminated),                                       
		.tx_uhsif_clkout           (),                                                                     // (terminated),                                       
		.tx_uhsif_lock             (),                                                                     // (terminated),                                       
		.tx_std_pcfifo_full        (),                                                                     // (terminated),                                       
		.tx_std_pcfifo_empty       (),                                                                     // (terminated),                                       
		.rx_std_pcfifo_full        (),                                                                     // (terminated),                                       
		.rx_std_pcfifo_empty       (),                                                                     // (terminated),                                       
		.rx_std_bitrev_ena         (1'b0),                                                                 // (terminated),                                       
		.rx_std_byterev_ena        (1'b0),                                                                 // (terminated),                                       
		.tx_polinv                 (1'b0),                                                                 // (terminated),                                       
		.rx_polinv                 (1'b0),                                                                 // (terminated),                                       
		.tx_std_bitslipboundarysel (5'b00000),                                                             // (terminated),                                       
		.rx_std_bitslipboundarysel (),                                                                     // (terminated),                                       
		.rx_std_wa_patternalign    (1'b0),                                                                 // (terminated),                                       
		.rx_std_wa_a1a2size        (1'b0),                                                                 // (terminated),                                       
		.rx_std_rmfifo_full        (),                                                                     // (terminated),                                       
		.rx_std_rmfifo_empty       (),                                                                     // (terminated),                                       
		.rx_std_signaldetect       (),                                                                     // (terminated),                                       
		.tx_enh_fifo_full          (),                                                                     // (terminated),                                       
		.tx_enh_fifo_pfull         (),                                                                     // (terminated),                                       
		.tx_enh_fifo_empty         (),                                                                     // (terminated),                                       
		.tx_enh_fifo_pempty        (),                                                                     // (terminated),                                       
		.tx_enh_fifo_cnt           (),                                                                     // (terminated),                                       
		.rx_enh_fifo_rd_en         (1'b0),                                                                 // (terminated),                                       
		.rx_enh_fifo_full          (),                                                                     // (terminated),                                       
		.rx_enh_fifo_pfull         (),                                                                     // (terminated),                                       
		.rx_enh_fifo_empty         (),                                                                     // (terminated),                                       
		.rx_enh_fifo_pempty        (),                                                                     // (terminated),                                       
		.rx_enh_fifo_del           (),                                                                     // (terminated),                                       
		.rx_enh_fifo_insert        (),                                                                     // (terminated),                                       
		.rx_enh_fifo_cnt           (),                                                                     // (terminated),                                       
		.rx_enh_fifo_align_val     (),                                                                     // (terminated),                                       
		.rx_enh_fifo_align_clr     (1'b0),                                                                 // (terminated),                                       
		.tx_enh_frame              (),                                                                     // (terminated),                                       
		.tx_enh_frame_burst_en     (1'b0),                                                                 // (terminated),                                       
		.tx_enh_frame_diag_status  (2'b00),                                                                // (terminated),                                       
		.rx_enh_frame              (),                                                                     // (terminated),                                       
		.rx_enh_frame_lock         (),                                                                     // (terminated),                                       
		.rx_enh_frame_diag_status  (),                                                                     // (terminated),                                       
		.rx_enh_crc32_err          (),                                                                     // (terminated),                                       
		.tx_enh_bitslip            (7'b0000000),                                                           // (terminated),                                       
		.tx_hip_data               (64'b0000000000000000000000000000000000000000000000000000000000000000), // (terminated),                                       
		.rx_hip_data               (),                                                                     // (terminated),                                       
		.hip_pipe_pclk             (),                                                                     // (terminated),                                       
		.hip_fixedclk              (),                                                                     // (terminated),                                       
		.hip_frefclk               (),                                                                     // (terminated),                                       
		.hip_ctrl                  (),                                                                     // (terminated),                                       
		.hip_cal_done              (),                                                                     // (terminated),                                       
		.ltssm_detect_quiet        (1'b0),                                                                 // (terminated),                                       
		.ltssm_detect_active       (1'b0),                                                                 // (terminated),                                       
		.ltssm_rcvr_equalization   (1'b0),                                                                 // (terminated),                                       
		.hip_reduce_counters       (1'b0),                                                                 // (terminated),                                       
		.pcie_rate                 (2'b00),                                                                // (terminated),                                       
		.pipe_rate                 (2'b00),                                                                // (terminated),                                       
		.pipe_sw_done              (2'b00),                                                                // (terminated),                                       
		.pipe_sw                   (),                                                                     // (terminated),                                       
		.pipe_hclk_in              (1'b0),                                                                 // (terminated),                                       
		.pipe_hclk_out             (),                                                                     // (terminated),                                       
		.pipe_g3_txdeemph          (18'b000000000000000000),                                               // (terminated),                                       
		.pipe_g3_rxpresethint      (3'b000),                                                               // (terminated),                                       
		.pipe_rx_eidleinfersel     (3'b000),                                                               // (terminated),                                       
		.pipe_rx_elecidle          (),                                                                     // (terminated),                                       
		.pipe_rx_polarity          (1'b0),                                                                 // (terminated),                                       
		.avmm_busy                 ()                                                                      // (terminated),                                       
	);

endmodule
