
Micros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007814  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c8  08007920  08007920  00017920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007ee8  08007ee8  00017ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007eec  08007eec  00017eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000050  20000000  08007ef0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000048b0  20000050  08007f40  00020050  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20004900  08007f40  00024900  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
  9 .debug_info   00010298  00000000  00000000  00020079  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000027db  00000000  00000000  00030311  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001088  00000000  00000000  00032af0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000f30  00000000  00000000  00033b78  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00007ece  00000000  00000000  00034aa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000045b6  00000000  00000000  0003c976  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00040f2c  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00004418  00000000  00000000  00040fa8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000050 	.word	0x20000050
 8000128:	00000000 	.word	0x00000000
 800012c:	08007908 	.word	0x08007908

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000054 	.word	0x20000054
 8000148:	08007908 	.word	0x08007908

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4a08      	ldr	r2, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000154:	681b      	ldr	r3, [r3, #0]
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 fcff 	bl	8000b60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f007 f90a 	bl	8007380 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 fd17 	bl	8000bca <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80001b4:	f000 fcdf 	bl	8000b76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000038 	.word	0x20000038
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	200002a8 	.word	0x200002a8

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	200002a8 	.word	0x200002a8

08000210 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b086      	sub	sp, #24
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000218:	2300      	movs	r3, #0
 800021a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800021c:	2300      	movs	r3, #0
 800021e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000220:	2300      	movs	r3, #0
 8000222:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000224:	2300      	movs	r3, #0
 8000226:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d101      	bne.n	8000232 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800022e:	2301      	movs	r3, #1
 8000230:	e0be      	b.n	80003b0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	689b      	ldr	r3, [r3, #8]
 8000236:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800023c:	2b00      	cmp	r3, #0
 800023e:	d109      	bne.n	8000254 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	2200      	movs	r2, #0
 8000244:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	2200      	movs	r2, #0
 800024a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800024e:	6878      	ldr	r0, [r7, #4]
 8000250:	f007 f8c8 	bl	80073e4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000254:	6878      	ldr	r0, [r7, #4]
 8000256:	f000 fb19 	bl	800088c <ADC_ConversionStop_Disable>
 800025a:	4603      	mov	r3, r0
 800025c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000262:	f003 0310 	and.w	r3, r3, #16
 8000266:	2b00      	cmp	r3, #0
 8000268:	f040 8099 	bne.w	800039e <HAL_ADC_Init+0x18e>
 800026c:	7dfb      	ldrb	r3, [r7, #23]
 800026e:	2b00      	cmp	r3, #0
 8000270:	f040 8095 	bne.w	800039e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000278:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800027c:	f023 0302 	bic.w	r3, r3, #2
 8000280:	f043 0202 	orr.w	r2, r3, #2
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000290:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	7b1b      	ldrb	r3, [r3, #12]
 8000296:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000298:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800029a:	68ba      	ldr	r2, [r7, #8]
 800029c:	4313      	orrs	r3, r2
 800029e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	689b      	ldr	r3, [r3, #8]
 80002a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80002a8:	d003      	beq.n	80002b2 <HAL_ADC_Init+0xa2>
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	689b      	ldr	r3, [r3, #8]
 80002ae:	2b01      	cmp	r3, #1
 80002b0:	d102      	bne.n	80002b8 <HAL_ADC_Init+0xa8>
 80002b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002b6:	e000      	b.n	80002ba <HAL_ADC_Init+0xaa>
 80002b8:	2300      	movs	r3, #0
 80002ba:	693a      	ldr	r2, [r7, #16]
 80002bc:	4313      	orrs	r3, r2
 80002be:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	7d1b      	ldrb	r3, [r3, #20]
 80002c4:	2b01      	cmp	r3, #1
 80002c6:	d119      	bne.n	80002fc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	7b1b      	ldrb	r3, [r3, #12]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d109      	bne.n	80002e4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	3b01      	subs	r3, #1
 80002d6:	035a      	lsls	r2, r3, #13
 80002d8:	693b      	ldr	r3, [r7, #16]
 80002da:	4313      	orrs	r3, r2
 80002dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002e0:	613b      	str	r3, [r7, #16]
 80002e2:	e00b      	b.n	80002fc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002e8:	f043 0220 	orr.w	r2, r3, #32
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002f4:	f043 0201 	orr.w	r2, r3, #1
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	687a      	ldr	r2, [r7, #4]
 8000302:	6812      	ldr	r2, [r2, #0]
 8000304:	6852      	ldr	r2, [r2, #4]
 8000306:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 800030a:	693a      	ldr	r2, [r7, #16]
 800030c:	430a      	orrs	r2, r1
 800030e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	681a      	ldr	r2, [r3, #0]
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	6899      	ldr	r1, [r3, #8]
 800031a:	4b27      	ldr	r3, [pc, #156]	; (80003b8 <HAL_ADC_Init+0x1a8>)
 800031c:	400b      	ands	r3, r1
 800031e:	68b9      	ldr	r1, [r7, #8]
 8000320:	430b      	orrs	r3, r1
 8000322:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	689b      	ldr	r3, [r3, #8]
 8000328:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800032c:	d003      	beq.n	8000336 <HAL_ADC_Init+0x126>
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	689b      	ldr	r3, [r3, #8]
 8000332:	2b01      	cmp	r3, #1
 8000334:	d104      	bne.n	8000340 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	691b      	ldr	r3, [r3, #16]
 800033a:	3b01      	subs	r3, #1
 800033c:	051b      	lsls	r3, r3, #20
 800033e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	687a      	ldr	r2, [r7, #4]
 8000346:	6812      	ldr	r2, [r2, #0]
 8000348:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800034a:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 800034e:	68fa      	ldr	r2, [r7, #12]
 8000350:	430a      	orrs	r2, r1
 8000352:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	689a      	ldr	r2, [r3, #8]
 800035a:	4b18      	ldr	r3, [pc, #96]	; (80003bc <HAL_ADC_Init+0x1ac>)
 800035c:	4013      	ands	r3, r2
 800035e:	68ba      	ldr	r2, [r7, #8]
 8000360:	4293      	cmp	r3, r2
 8000362:	d10b      	bne.n	800037c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	2200      	movs	r2, #0
 8000368:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800036e:	f023 0303 	bic.w	r3, r3, #3
 8000372:	f043 0201 	orr.w	r2, r3, #1
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800037a:	e018      	b.n	80003ae <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000380:	f023 0312 	bic.w	r3, r3, #18
 8000384:	f043 0210 	orr.w	r2, r3, #16
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000390:	f043 0201 	orr.w	r2, r3, #1
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000398:	2301      	movs	r3, #1
 800039a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800039c:	e007      	b.n	80003ae <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003a2:	f043 0210 	orr.w	r2, r3, #16
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80003aa:	2301      	movs	r3, #1
 80003ac:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80003ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80003b0:	4618      	mov	r0, r3
 80003b2:	3718      	adds	r7, #24
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bd80      	pop	{r7, pc}
 80003b8:	ffe1f7fd 	.word	0xffe1f7fd
 80003bc:	ff1f0efe 	.word	0xff1f0efe

080003c0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b084      	sub	sp, #16
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80003c8:	2300      	movs	r3, #0
 80003ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80003d2:	2b01      	cmp	r3, #1
 80003d4:	d101      	bne.n	80003da <HAL_ADC_Stop+0x1a>
 80003d6:	2302      	movs	r3, #2
 80003d8:	e01a      	b.n	8000410 <HAL_ADC_Stop+0x50>
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	2201      	movs	r2, #1
 80003de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80003e2:	6878      	ldr	r0, [r7, #4]
 80003e4:	f000 fa52 	bl	800088c <ADC_ConversionStop_Disable>
 80003e8:	4603      	mov	r3, r0
 80003ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80003ec:	7bfb      	ldrb	r3, [r7, #15]
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d109      	bne.n	8000406 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003f6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80003fa:	f023 0301 	bic.w	r3, r3, #1
 80003fe:	f043 0201 	orr.w	r2, r3, #1
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	2200      	movs	r2, #0
 800040a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800040e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000410:	4618      	mov	r0, r3
 8000412:	3710      	adds	r7, #16
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}

08000418 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b086      	sub	sp, #24
 800041c:	af00      	add	r7, sp, #0
 800041e:	60f8      	str	r0, [r7, #12]
 8000420:	60b9      	str	r1, [r7, #8]
 8000422:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000424:	2300      	movs	r3, #0
 8000426:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a64      	ldr	r2, [pc, #400]	; (80005c0 <HAL_ADC_Start_DMA+0x1a8>)
 800042e:	4293      	cmp	r3, r2
 8000430:	d004      	beq.n	800043c <HAL_ADC_Start_DMA+0x24>
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	4a63      	ldr	r2, [pc, #396]	; (80005c4 <HAL_ADC_Start_DMA+0x1ac>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d106      	bne.n	800044a <HAL_ADC_Start_DMA+0x32>
 800043c:	4b60      	ldr	r3, [pc, #384]	; (80005c0 <HAL_ADC_Start_DMA+0x1a8>)
 800043e:	685b      	ldr	r3, [r3, #4]
 8000440:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000444:	2b00      	cmp	r3, #0
 8000446:	f040 80b3 	bne.w	80005b0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800044a:	68fb      	ldr	r3, [r7, #12]
 800044c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000450:	2b01      	cmp	r3, #1
 8000452:	d101      	bne.n	8000458 <HAL_ADC_Start_DMA+0x40>
 8000454:	2302      	movs	r3, #2
 8000456:	e0ae      	b.n	80005b6 <HAL_ADC_Start_DMA+0x19e>
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	2201      	movs	r2, #1
 800045c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000460:	68f8      	ldr	r0, [r7, #12]
 8000462:	f000 f9c1 	bl	80007e8 <ADC_Enable>
 8000466:	4603      	mov	r3, r0
 8000468:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800046a:	7dfb      	ldrb	r3, [r7, #23]
 800046c:	2b00      	cmp	r3, #0
 800046e:	f040 809a 	bne.w	80005a6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000476:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800047a:	f023 0301 	bic.w	r3, r3, #1
 800047e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000482:	68fb      	ldr	r3, [r7, #12]
 8000484:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	4a4e      	ldr	r2, [pc, #312]	; (80005c4 <HAL_ADC_Start_DMA+0x1ac>)
 800048c:	4293      	cmp	r3, r2
 800048e:	d105      	bne.n	800049c <HAL_ADC_Start_DMA+0x84>
 8000490:	4b4b      	ldr	r3, [pc, #300]	; (80005c0 <HAL_ADC_Start_DMA+0x1a8>)
 8000492:	685b      	ldr	r3, [r3, #4]
 8000494:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000498:	2b00      	cmp	r3, #0
 800049a:	d115      	bne.n	80004c8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004a0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	685b      	ldr	r3, [r3, #4]
 80004ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d026      	beq.n	8000504 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80004b6:	68fb      	ldr	r3, [r7, #12]
 80004b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80004be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80004c6:	e01d      	b.n	8000504 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004cc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80004d4:	68fb      	ldr	r3, [r7, #12]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a39      	ldr	r2, [pc, #228]	; (80005c0 <HAL_ADC_Start_DMA+0x1a8>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d004      	beq.n	80004e8 <HAL_ADC_Start_DMA+0xd0>
 80004de:	68fb      	ldr	r3, [r7, #12]
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	4a38      	ldr	r2, [pc, #224]	; (80005c4 <HAL_ADC_Start_DMA+0x1ac>)
 80004e4:	4293      	cmp	r3, r2
 80004e6:	d10d      	bne.n	8000504 <HAL_ADC_Start_DMA+0xec>
 80004e8:	4b35      	ldr	r3, [pc, #212]	; (80005c0 <HAL_ADC_Start_DMA+0x1a8>)
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d007      	beq.n	8000504 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80004fc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000504:	68fb      	ldr	r3, [r7, #12]
 8000506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000508:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800050c:	2b00      	cmp	r3, #0
 800050e:	d006      	beq.n	800051e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000514:	f023 0206 	bic.w	r2, r3, #6
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	62da      	str	r2, [r3, #44]	; 0x2c
 800051c:	e002      	b.n	8000524 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800051e:	68fb      	ldr	r3, [r7, #12]
 8000520:	2200      	movs	r2, #0
 8000522:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000524:	68fb      	ldr	r3, [r7, #12]
 8000526:	2200      	movs	r2, #0
 8000528:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	6a1b      	ldr	r3, [r3, #32]
 8000530:	4a25      	ldr	r2, [pc, #148]	; (80005c8 <HAL_ADC_Start_DMA+0x1b0>)
 8000532:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	6a1b      	ldr	r3, [r3, #32]
 8000538:	4a24      	ldr	r2, [pc, #144]	; (80005cc <HAL_ADC_Start_DMA+0x1b4>)
 800053a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	6a1b      	ldr	r3, [r3, #32]
 8000540:	4a23      	ldr	r2, [pc, #140]	; (80005d0 <HAL_ADC_Start_DMA+0x1b8>)
 8000542:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	f06f 0202 	mvn.w	r2, #2
 800054c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	68fa      	ldr	r2, [r7, #12]
 8000554:	6812      	ldr	r2, [r2, #0]
 8000556:	6892      	ldr	r2, [r2, #8]
 8000558:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800055c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	6a18      	ldr	r0, [r3, #32]
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	334c      	adds	r3, #76	; 0x4c
 8000568:	4619      	mov	r1, r3
 800056a:	68ba      	ldr	r2, [r7, #8]
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	f000 fb93 	bl	8000c98 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	689b      	ldr	r3, [r3, #8]
 8000578:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800057c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000580:	d108      	bne.n	8000594 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	68fa      	ldr	r2, [r7, #12]
 8000588:	6812      	ldr	r2, [r2, #0]
 800058a:	6892      	ldr	r2, [r2, #8]
 800058c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000590:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000592:	e00f      	b.n	80005b4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	68fa      	ldr	r2, [r7, #12]
 800059a:	6812      	ldr	r2, [r2, #0]
 800059c:	6892      	ldr	r2, [r2, #8]
 800059e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80005a2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80005a4:	e006      	b.n	80005b4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	2200      	movs	r2, #0
 80005aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80005ae:	e001      	b.n	80005b4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80005b0:	2301      	movs	r3, #1
 80005b2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80005b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80005b6:	4618      	mov	r0, r3
 80005b8:	3718      	adds	r7, #24
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	40012400 	.word	0x40012400
 80005c4:	40012800 	.word	0x40012800
 80005c8:	08000901 	.word	0x08000901
 80005cc:	0800097d 	.word	0x0800097d
 80005d0:	08000999 	.word	0x08000999

080005d4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80005dc:	bf00      	nop
 80005de:	370c      	adds	r7, #12
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bc80      	pop	{r7}
 80005e4:	4770      	bx	lr

080005e6 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80005e6:	b480      	push	{r7}
 80005e8:	b083      	sub	sp, #12
 80005ea:	af00      	add	r7, sp, #0
 80005ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80005ee:	bf00      	nop
 80005f0:	370c      	adds	r7, #12
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bc80      	pop	{r7}
 80005f6:	4770      	bx	lr

080005f8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80005f8:	b490      	push	{r4, r7}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
 8000600:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000602:	2300      	movs	r3, #0
 8000604:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000606:	2300      	movs	r3, #0
 8000608:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000610:	2b01      	cmp	r3, #1
 8000612:	d101      	bne.n	8000618 <HAL_ADC_ConfigChannel+0x20>
 8000614:	2302      	movs	r3, #2
 8000616:	e0dc      	b.n	80007d2 <HAL_ADC_ConfigChannel+0x1da>
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2201      	movs	r2, #1
 800061c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	685b      	ldr	r3, [r3, #4]
 8000624:	2b06      	cmp	r3, #6
 8000626:	d81c      	bhi.n	8000662 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	6819      	ldr	r1, [r3, #0]
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	685a      	ldr	r2, [r3, #4]
 8000636:	4613      	mov	r3, r2
 8000638:	009b      	lsls	r3, r3, #2
 800063a:	4413      	add	r3, r2
 800063c:	3b05      	subs	r3, #5
 800063e:	221f      	movs	r2, #31
 8000640:	fa02 f303 	lsl.w	r3, r2, r3
 8000644:	43db      	mvns	r3, r3
 8000646:	4018      	ands	r0, r3
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	681c      	ldr	r4, [r3, #0]
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	685a      	ldr	r2, [r3, #4]
 8000650:	4613      	mov	r3, r2
 8000652:	009b      	lsls	r3, r3, #2
 8000654:	4413      	add	r3, r2
 8000656:	3b05      	subs	r3, #5
 8000658:	fa04 f303 	lsl.w	r3, r4, r3
 800065c:	4303      	orrs	r3, r0
 800065e:	634b      	str	r3, [r1, #52]	; 0x34
 8000660:	e03c      	b.n	80006dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	2b0c      	cmp	r3, #12
 8000668:	d81c      	bhi.n	80006a4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	6819      	ldr	r1, [r3, #0]
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000674:	683b      	ldr	r3, [r7, #0]
 8000676:	685a      	ldr	r2, [r3, #4]
 8000678:	4613      	mov	r3, r2
 800067a:	009b      	lsls	r3, r3, #2
 800067c:	4413      	add	r3, r2
 800067e:	3b23      	subs	r3, #35	; 0x23
 8000680:	221f      	movs	r2, #31
 8000682:	fa02 f303 	lsl.w	r3, r2, r3
 8000686:	43db      	mvns	r3, r3
 8000688:	4018      	ands	r0, r3
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	681c      	ldr	r4, [r3, #0]
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	685a      	ldr	r2, [r3, #4]
 8000692:	4613      	mov	r3, r2
 8000694:	009b      	lsls	r3, r3, #2
 8000696:	4413      	add	r3, r2
 8000698:	3b23      	subs	r3, #35	; 0x23
 800069a:	fa04 f303 	lsl.w	r3, r4, r3
 800069e:	4303      	orrs	r3, r0
 80006a0:	630b      	str	r3, [r1, #48]	; 0x30
 80006a2:	e01b      	b.n	80006dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	6819      	ldr	r1, [r3, #0]
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	685a      	ldr	r2, [r3, #4]
 80006b2:	4613      	mov	r3, r2
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	4413      	add	r3, r2
 80006b8:	3b41      	subs	r3, #65	; 0x41
 80006ba:	221f      	movs	r2, #31
 80006bc:	fa02 f303 	lsl.w	r3, r2, r3
 80006c0:	43db      	mvns	r3, r3
 80006c2:	4018      	ands	r0, r3
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	681c      	ldr	r4, [r3, #0]
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	685a      	ldr	r2, [r3, #4]
 80006cc:	4613      	mov	r3, r2
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	4413      	add	r3, r2
 80006d2:	3b41      	subs	r3, #65	; 0x41
 80006d4:	fa04 f303 	lsl.w	r3, r4, r3
 80006d8:	4303      	orrs	r3, r0
 80006da:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80006dc:	683b      	ldr	r3, [r7, #0]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	2b09      	cmp	r3, #9
 80006e2:	d91c      	bls.n	800071e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	6819      	ldr	r1, [r3, #0]
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	68d8      	ldr	r0, [r3, #12]
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	4613      	mov	r3, r2
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	4413      	add	r3, r2
 80006f8:	3b1e      	subs	r3, #30
 80006fa:	2207      	movs	r2, #7
 80006fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000700:	43db      	mvns	r3, r3
 8000702:	4018      	ands	r0, r3
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	689c      	ldr	r4, [r3, #8]
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	4613      	mov	r3, r2
 800070e:	005b      	lsls	r3, r3, #1
 8000710:	4413      	add	r3, r2
 8000712:	3b1e      	subs	r3, #30
 8000714:	fa04 f303 	lsl.w	r3, r4, r3
 8000718:	4303      	orrs	r3, r0
 800071a:	60cb      	str	r3, [r1, #12]
 800071c:	e019      	b.n	8000752 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	6819      	ldr	r1, [r3, #0]
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	6918      	ldr	r0, [r3, #16]
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	681a      	ldr	r2, [r3, #0]
 800072c:	4613      	mov	r3, r2
 800072e:	005b      	lsls	r3, r3, #1
 8000730:	4413      	add	r3, r2
 8000732:	2207      	movs	r2, #7
 8000734:	fa02 f303 	lsl.w	r3, r2, r3
 8000738:	43db      	mvns	r3, r3
 800073a:	4018      	ands	r0, r3
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	689c      	ldr	r4, [r3, #8]
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	681a      	ldr	r2, [r3, #0]
 8000744:	4613      	mov	r3, r2
 8000746:	005b      	lsls	r3, r3, #1
 8000748:	4413      	add	r3, r2
 800074a:	fa04 f303 	lsl.w	r3, r4, r3
 800074e:	4303      	orrs	r3, r0
 8000750:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	2b10      	cmp	r3, #16
 8000758:	d003      	beq.n	8000762 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800075e:	2b11      	cmp	r3, #17
 8000760:	d132      	bne.n	80007c8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4a1d      	ldr	r2, [pc, #116]	; (80007dc <HAL_ADC_ConfigChannel+0x1e4>)
 8000768:	4293      	cmp	r3, r2
 800076a:	d125      	bne.n	80007b8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	689b      	ldr	r3, [r3, #8]
 8000772:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000776:	2b00      	cmp	r3, #0
 8000778:	d126      	bne.n	80007c8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	687a      	ldr	r2, [r7, #4]
 8000780:	6812      	ldr	r2, [r2, #0]
 8000782:	6892      	ldr	r2, [r2, #8]
 8000784:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000788:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	2b10      	cmp	r3, #16
 8000790:	d11a      	bne.n	80007c8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000792:	4b13      	ldr	r3, [pc, #76]	; (80007e0 <HAL_ADC_ConfigChannel+0x1e8>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a13      	ldr	r2, [pc, #76]	; (80007e4 <HAL_ADC_ConfigChannel+0x1ec>)
 8000798:	fba2 2303 	umull	r2, r3, r2, r3
 800079c:	0c9a      	lsrs	r2, r3, #18
 800079e:	4613      	mov	r3, r2
 80007a0:	009b      	lsls	r3, r3, #2
 80007a2:	4413      	add	r3, r2
 80007a4:	005b      	lsls	r3, r3, #1
 80007a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80007a8:	e002      	b.n	80007b0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80007aa:	68bb      	ldr	r3, [r7, #8]
 80007ac:	3b01      	subs	r3, #1
 80007ae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d1f9      	bne.n	80007aa <HAL_ADC_ConfigChannel+0x1b2>
 80007b6:	e007      	b.n	80007c8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007bc:	f043 0220 	orr.w	r2, r3, #32
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80007c4:	2301      	movs	r3, #1
 80007c6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	2200      	movs	r2, #0
 80007cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80007d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	3710      	adds	r7, #16
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bc90      	pop	{r4, r7}
 80007da:	4770      	bx	lr
 80007dc:	40012400 	.word	0x40012400
 80007e0:	20000038 	.word	0x20000038
 80007e4:	431bde83 	.word	0x431bde83

080007e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80007f0:	2300      	movs	r3, #0
 80007f2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80007f4:	2300      	movs	r3, #0
 80007f6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	689b      	ldr	r3, [r3, #8]
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	2b01      	cmp	r3, #1
 8000804:	d039      	beq.n	800087a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	687a      	ldr	r2, [r7, #4]
 800080c:	6812      	ldr	r2, [r2, #0]
 800080e:	6892      	ldr	r2, [r2, #8]
 8000810:	f042 0201 	orr.w	r2, r2, #1
 8000814:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000816:	4b1b      	ldr	r3, [pc, #108]	; (8000884 <ADC_Enable+0x9c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4a1b      	ldr	r2, [pc, #108]	; (8000888 <ADC_Enable+0xa0>)
 800081c:	fba2 2303 	umull	r2, r3, r2, r3
 8000820:	0c9b      	lsrs	r3, r3, #18
 8000822:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000824:	e002      	b.n	800082c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000826:	68bb      	ldr	r3, [r7, #8]
 8000828:	3b01      	subs	r3, #1
 800082a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d1f9      	bne.n	8000826 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000832:	f7ff fce3 	bl	80001fc <HAL_GetTick>
 8000836:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000838:	e018      	b.n	800086c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800083a:	f7ff fcdf 	bl	80001fc <HAL_GetTick>
 800083e:	4602      	mov	r2, r0
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	1ad3      	subs	r3, r2, r3
 8000844:	2b02      	cmp	r3, #2
 8000846:	d911      	bls.n	800086c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800084c:	f043 0210 	orr.w	r2, r3, #16
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000858:	f043 0201 	orr.w	r2, r3, #1
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	2200      	movs	r2, #0
 8000864:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8000868:	2301      	movs	r3, #1
 800086a:	e007      	b.n	800087c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	689b      	ldr	r3, [r3, #8]
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	2b01      	cmp	r3, #1
 8000878:	d1df      	bne.n	800083a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800087a:	2300      	movs	r3, #0
}
 800087c:	4618      	mov	r0, r3
 800087e:	3710      	adds	r7, #16
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	20000038 	.word	0x20000038
 8000888:	431bde83 	.word	0x431bde83

0800088c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000894:	2300      	movs	r3, #0
 8000896:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	689b      	ldr	r3, [r3, #8]
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d127      	bne.n	80008f6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	687a      	ldr	r2, [r7, #4]
 80008ac:	6812      	ldr	r2, [r2, #0]
 80008ae:	6892      	ldr	r2, [r2, #8]
 80008b0:	f022 0201 	bic.w	r2, r2, #1
 80008b4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80008b6:	f7ff fca1 	bl	80001fc <HAL_GetTick>
 80008ba:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80008bc:	e014      	b.n	80008e8 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80008be:	f7ff fc9d 	bl	80001fc <HAL_GetTick>
 80008c2:	4602      	mov	r2, r0
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	1ad3      	subs	r3, r2, r3
 80008c8:	2b02      	cmp	r3, #2
 80008ca:	d90d      	bls.n	80008e8 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008d0:	f043 0210 	orr.w	r2, r3, #16
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008dc:	f043 0201 	orr.w	r2, r3, #1
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80008e4:	2301      	movs	r3, #1
 80008e6:	e007      	b.n	80008f8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	689b      	ldr	r3, [r3, #8]
 80008ee:	f003 0301 	and.w	r3, r3, #1
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d0e3      	beq.n	80008be <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80008f6:	2300      	movs	r3, #0
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800090c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000912:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000916:	2b00      	cmp	r3, #0
 8000918:	d127      	bne.n	800096a <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800091e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	689b      	ldr	r3, [r3, #8]
 800092c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000930:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000934:	d115      	bne.n	8000962 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800093a:	2b00      	cmp	r3, #0
 800093c:	d111      	bne.n	8000962 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000942:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800094e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000952:	2b00      	cmp	r3, #0
 8000954:	d105      	bne.n	8000962 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800095a:	f043 0201 	orr.w	r2, r3, #1
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000962:	68f8      	ldr	r0, [r7, #12]
 8000964:	f006 fa56 	bl	8006e14 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000968:	e004      	b.n	8000974 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	6a1b      	ldr	r3, [r3, #32]
 800096e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	4798      	blx	r3
}
 8000974:	bf00      	nop
 8000976:	3710      	adds	r7, #16
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}

0800097c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000988:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800098a:	68f8      	ldr	r0, [r7, #12]
 800098c:	f7ff fe22 	bl	80005d4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000990:	bf00      	nop
 8000992:	3710      	adds	r7, #16
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}

08000998 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009a4:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009aa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009b6:	f043 0204 	orr.w	r2, r3, #4
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80009be:	68f8      	ldr	r0, [r7, #12]
 80009c0:	f7ff fe11 	bl	80005e6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80009c4:	bf00      	nop
 80009c6:	3710      	adds	r7, #16
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}

080009cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b085      	sub	sp, #20
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	f003 0307 	and.w	r3, r3, #7
 80009da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009dc:	4b0c      	ldr	r3, [pc, #48]	; (8000a10 <__NVIC_SetPriorityGrouping+0x44>)
 80009de:	68db      	ldr	r3, [r3, #12]
 80009e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009e2:	68ba      	ldr	r2, [r7, #8]
 80009e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009e8:	4013      	ands	r3, r2
 80009ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009fe:	4a04      	ldr	r2, [pc, #16]	; (8000a10 <__NVIC_SetPriorityGrouping+0x44>)
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	60d3      	str	r3, [r2, #12]
}
 8000a04:	bf00      	nop
 8000a06:	3714      	adds	r7, #20
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bc80      	pop	{r7}
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	e000ed00 	.word	0xe000ed00

08000a14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a18:	4b04      	ldr	r3, [pc, #16]	; (8000a2c <__NVIC_GetPriorityGrouping+0x18>)
 8000a1a:	68db      	ldr	r3, [r3, #12]
 8000a1c:	0a1b      	lsrs	r3, r3, #8
 8000a1e:	f003 0307 	and.w	r3, r3, #7
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bc80      	pop	{r7}
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	db0b      	blt.n	8000a5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a42:	4908      	ldr	r1, [pc, #32]	; (8000a64 <__NVIC_EnableIRQ+0x34>)
 8000a44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a48:	095b      	lsrs	r3, r3, #5
 8000a4a:	79fa      	ldrb	r2, [r7, #7]
 8000a4c:	f002 021f 	and.w	r2, r2, #31
 8000a50:	2001      	movs	r0, #1
 8000a52:	fa00 f202 	lsl.w	r2, r0, r2
 8000a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a5a:	bf00      	nop
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bc80      	pop	{r7}
 8000a62:	4770      	bx	lr
 8000a64:	e000e100 	.word	0xe000e100

08000a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	6039      	str	r1, [r7, #0]
 8000a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	db0a      	blt.n	8000a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a7c:	490d      	ldr	r1, [pc, #52]	; (8000ab4 <__NVIC_SetPriority+0x4c>)
 8000a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a82:	683a      	ldr	r2, [r7, #0]
 8000a84:	b2d2      	uxtb	r2, r2
 8000a86:	0112      	lsls	r2, r2, #4
 8000a88:	b2d2      	uxtb	r2, r2
 8000a8a:	440b      	add	r3, r1
 8000a8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a90:	e00a      	b.n	8000aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a92:	4909      	ldr	r1, [pc, #36]	; (8000ab8 <__NVIC_SetPriority+0x50>)
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	f003 030f 	and.w	r3, r3, #15
 8000a9a:	3b04      	subs	r3, #4
 8000a9c:	683a      	ldr	r2, [r7, #0]
 8000a9e:	b2d2      	uxtb	r2, r2
 8000aa0:	0112      	lsls	r2, r2, #4
 8000aa2:	b2d2      	uxtb	r2, r2
 8000aa4:	440b      	add	r3, r1
 8000aa6:	761a      	strb	r2, [r3, #24]
}
 8000aa8:	bf00      	nop
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bc80      	pop	{r7}
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	e000e100 	.word	0xe000e100
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b089      	sub	sp, #36	; 0x24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	60b9      	str	r1, [r7, #8]
 8000ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	f003 0307 	and.w	r3, r3, #7
 8000ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ad0:	69fb      	ldr	r3, [r7, #28]
 8000ad2:	f1c3 0307 	rsb	r3, r3, #7
 8000ad6:	2b04      	cmp	r3, #4
 8000ad8:	bf28      	it	cs
 8000ada:	2304      	movcs	r3, #4
 8000adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ade:	69fb      	ldr	r3, [r7, #28]
 8000ae0:	3304      	adds	r3, #4
 8000ae2:	2b06      	cmp	r3, #6
 8000ae4:	d902      	bls.n	8000aec <NVIC_EncodePriority+0x30>
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	3b03      	subs	r3, #3
 8000aea:	e000      	b.n	8000aee <NVIC_EncodePriority+0x32>
 8000aec:	2300      	movs	r3, #0
 8000aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000af0:	2201      	movs	r2, #1
 8000af2:	69bb      	ldr	r3, [r7, #24]
 8000af4:	fa02 f303 	lsl.w	r3, r2, r3
 8000af8:	1e5a      	subs	r2, r3, #1
 8000afa:	68bb      	ldr	r3, [r7, #8]
 8000afc:	401a      	ands	r2, r3
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b02:	2101      	movs	r1, #1
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	fa01 f303 	lsl.w	r3, r1, r3
 8000b0a:	1e59      	subs	r1, r3, #1
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b10:	4313      	orrs	r3, r2
         );
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3724      	adds	r7, #36	; 0x24
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bc80      	pop	{r7}
 8000b1a:	4770      	bx	lr

08000b1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	3b01      	subs	r3, #1
 8000b28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b2c:	d301      	bcc.n	8000b32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b2e:	2301      	movs	r3, #1
 8000b30:	e00f      	b.n	8000b52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b32:	4a0a      	ldr	r2, [pc, #40]	; (8000b5c <SysTick_Config+0x40>)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	3b01      	subs	r3, #1
 8000b38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b3a:	210f      	movs	r1, #15
 8000b3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b40:	f7ff ff92 	bl	8000a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b44:	4b05      	ldr	r3, [pc, #20]	; (8000b5c <SysTick_Config+0x40>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b4a:	4b04      	ldr	r3, [pc, #16]	; (8000b5c <SysTick_Config+0x40>)
 8000b4c:	2207      	movs	r2, #7
 8000b4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b50:	2300      	movs	r3, #0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	e000e010 	.word	0xe000e010

08000b60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b68:	6878      	ldr	r0, [r7, #4]
 8000b6a:	f7ff ff2f 	bl	80009cc <__NVIC_SetPriorityGrouping>
}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b086      	sub	sp, #24
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	60b9      	str	r1, [r7, #8]
 8000b80:	607a      	str	r2, [r7, #4]
 8000b82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b84:	2300      	movs	r3, #0
 8000b86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b88:	f7ff ff44 	bl	8000a14 <__NVIC_GetPriorityGrouping>
 8000b8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b8e:	687a      	ldr	r2, [r7, #4]
 8000b90:	68b9      	ldr	r1, [r7, #8]
 8000b92:	6978      	ldr	r0, [r7, #20]
 8000b94:	f7ff ff92 	bl	8000abc <NVIC_EncodePriority>
 8000b98:	4602      	mov	r2, r0
 8000b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b9e:	4611      	mov	r1, r2
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff ff61 	bl	8000a68 <__NVIC_SetPriority>
}
 8000ba6:	bf00      	nop
 8000ba8:	3718      	adds	r7, #24
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}

08000bae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	b082      	sub	sp, #8
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff ff37 	bl	8000a30 <__NVIC_EnableIRQ>
}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b082      	sub	sp, #8
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f7ff ffa2 	bl	8000b1c <SysTick_Config>
 8000bd8:	4603      	mov	r3, r0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
	...

08000be4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000bec:	2300      	movs	r3, #0
 8000bee:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d101      	bne.n	8000bfa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	e043      	b.n	8000c82 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	461a      	mov	r2, r3
 8000c00:	4b22      	ldr	r3, [pc, #136]	; (8000c8c <HAL_DMA_Init+0xa8>)
 8000c02:	4413      	add	r3, r2
 8000c04:	4a22      	ldr	r2, [pc, #136]	; (8000c90 <HAL_DMA_Init+0xac>)
 8000c06:	fba2 2303 	umull	r2, r3, r2, r3
 8000c0a:	091b      	lsrs	r3, r3, #4
 8000c0c:	009a      	lsls	r2, r3, #2
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4a1f      	ldr	r2, [pc, #124]	; (8000c94 <HAL_DMA_Init+0xb0>)
 8000c16:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2202      	movs	r2, #2
 8000c1c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000c2e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000c32:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000c3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	68db      	ldr	r3, [r3, #12]
 8000c42:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	695b      	ldr	r3, [r3, #20]
 8000c4e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	69db      	ldr	r3, [r3, #28]
 8000c5a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000c5c:	68fa      	ldr	r2, [r7, #12]
 8000c5e:	4313      	orrs	r3, r2
 8000c60:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	68fa      	ldr	r2, [r7, #12]
 8000c68:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2201      	movs	r2, #1
 8000c74:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000c80:	2300      	movs	r3, #0
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3714      	adds	r7, #20
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bc80      	pop	{r7}
 8000c8a:	4770      	bx	lr
 8000c8c:	bffdfff8 	.word	0xbffdfff8
 8000c90:	cccccccd 	.word	0xcccccccd
 8000c94:	40020000 	.word	0x40020000

08000c98 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60f8      	str	r0, [r7, #12]
 8000ca0:	60b9      	str	r1, [r7, #8]
 8000ca2:	607a      	str	r2, [r7, #4]
 8000ca4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d101      	bne.n	8000cb8 <HAL_DMA_Start_IT+0x20>
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	e04a      	b.n	8000d4e <HAL_DMA_Start_IT+0xb6>
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	2201      	movs	r2, #1
 8000cbc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d13a      	bne.n	8000d40 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	2202      	movs	r2, #2
 8000cce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	68fa      	ldr	r2, [r7, #12]
 8000cde:	6812      	ldr	r2, [r2, #0]
 8000ce0:	6812      	ldr	r2, [r2, #0]
 8000ce2:	f022 0201 	bic.w	r2, r2, #1
 8000ce6:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	68b9      	ldr	r1, [r7, #8]
 8000cee:	68f8      	ldr	r0, [r7, #12]
 8000cf0:	f000 f944 	bl	8000f7c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d008      	beq.n	8000d0e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	68fa      	ldr	r2, [r7, #12]
 8000d02:	6812      	ldr	r2, [r2, #0]
 8000d04:	6812      	ldr	r2, [r2, #0]
 8000d06:	f042 020e 	orr.w	r2, r2, #14
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	e00f      	b.n	8000d2e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	68fa      	ldr	r2, [r7, #12]
 8000d14:	6812      	ldr	r2, [r2, #0]
 8000d16:	6812      	ldr	r2, [r2, #0]
 8000d18:	f022 0204 	bic.w	r2, r2, #4
 8000d1c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	68fa      	ldr	r2, [r7, #12]
 8000d24:	6812      	ldr	r2, [r2, #0]
 8000d26:	6812      	ldr	r2, [r2, #0]
 8000d28:	f042 020a 	orr.w	r2, r2, #10
 8000d2c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	68fa      	ldr	r2, [r7, #12]
 8000d34:	6812      	ldr	r2, [r2, #0]
 8000d36:	6812      	ldr	r2, [r2, #0]
 8000d38:	f042 0201 	orr.w	r2, r2, #1
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	e005      	b.n	8000d4c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	2200      	movs	r2, #0
 8000d44:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000d4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3718      	adds	r7, #24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d74:	2204      	movs	r2, #4
 8000d76:	409a      	lsls	r2, r3
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d055      	beq.n	8000e2c <HAL_DMA_IRQHandler+0xd4>
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	f003 0304 	and.w	r3, r3, #4
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d050      	beq.n	8000e2c <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f003 0320 	and.w	r3, r3, #32
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d107      	bne.n	8000da8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	687a      	ldr	r2, [r7, #4]
 8000d9e:	6812      	ldr	r2, [r2, #0]
 8000da0:	6812      	ldr	r2, [r2, #0]
 8000da2:	f022 0204 	bic.w	r2, r2, #4
 8000da6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000da8:	4a6d      	ldr	r2, [pc, #436]	; (8000f60 <HAL_DMA_IRQHandler+0x208>)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4619      	mov	r1, r3
 8000db0:	4b6c      	ldr	r3, [pc, #432]	; (8000f64 <HAL_DMA_IRQHandler+0x20c>)
 8000db2:	4299      	cmp	r1, r3
 8000db4:	d02e      	beq.n	8000e14 <HAL_DMA_IRQHandler+0xbc>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4b6a      	ldr	r3, [pc, #424]	; (8000f68 <HAL_DMA_IRQHandler+0x210>)
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d026      	beq.n	8000e10 <HAL_DMA_IRQHandler+0xb8>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4b68      	ldr	r3, [pc, #416]	; (8000f6c <HAL_DMA_IRQHandler+0x214>)
 8000dca:	4299      	cmp	r1, r3
 8000dcc:	d01d      	beq.n	8000e0a <HAL_DMA_IRQHandler+0xb2>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4b66      	ldr	r3, [pc, #408]	; (8000f70 <HAL_DMA_IRQHandler+0x218>)
 8000dd6:	4299      	cmp	r1, r3
 8000dd8:	d014      	beq.n	8000e04 <HAL_DMA_IRQHandler+0xac>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4619      	mov	r1, r3
 8000de0:	4b64      	ldr	r3, [pc, #400]	; (8000f74 <HAL_DMA_IRQHandler+0x21c>)
 8000de2:	4299      	cmp	r1, r3
 8000de4:	d00b      	beq.n	8000dfe <HAL_DMA_IRQHandler+0xa6>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4619      	mov	r1, r3
 8000dec:	4b62      	ldr	r3, [pc, #392]	; (8000f78 <HAL_DMA_IRQHandler+0x220>)
 8000dee:	4299      	cmp	r1, r3
 8000df0:	d102      	bne.n	8000df8 <HAL_DMA_IRQHandler+0xa0>
 8000df2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000df6:	e00e      	b.n	8000e16 <HAL_DMA_IRQHandler+0xbe>
 8000df8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000dfc:	e00b      	b.n	8000e16 <HAL_DMA_IRQHandler+0xbe>
 8000dfe:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000e02:	e008      	b.n	8000e16 <HAL_DMA_IRQHandler+0xbe>
 8000e04:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000e08:	e005      	b.n	8000e16 <HAL_DMA_IRQHandler+0xbe>
 8000e0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e0e:	e002      	b.n	8000e16 <HAL_DMA_IRQHandler+0xbe>
 8000e10:	2340      	movs	r3, #64	; 0x40
 8000e12:	e000      	b.n	8000e16 <HAL_DMA_IRQHandler+0xbe>
 8000e14:	2304      	movs	r3, #4
 8000e16:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	f000 809a 	beq.w	8000f56 <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000e2a:	e094      	b.n	8000f56 <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e30:	2202      	movs	r2, #2
 8000e32:	409a      	lsls	r2, r3
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	4013      	ands	r3, r2
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d05c      	beq.n	8000ef6 <HAL_DMA_IRQHandler+0x19e>
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d057      	beq.n	8000ef6 <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f003 0320 	and.w	r3, r3, #32
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d10b      	bne.n	8000e6c <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	6812      	ldr	r2, [r2, #0]
 8000e5c:	6812      	ldr	r2, [r2, #0]
 8000e5e:	f022 020a 	bic.w	r2, r2, #10
 8000e62:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2201      	movs	r2, #1
 8000e68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000e6c:	4a3c      	ldr	r2, [pc, #240]	; (8000f60 <HAL_DMA_IRQHandler+0x208>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4619      	mov	r1, r3
 8000e74:	4b3b      	ldr	r3, [pc, #236]	; (8000f64 <HAL_DMA_IRQHandler+0x20c>)
 8000e76:	4299      	cmp	r1, r3
 8000e78:	d02e      	beq.n	8000ed8 <HAL_DMA_IRQHandler+0x180>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4b39      	ldr	r3, [pc, #228]	; (8000f68 <HAL_DMA_IRQHandler+0x210>)
 8000e82:	4299      	cmp	r1, r3
 8000e84:	d026      	beq.n	8000ed4 <HAL_DMA_IRQHandler+0x17c>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4b37      	ldr	r3, [pc, #220]	; (8000f6c <HAL_DMA_IRQHandler+0x214>)
 8000e8e:	4299      	cmp	r1, r3
 8000e90:	d01d      	beq.n	8000ece <HAL_DMA_IRQHandler+0x176>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4619      	mov	r1, r3
 8000e98:	4b35      	ldr	r3, [pc, #212]	; (8000f70 <HAL_DMA_IRQHandler+0x218>)
 8000e9a:	4299      	cmp	r1, r3
 8000e9c:	d014      	beq.n	8000ec8 <HAL_DMA_IRQHandler+0x170>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4b33      	ldr	r3, [pc, #204]	; (8000f74 <HAL_DMA_IRQHandler+0x21c>)
 8000ea6:	4299      	cmp	r1, r3
 8000ea8:	d00b      	beq.n	8000ec2 <HAL_DMA_IRQHandler+0x16a>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4b31      	ldr	r3, [pc, #196]	; (8000f78 <HAL_DMA_IRQHandler+0x220>)
 8000eb2:	4299      	cmp	r1, r3
 8000eb4:	d102      	bne.n	8000ebc <HAL_DMA_IRQHandler+0x164>
 8000eb6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000eba:	e00e      	b.n	8000eda <HAL_DMA_IRQHandler+0x182>
 8000ebc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ec0:	e00b      	b.n	8000eda <HAL_DMA_IRQHandler+0x182>
 8000ec2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ec6:	e008      	b.n	8000eda <HAL_DMA_IRQHandler+0x182>
 8000ec8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ecc:	e005      	b.n	8000eda <HAL_DMA_IRQHandler+0x182>
 8000ece:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ed2:	e002      	b.n	8000eda <HAL_DMA_IRQHandler+0x182>
 8000ed4:	2320      	movs	r3, #32
 8000ed6:	e000      	b.n	8000eda <HAL_DMA_IRQHandler+0x182>
 8000ed8:	2302      	movs	r3, #2
 8000eda:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2200      	movs	r2, #0
 8000ee0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d034      	beq.n	8000f56 <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ef0:	6878      	ldr	r0, [r7, #4]
 8000ef2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000ef4:	e02f      	b.n	8000f56 <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efa:	2208      	movs	r2, #8
 8000efc:	409a      	lsls	r2, r3
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	4013      	ands	r3, r2
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d028      	beq.n	8000f58 <HAL_DMA_IRQHandler+0x200>
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	f003 0308 	and.w	r3, r3, #8
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d023      	beq.n	8000f58 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	687a      	ldr	r2, [r7, #4]
 8000f16:	6812      	ldr	r2, [r2, #0]
 8000f18:	6812      	ldr	r2, [r2, #0]
 8000f1a:	f022 020e 	bic.w	r2, r2, #14
 8000f1e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000f28:	2101      	movs	r1, #1
 8000f2a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f2e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2201      	movs	r2, #1
 8000f34:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2201      	movs	r2, #1
 8000f3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2200      	movs	r2, #0
 8000f42:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d004      	beq.n	8000f58 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	4798      	blx	r3
    }
  }
  return;
 8000f56:	bf00      	nop
 8000f58:	bf00      	nop
}
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	40020000 	.word	0x40020000
 8000f64:	40020008 	.word	0x40020008
 8000f68:	4002001c 	.word	0x4002001c
 8000f6c:	40020030 	.word	0x40020030
 8000f70:	40020044 	.word	0x40020044
 8000f74:	40020058 	.word	0x40020058
 8000f78:	4002006c 	.word	0x4002006c

08000f7c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
 8000f88:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f8e:	68fa      	ldr	r2, [r7, #12]
 8000f90:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000f92:	2101      	movs	r1, #1
 8000f94:	fa01 f202 	lsl.w	r2, r1, r2
 8000f98:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	683a      	ldr	r2, [r7, #0]
 8000fa0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	2b10      	cmp	r3, #16
 8000fa8:	d108      	bne.n	8000fbc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	687a      	ldr	r2, [r7, #4]
 8000fb0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	68ba      	ldr	r2, [r7, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000fba:	e007      	b.n	8000fcc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	68ba      	ldr	r2, [r7, #8]
 8000fc2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	687a      	ldr	r2, [r7, #4]
 8000fca:	60da      	str	r2, [r3, #12]
}
 8000fcc:	bf00      	nop
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr
	...

08000fd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b08b      	sub	sp, #44	; 0x2c
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fea:	e127      	b.n	800123c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000fec:	2201      	movs	r2, #1
 8000fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	429a      	cmp	r2, r3
 8001006:	f040 8116 	bne.w	8001236 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	2b12      	cmp	r3, #18
 8001010:	d034      	beq.n	800107c <HAL_GPIO_Init+0xa4>
 8001012:	2b12      	cmp	r3, #18
 8001014:	d80d      	bhi.n	8001032 <HAL_GPIO_Init+0x5a>
 8001016:	2b02      	cmp	r3, #2
 8001018:	d02b      	beq.n	8001072 <HAL_GPIO_Init+0x9a>
 800101a:	2b02      	cmp	r3, #2
 800101c:	d804      	bhi.n	8001028 <HAL_GPIO_Init+0x50>
 800101e:	2b00      	cmp	r3, #0
 8001020:	d031      	beq.n	8001086 <HAL_GPIO_Init+0xae>
 8001022:	2b01      	cmp	r3, #1
 8001024:	d01c      	beq.n	8001060 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001026:	e048      	b.n	80010ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001028:	2b03      	cmp	r3, #3
 800102a:	d043      	beq.n	80010b4 <HAL_GPIO_Init+0xdc>
 800102c:	2b11      	cmp	r3, #17
 800102e:	d01b      	beq.n	8001068 <HAL_GPIO_Init+0x90>
          break;
 8001030:	e043      	b.n	80010ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001032:	4a89      	ldr	r2, [pc, #548]	; (8001258 <HAL_GPIO_Init+0x280>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d026      	beq.n	8001086 <HAL_GPIO_Init+0xae>
 8001038:	4a87      	ldr	r2, [pc, #540]	; (8001258 <HAL_GPIO_Init+0x280>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d806      	bhi.n	800104c <HAL_GPIO_Init+0x74>
 800103e:	4a87      	ldr	r2, [pc, #540]	; (800125c <HAL_GPIO_Init+0x284>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d020      	beq.n	8001086 <HAL_GPIO_Init+0xae>
 8001044:	4a86      	ldr	r2, [pc, #536]	; (8001260 <HAL_GPIO_Init+0x288>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d01d      	beq.n	8001086 <HAL_GPIO_Init+0xae>
          break;
 800104a:	e036      	b.n	80010ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800104c:	4a85      	ldr	r2, [pc, #532]	; (8001264 <HAL_GPIO_Init+0x28c>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d019      	beq.n	8001086 <HAL_GPIO_Init+0xae>
 8001052:	4a85      	ldr	r2, [pc, #532]	; (8001268 <HAL_GPIO_Init+0x290>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d016      	beq.n	8001086 <HAL_GPIO_Init+0xae>
 8001058:	4a84      	ldr	r2, [pc, #528]	; (800126c <HAL_GPIO_Init+0x294>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d013      	beq.n	8001086 <HAL_GPIO_Init+0xae>
          break;
 800105e:	e02c      	b.n	80010ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	623b      	str	r3, [r7, #32]
          break;
 8001066:	e028      	b.n	80010ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	3304      	adds	r3, #4
 800106e:	623b      	str	r3, [r7, #32]
          break;
 8001070:	e023      	b.n	80010ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	68db      	ldr	r3, [r3, #12]
 8001076:	3308      	adds	r3, #8
 8001078:	623b      	str	r3, [r7, #32]
          break;
 800107a:	e01e      	b.n	80010ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	330c      	adds	r3, #12
 8001082:	623b      	str	r3, [r7, #32]
          break;
 8001084:	e019      	b.n	80010ba <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d102      	bne.n	8001094 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800108e:	2304      	movs	r3, #4
 8001090:	623b      	str	r3, [r7, #32]
          break;
 8001092:	e012      	b.n	80010ba <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d105      	bne.n	80010a8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800109c:	2308      	movs	r3, #8
 800109e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	69fa      	ldr	r2, [r7, #28]
 80010a4:	611a      	str	r2, [r3, #16]
          break;
 80010a6:	e008      	b.n	80010ba <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80010a8:	2308      	movs	r3, #8
 80010aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	69fa      	ldr	r2, [r7, #28]
 80010b0:	615a      	str	r2, [r3, #20]
          break;
 80010b2:	e002      	b.n	80010ba <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80010b4:	2300      	movs	r3, #0
 80010b6:	623b      	str	r3, [r7, #32]
          break;
 80010b8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80010ba:	69bb      	ldr	r3, [r7, #24]
 80010bc:	2bff      	cmp	r3, #255	; 0xff
 80010be:	d801      	bhi.n	80010c4 <HAL_GPIO_Init+0xec>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	e001      	b.n	80010c8 <HAL_GPIO_Init+0xf0>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3304      	adds	r3, #4
 80010c8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80010ca:	69bb      	ldr	r3, [r7, #24]
 80010cc:	2bff      	cmp	r3, #255	; 0xff
 80010ce:	d802      	bhi.n	80010d6 <HAL_GPIO_Init+0xfe>
 80010d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	e002      	b.n	80010dc <HAL_GPIO_Init+0x104>
 80010d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d8:	3b08      	subs	r3, #8
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	210f      	movs	r1, #15
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ea:	43db      	mvns	r3, r3
 80010ec:	401a      	ands	r2, r3
 80010ee:	6a39      	ldr	r1, [r7, #32]
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	fa01 f303 	lsl.w	r3, r1, r3
 80010f6:	431a      	orrs	r2, r3
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001104:	2b00      	cmp	r3, #0
 8001106:	f000 8096 	beq.w	8001236 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800110a:	4a59      	ldr	r2, [pc, #356]	; (8001270 <HAL_GPIO_Init+0x298>)
 800110c:	4b58      	ldr	r3, [pc, #352]	; (8001270 <HAL_GPIO_Init+0x298>)
 800110e:	699b      	ldr	r3, [r3, #24]
 8001110:	f043 0301 	orr.w	r3, r3, #1
 8001114:	6193      	str	r3, [r2, #24]
 8001116:	4b56      	ldr	r3, [pc, #344]	; (8001270 <HAL_GPIO_Init+0x298>)
 8001118:	699b      	ldr	r3, [r3, #24]
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	60bb      	str	r3, [r7, #8]
 8001120:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001122:	4a54      	ldr	r2, [pc, #336]	; (8001274 <HAL_GPIO_Init+0x29c>)
 8001124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001126:	089b      	lsrs	r3, r3, #2
 8001128:	3302      	adds	r3, #2
 800112a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800112e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001132:	f003 0303 	and.w	r3, r3, #3
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	220f      	movs	r2, #15
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	43db      	mvns	r3, r3
 8001140:	68fa      	ldr	r2, [r7, #12]
 8001142:	4013      	ands	r3, r2
 8001144:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a4b      	ldr	r2, [pc, #300]	; (8001278 <HAL_GPIO_Init+0x2a0>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d013      	beq.n	8001176 <HAL_GPIO_Init+0x19e>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a4a      	ldr	r2, [pc, #296]	; (800127c <HAL_GPIO_Init+0x2a4>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d00d      	beq.n	8001172 <HAL_GPIO_Init+0x19a>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a49      	ldr	r2, [pc, #292]	; (8001280 <HAL_GPIO_Init+0x2a8>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d007      	beq.n	800116e <HAL_GPIO_Init+0x196>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a48      	ldr	r2, [pc, #288]	; (8001284 <HAL_GPIO_Init+0x2ac>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d101      	bne.n	800116a <HAL_GPIO_Init+0x192>
 8001166:	2303      	movs	r3, #3
 8001168:	e006      	b.n	8001178 <HAL_GPIO_Init+0x1a0>
 800116a:	2304      	movs	r3, #4
 800116c:	e004      	b.n	8001178 <HAL_GPIO_Init+0x1a0>
 800116e:	2302      	movs	r3, #2
 8001170:	e002      	b.n	8001178 <HAL_GPIO_Init+0x1a0>
 8001172:	2301      	movs	r3, #1
 8001174:	e000      	b.n	8001178 <HAL_GPIO_Init+0x1a0>
 8001176:	2300      	movs	r3, #0
 8001178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800117a:	f002 0203 	and.w	r2, r2, #3
 800117e:	0092      	lsls	r2, r2, #2
 8001180:	4093      	lsls	r3, r2
 8001182:	68fa      	ldr	r2, [r7, #12]
 8001184:	4313      	orrs	r3, r2
 8001186:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001188:	493a      	ldr	r1, [pc, #232]	; (8001274 <HAL_GPIO_Init+0x29c>)
 800118a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118c:	089b      	lsrs	r3, r3, #2
 800118e:	3302      	adds	r3, #2
 8001190:	68fa      	ldr	r2, [r7, #12]
 8001192:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d006      	beq.n	80011b0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011a2:	4939      	ldr	r1, [pc, #228]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 80011a4:	4b38      	ldr	r3, [pc, #224]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	600b      	str	r3, [r1, #0]
 80011ae:	e006      	b.n	80011be <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011b0:	4935      	ldr	r1, [pc, #212]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 80011b2:	4b35      	ldr	r3, [pc, #212]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	4013      	ands	r3, r2
 80011bc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d006      	beq.n	80011d8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80011ca:	492f      	ldr	r1, [pc, #188]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 80011cc:	4b2e      	ldr	r3, [pc, #184]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 80011ce:	685a      	ldr	r2, [r3, #4]
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	604b      	str	r3, [r1, #4]
 80011d6:	e006      	b.n	80011e6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80011d8:	492b      	ldr	r1, [pc, #172]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 80011da:	4b2b      	ldr	r3, [pc, #172]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 80011dc:	685a      	ldr	r2, [r3, #4]
 80011de:	69bb      	ldr	r3, [r7, #24]
 80011e0:	43db      	mvns	r3, r3
 80011e2:	4013      	ands	r3, r2
 80011e4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d006      	beq.n	8001200 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80011f2:	4925      	ldr	r1, [pc, #148]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 80011f4:	4b24      	ldr	r3, [pc, #144]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 80011f6:	689a      	ldr	r2, [r3, #8]
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	608b      	str	r3, [r1, #8]
 80011fe:	e006      	b.n	800120e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001200:	4921      	ldr	r1, [pc, #132]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 8001202:	4b21      	ldr	r3, [pc, #132]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 8001204:	689a      	ldr	r2, [r3, #8]
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	43db      	mvns	r3, r3
 800120a:	4013      	ands	r3, r2
 800120c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001216:	2b00      	cmp	r3, #0
 8001218:	d006      	beq.n	8001228 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800121a:	491b      	ldr	r1, [pc, #108]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 800121c:	4b1a      	ldr	r3, [pc, #104]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 800121e:	68da      	ldr	r2, [r3, #12]
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	4313      	orrs	r3, r2
 8001224:	60cb      	str	r3, [r1, #12]
 8001226:	e006      	b.n	8001236 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001228:	4917      	ldr	r1, [pc, #92]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 800122a:	4b17      	ldr	r3, [pc, #92]	; (8001288 <HAL_GPIO_Init+0x2b0>)
 800122c:	68da      	ldr	r2, [r3, #12]
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	43db      	mvns	r3, r3
 8001232:	4013      	ands	r3, r2
 8001234:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001238:	3301      	adds	r3, #1
 800123a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001242:	fa22 f303 	lsr.w	r3, r2, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	f47f aed0 	bne.w	8000fec <HAL_GPIO_Init+0x14>
  }
}
 800124c:	bf00      	nop
 800124e:	372c      	adds	r7, #44	; 0x2c
 8001250:	46bd      	mov	sp, r7
 8001252:	bc80      	pop	{r7}
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	10210000 	.word	0x10210000
 800125c:	10110000 	.word	0x10110000
 8001260:	10120000 	.word	0x10120000
 8001264:	10310000 	.word	0x10310000
 8001268:	10320000 	.word	0x10320000
 800126c:	10220000 	.word	0x10220000
 8001270:	40021000 	.word	0x40021000
 8001274:	40010000 	.word	0x40010000
 8001278:	40010800 	.word	0x40010800
 800127c:	40010c00 	.word	0x40010c00
 8001280:	40011000 	.word	0x40011000
 8001284:	40011400 	.word	0x40011400
 8001288:	40010400 	.word	0x40010400

0800128c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	460b      	mov	r3, r1
 8001296:	807b      	strh	r3, [r7, #2]
 8001298:	4613      	mov	r3, r2
 800129a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800129c:	787b      	ldrb	r3, [r7, #1]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d003      	beq.n	80012aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012a2:	887a      	ldrh	r2, [r7, #2]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80012a8:	e003      	b.n	80012b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80012aa:	887b      	ldrh	r3, [r7, #2]
 80012ac:	041a      	lsls	r2, r3, #16
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	611a      	str	r2, [r3, #16]
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr

080012bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e26c      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f003 0301 	and.w	r3, r3, #1
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	f000 8087 	beq.w	80013ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80012dc:	4b92      	ldr	r3, [pc, #584]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f003 030c 	and.w	r3, r3, #12
 80012e4:	2b04      	cmp	r3, #4
 80012e6:	d00c      	beq.n	8001302 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012e8:	4b8f      	ldr	r3, [pc, #572]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f003 030c 	and.w	r3, r3, #12
 80012f0:	2b08      	cmp	r3, #8
 80012f2:	d112      	bne.n	800131a <HAL_RCC_OscConfig+0x5e>
 80012f4:	4b8c      	ldr	r3, [pc, #560]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001300:	d10b      	bne.n	800131a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001302:	4b89      	ldr	r3, [pc, #548]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d06c      	beq.n	80013e8 <HAL_RCC_OscConfig+0x12c>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d168      	bne.n	80013e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e246      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001322:	d106      	bne.n	8001332 <HAL_RCC_OscConfig+0x76>
 8001324:	4a80      	ldr	r2, [pc, #512]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001326:	4b80      	ldr	r3, [pc, #512]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	e02e      	b.n	8001390 <HAL_RCC_OscConfig+0xd4>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d10c      	bne.n	8001354 <HAL_RCC_OscConfig+0x98>
 800133a:	4a7b      	ldr	r2, [pc, #492]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 800133c:	4b7a      	ldr	r3, [pc, #488]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001344:	6013      	str	r3, [r2, #0]
 8001346:	4a78      	ldr	r2, [pc, #480]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001348:	4b77      	ldr	r3, [pc, #476]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001350:	6013      	str	r3, [r2, #0]
 8001352:	e01d      	b.n	8001390 <HAL_RCC_OscConfig+0xd4>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800135c:	d10c      	bne.n	8001378 <HAL_RCC_OscConfig+0xbc>
 800135e:	4a72      	ldr	r2, [pc, #456]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001360:	4b71      	ldr	r3, [pc, #452]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001368:	6013      	str	r3, [r2, #0]
 800136a:	4a6f      	ldr	r2, [pc, #444]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 800136c:	4b6e      	ldr	r3, [pc, #440]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001374:	6013      	str	r3, [r2, #0]
 8001376:	e00b      	b.n	8001390 <HAL_RCC_OscConfig+0xd4>
 8001378:	4a6b      	ldr	r2, [pc, #428]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 800137a:	4b6b      	ldr	r3, [pc, #428]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001382:	6013      	str	r3, [r2, #0]
 8001384:	4a68      	ldr	r2, [pc, #416]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001386:	4b68      	ldr	r3, [pc, #416]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800138e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d013      	beq.n	80013c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001398:	f7fe ff30 	bl	80001fc <HAL_GetTick>
 800139c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139e:	e008      	b.n	80013b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013a0:	f7fe ff2c 	bl	80001fc <HAL_GetTick>
 80013a4:	4602      	mov	r2, r0
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	2b64      	cmp	r3, #100	; 0x64
 80013ac:	d901      	bls.n	80013b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80013ae:	2303      	movs	r3, #3
 80013b0:	e1fa      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013b2:	4b5d      	ldr	r3, [pc, #372]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d0f0      	beq.n	80013a0 <HAL_RCC_OscConfig+0xe4>
 80013be:	e014      	b.n	80013ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c0:	f7fe ff1c 	bl	80001fc <HAL_GetTick>
 80013c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013c6:	e008      	b.n	80013da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013c8:	f7fe ff18 	bl	80001fc <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	2b64      	cmp	r3, #100	; 0x64
 80013d4:	d901      	bls.n	80013da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e1e6      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013da:	4b53      	ldr	r3, [pc, #332]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d1f0      	bne.n	80013c8 <HAL_RCC_OscConfig+0x10c>
 80013e6:	e000      	b.n	80013ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d063      	beq.n	80014be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013f6:	4b4c      	ldr	r3, [pc, #304]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f003 030c 	and.w	r3, r3, #12
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d00b      	beq.n	800141a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001402:	4b49      	ldr	r3, [pc, #292]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f003 030c 	and.w	r3, r3, #12
 800140a:	2b08      	cmp	r3, #8
 800140c:	d11c      	bne.n	8001448 <HAL_RCC_OscConfig+0x18c>
 800140e:	4b46      	ldr	r3, [pc, #280]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d116      	bne.n	8001448 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800141a:	4b43      	ldr	r3, [pc, #268]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0302 	and.w	r3, r3, #2
 8001422:	2b00      	cmp	r3, #0
 8001424:	d005      	beq.n	8001432 <HAL_RCC_OscConfig+0x176>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	691b      	ldr	r3, [r3, #16]
 800142a:	2b01      	cmp	r3, #1
 800142c:	d001      	beq.n	8001432 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e1ba      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001432:	493d      	ldr	r1, [pc, #244]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001434:	4b3c      	ldr	r3, [pc, #240]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	695b      	ldr	r3, [r3, #20]
 8001440:	00db      	lsls	r3, r3, #3
 8001442:	4313      	orrs	r3, r2
 8001444:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001446:	e03a      	b.n	80014be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	691b      	ldr	r3, [r3, #16]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d020      	beq.n	8001492 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001450:	4b36      	ldr	r3, [pc, #216]	; (800152c <HAL_RCC_OscConfig+0x270>)
 8001452:	2201      	movs	r2, #1
 8001454:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001456:	f7fe fed1 	bl	80001fc <HAL_GetTick>
 800145a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800145c:	e008      	b.n	8001470 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800145e:	f7fe fecd 	bl	80001fc <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b02      	cmp	r3, #2
 800146a:	d901      	bls.n	8001470 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e19b      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001470:	4b2d      	ldr	r3, [pc, #180]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0302 	and.w	r3, r3, #2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d0f0      	beq.n	800145e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800147c:	492a      	ldr	r1, [pc, #168]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 800147e:	4b2a      	ldr	r3, [pc, #168]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	695b      	ldr	r3, [r3, #20]
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	4313      	orrs	r3, r2
 800148e:	600b      	str	r3, [r1, #0]
 8001490:	e015      	b.n	80014be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001492:	4b26      	ldr	r3, [pc, #152]	; (800152c <HAL_RCC_OscConfig+0x270>)
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001498:	f7fe feb0 	bl	80001fc <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014a0:	f7fe feac 	bl	80001fc <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e17a      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014b2:	4b1d      	ldr	r3, [pc, #116]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d1f0      	bne.n	80014a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0308 	and.w	r3, r3, #8
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d03a      	beq.n	8001540 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	699b      	ldr	r3, [r3, #24]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d019      	beq.n	8001506 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014d2:	4b17      	ldr	r3, [pc, #92]	; (8001530 <HAL_RCC_OscConfig+0x274>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d8:	f7fe fe90 	bl	80001fc <HAL_GetTick>
 80014dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014de:	e008      	b.n	80014f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014e0:	f7fe fe8c 	bl	80001fc <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e15a      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014f2:	4b0d      	ldr	r3, [pc, #52]	; (8001528 <HAL_RCC_OscConfig+0x26c>)
 80014f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d0f0      	beq.n	80014e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80014fe:	2001      	movs	r0, #1
 8001500:	f000 faa8 	bl	8001a54 <RCC_Delay>
 8001504:	e01c      	b.n	8001540 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001506:	4b0a      	ldr	r3, [pc, #40]	; (8001530 <HAL_RCC_OscConfig+0x274>)
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800150c:	f7fe fe76 	bl	80001fc <HAL_GetTick>
 8001510:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001512:	e00f      	b.n	8001534 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001514:	f7fe fe72 	bl	80001fc <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b02      	cmp	r3, #2
 8001520:	d908      	bls.n	8001534 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e140      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
 8001526:	bf00      	nop
 8001528:	40021000 	.word	0x40021000
 800152c:	42420000 	.word	0x42420000
 8001530:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001534:	4b9e      	ldr	r3, [pc, #632]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001538:	f003 0302 	and.w	r3, r3, #2
 800153c:	2b00      	cmp	r3, #0
 800153e:	d1e9      	bne.n	8001514 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 0304 	and.w	r3, r3, #4
 8001548:	2b00      	cmp	r3, #0
 800154a:	f000 80a6 	beq.w	800169a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800154e:	2300      	movs	r3, #0
 8001550:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001552:	4b97      	ldr	r3, [pc, #604]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001554:	69db      	ldr	r3, [r3, #28]
 8001556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800155a:	2b00      	cmp	r3, #0
 800155c:	d10d      	bne.n	800157a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800155e:	4a94      	ldr	r2, [pc, #592]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001560:	4b93      	ldr	r3, [pc, #588]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001562:	69db      	ldr	r3, [r3, #28]
 8001564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001568:	61d3      	str	r3, [r2, #28]
 800156a:	4b91      	ldr	r3, [pc, #580]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001576:	2301      	movs	r3, #1
 8001578:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800157a:	4b8e      	ldr	r3, [pc, #568]	; (80017b4 <HAL_RCC_OscConfig+0x4f8>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001582:	2b00      	cmp	r3, #0
 8001584:	d118      	bne.n	80015b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001586:	4a8b      	ldr	r2, [pc, #556]	; (80017b4 <HAL_RCC_OscConfig+0x4f8>)
 8001588:	4b8a      	ldr	r3, [pc, #552]	; (80017b4 <HAL_RCC_OscConfig+0x4f8>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001590:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001592:	f7fe fe33 	bl	80001fc <HAL_GetTick>
 8001596:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001598:	e008      	b.n	80015ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800159a:	f7fe fe2f 	bl	80001fc <HAL_GetTick>
 800159e:	4602      	mov	r2, r0
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	2b64      	cmp	r3, #100	; 0x64
 80015a6:	d901      	bls.n	80015ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	e0fd      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ac:	4b81      	ldr	r3, [pc, #516]	; (80017b4 <HAL_RCC_OscConfig+0x4f8>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d0f0      	beq.n	800159a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d106      	bne.n	80015ce <HAL_RCC_OscConfig+0x312>
 80015c0:	4a7b      	ldr	r2, [pc, #492]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 80015c2:	4b7b      	ldr	r3, [pc, #492]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 80015c4:	6a1b      	ldr	r3, [r3, #32]
 80015c6:	f043 0301 	orr.w	r3, r3, #1
 80015ca:	6213      	str	r3, [r2, #32]
 80015cc:	e02d      	b.n	800162a <HAL_RCC_OscConfig+0x36e>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d10c      	bne.n	80015f0 <HAL_RCC_OscConfig+0x334>
 80015d6:	4a76      	ldr	r2, [pc, #472]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 80015d8:	4b75      	ldr	r3, [pc, #468]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 80015da:	6a1b      	ldr	r3, [r3, #32]
 80015dc:	f023 0301 	bic.w	r3, r3, #1
 80015e0:	6213      	str	r3, [r2, #32]
 80015e2:	4a73      	ldr	r2, [pc, #460]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 80015e4:	4b72      	ldr	r3, [pc, #456]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 80015e6:	6a1b      	ldr	r3, [r3, #32]
 80015e8:	f023 0304 	bic.w	r3, r3, #4
 80015ec:	6213      	str	r3, [r2, #32]
 80015ee:	e01c      	b.n	800162a <HAL_RCC_OscConfig+0x36e>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	2b05      	cmp	r3, #5
 80015f6:	d10c      	bne.n	8001612 <HAL_RCC_OscConfig+0x356>
 80015f8:	4a6d      	ldr	r2, [pc, #436]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 80015fa:	4b6d      	ldr	r3, [pc, #436]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 80015fc:	6a1b      	ldr	r3, [r3, #32]
 80015fe:	f043 0304 	orr.w	r3, r3, #4
 8001602:	6213      	str	r3, [r2, #32]
 8001604:	4a6a      	ldr	r2, [pc, #424]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001606:	4b6a      	ldr	r3, [pc, #424]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001608:	6a1b      	ldr	r3, [r3, #32]
 800160a:	f043 0301 	orr.w	r3, r3, #1
 800160e:	6213      	str	r3, [r2, #32]
 8001610:	e00b      	b.n	800162a <HAL_RCC_OscConfig+0x36e>
 8001612:	4a67      	ldr	r2, [pc, #412]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001614:	4b66      	ldr	r3, [pc, #408]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001616:	6a1b      	ldr	r3, [r3, #32]
 8001618:	f023 0301 	bic.w	r3, r3, #1
 800161c:	6213      	str	r3, [r2, #32]
 800161e:	4a64      	ldr	r2, [pc, #400]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001620:	4b63      	ldr	r3, [pc, #396]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001622:	6a1b      	ldr	r3, [r3, #32]
 8001624:	f023 0304 	bic.w	r3, r3, #4
 8001628:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d015      	beq.n	800165e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001632:	f7fe fde3 	bl	80001fc <HAL_GetTick>
 8001636:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001638:	e00a      	b.n	8001650 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800163a:	f7fe fddf 	bl	80001fc <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	f241 3288 	movw	r2, #5000	; 0x1388
 8001648:	4293      	cmp	r3, r2
 800164a:	d901      	bls.n	8001650 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800164c:	2303      	movs	r3, #3
 800164e:	e0ab      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001650:	4b57      	ldr	r3, [pc, #348]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001652:	6a1b      	ldr	r3, [r3, #32]
 8001654:	f003 0302 	and.w	r3, r3, #2
 8001658:	2b00      	cmp	r3, #0
 800165a:	d0ee      	beq.n	800163a <HAL_RCC_OscConfig+0x37e>
 800165c:	e014      	b.n	8001688 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800165e:	f7fe fdcd 	bl	80001fc <HAL_GetTick>
 8001662:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001664:	e00a      	b.n	800167c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001666:	f7fe fdc9 	bl	80001fc <HAL_GetTick>
 800166a:	4602      	mov	r2, r0
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	f241 3288 	movw	r2, #5000	; 0x1388
 8001674:	4293      	cmp	r3, r2
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e095      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800167c:	4b4c      	ldr	r3, [pc, #304]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 800167e:	6a1b      	ldr	r3, [r3, #32]
 8001680:	f003 0302 	and.w	r3, r3, #2
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1ee      	bne.n	8001666 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001688:	7dfb      	ldrb	r3, [r7, #23]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d105      	bne.n	800169a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800168e:	4a48      	ldr	r2, [pc, #288]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001690:	4b47      	ldr	r3, [pc, #284]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001692:	69db      	ldr	r3, [r3, #28]
 8001694:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001698:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	69db      	ldr	r3, [r3, #28]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	f000 8081 	beq.w	80017a6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016a4:	4b42      	ldr	r3, [pc, #264]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f003 030c 	and.w	r3, r3, #12
 80016ac:	2b08      	cmp	r3, #8
 80016ae:	d061      	beq.n	8001774 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	69db      	ldr	r3, [r3, #28]
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d146      	bne.n	8001746 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016b8:	4b3f      	ldr	r3, [pc, #252]	; (80017b8 <HAL_RCC_OscConfig+0x4fc>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016be:	f7fe fd9d 	bl	80001fc <HAL_GetTick>
 80016c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016c4:	e008      	b.n	80016d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016c6:	f7fe fd99 	bl	80001fc <HAL_GetTick>
 80016ca:	4602      	mov	r2, r0
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e067      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016d8:	4b35      	ldr	r3, [pc, #212]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d1f0      	bne.n	80016c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6a1b      	ldr	r3, [r3, #32]
 80016e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016ec:	d108      	bne.n	8001700 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80016ee:	4930      	ldr	r1, [pc, #192]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 80016f0:	4b2f      	ldr	r3, [pc, #188]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001700:	482b      	ldr	r0, [pc, #172]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001702:	4b2b      	ldr	r3, [pc, #172]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6a19      	ldr	r1, [r3, #32]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001712:	430b      	orrs	r3, r1
 8001714:	4313      	orrs	r3, r2
 8001716:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001718:	4b27      	ldr	r3, [pc, #156]	; (80017b8 <HAL_RCC_OscConfig+0x4fc>)
 800171a:	2201      	movs	r2, #1
 800171c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800171e:	f7fe fd6d 	bl	80001fc <HAL_GetTick>
 8001722:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001724:	e008      	b.n	8001738 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001726:	f7fe fd69 	bl	80001fc <HAL_GetTick>
 800172a:	4602      	mov	r2, r0
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	2b02      	cmp	r3, #2
 8001732:	d901      	bls.n	8001738 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	e037      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001738:	4b1d      	ldr	r3, [pc, #116]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d0f0      	beq.n	8001726 <HAL_RCC_OscConfig+0x46a>
 8001744:	e02f      	b.n	80017a6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001746:	4b1c      	ldr	r3, [pc, #112]	; (80017b8 <HAL_RCC_OscConfig+0x4fc>)
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800174c:	f7fe fd56 	bl	80001fc <HAL_GetTick>
 8001750:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001752:	e008      	b.n	8001766 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001754:	f7fe fd52 	bl	80001fc <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	2b02      	cmp	r3, #2
 8001760:	d901      	bls.n	8001766 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001762:	2303      	movs	r3, #3
 8001764:	e020      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001766:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800176e:	2b00      	cmp	r3, #0
 8001770:	d1f0      	bne.n	8001754 <HAL_RCC_OscConfig+0x498>
 8001772:	e018      	b.n	80017a6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	69db      	ldr	r3, [r3, #28]
 8001778:	2b01      	cmp	r3, #1
 800177a:	d101      	bne.n	8001780 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e013      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001780:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <HAL_RCC_OscConfig+0x4f4>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6a1b      	ldr	r3, [r3, #32]
 8001790:	429a      	cmp	r2, r3
 8001792:	d106      	bne.n	80017a2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800179e:	429a      	cmp	r2, r3
 80017a0:	d001      	beq.n	80017a6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e000      	b.n	80017a8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80017a6:	2300      	movs	r3, #0
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3718      	adds	r7, #24
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40021000 	.word	0x40021000
 80017b4:	40007000 	.word	0x40007000
 80017b8:	42420060 	.word	0x42420060

080017bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d101      	bne.n	80017d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e0d0      	b.n	8001972 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017d0:	4b6a      	ldr	r3, [pc, #424]	; (800197c <HAL_RCC_ClockConfig+0x1c0>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0207 	and.w	r2, r3, #7
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	429a      	cmp	r2, r3
 80017dc:	d210      	bcs.n	8001800 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017de:	4967      	ldr	r1, [pc, #412]	; (800197c <HAL_RCC_ClockConfig+0x1c0>)
 80017e0:	4b66      	ldr	r3, [pc, #408]	; (800197c <HAL_RCC_ClockConfig+0x1c0>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f023 0207 	bic.w	r2, r3, #7
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ee:	4b63      	ldr	r3, [pc, #396]	; (800197c <HAL_RCC_ClockConfig+0x1c0>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0207 	and.w	r2, r3, #7
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d001      	beq.n	8001800 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e0b8      	b.n	8001972 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0302 	and.w	r3, r3, #2
 8001808:	2b00      	cmp	r3, #0
 800180a:	d020      	beq.n	800184e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	2b00      	cmp	r3, #0
 8001816:	d005      	beq.n	8001824 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001818:	4a59      	ldr	r2, [pc, #356]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 800181a:	4b59      	ldr	r3, [pc, #356]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001822:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0308 	and.w	r3, r3, #8
 800182c:	2b00      	cmp	r3, #0
 800182e:	d005      	beq.n	800183c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001830:	4a53      	ldr	r2, [pc, #332]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 8001832:	4b53      	ldr	r3, [pc, #332]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800183a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800183c:	4950      	ldr	r1, [pc, #320]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 800183e:	4b50      	ldr	r3, [pc, #320]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	4313      	orrs	r3, r2
 800184c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	2b00      	cmp	r3, #0
 8001858:	d040      	beq.n	80018dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d107      	bne.n	8001872 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001862:	4b47      	ldr	r3, [pc, #284]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d115      	bne.n	800189a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e07f      	b.n	8001972 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	2b02      	cmp	r3, #2
 8001878:	d107      	bne.n	800188a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800187a:	4b41      	ldr	r3, [pc, #260]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d109      	bne.n	800189a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e073      	b.n	8001972 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800188a:	4b3d      	ldr	r3, [pc, #244]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	2b00      	cmp	r3, #0
 8001894:	d101      	bne.n	800189a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e06b      	b.n	8001972 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800189a:	4939      	ldr	r1, [pc, #228]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 800189c:	4b38      	ldr	r3, [pc, #224]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f023 0203 	bic.w	r2, r3, #3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018ac:	f7fe fca6 	bl	80001fc <HAL_GetTick>
 80018b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018b2:	e00a      	b.n	80018ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018b4:	f7fe fca2 	bl	80001fc <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	f241 3288 	movw	r2, #5000	; 0x1388
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d901      	bls.n	80018ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018c6:	2303      	movs	r3, #3
 80018c8:	e053      	b.n	8001972 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ca:	4b2d      	ldr	r3, [pc, #180]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f003 020c 	and.w	r2, r3, #12
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	429a      	cmp	r2, r3
 80018da:	d1eb      	bne.n	80018b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018dc:	4b27      	ldr	r3, [pc, #156]	; (800197c <HAL_RCC_ClockConfig+0x1c0>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0207 	and.w	r2, r3, #7
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d910      	bls.n	800190c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ea:	4924      	ldr	r1, [pc, #144]	; (800197c <HAL_RCC_ClockConfig+0x1c0>)
 80018ec:	4b23      	ldr	r3, [pc, #140]	; (800197c <HAL_RCC_ClockConfig+0x1c0>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f023 0207 	bic.w	r2, r3, #7
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018fa:	4b20      	ldr	r3, [pc, #128]	; (800197c <HAL_RCC_ClockConfig+0x1c0>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0207 	and.w	r2, r3, #7
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	429a      	cmp	r2, r3
 8001906:	d001      	beq.n	800190c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e032      	b.n	8001972 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0304 	and.w	r3, r3, #4
 8001914:	2b00      	cmp	r3, #0
 8001916:	d008      	beq.n	800192a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001918:	4919      	ldr	r1, [pc, #100]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 800191a:	4b19      	ldr	r3, [pc, #100]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	4313      	orrs	r3, r2
 8001928:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0308 	and.w	r3, r3, #8
 8001932:	2b00      	cmp	r3, #0
 8001934:	d009      	beq.n	800194a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001936:	4912      	ldr	r1, [pc, #72]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 8001938:	4b11      	ldr	r3, [pc, #68]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	691b      	ldr	r3, [r3, #16]
 8001944:	00db      	lsls	r3, r3, #3
 8001946:	4313      	orrs	r3, r2
 8001948:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800194a:	f000 f821 	bl	8001990 <HAL_RCC_GetSysClockFreq>
 800194e:	4601      	mov	r1, r0
 8001950:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <HAL_RCC_ClockConfig+0x1c4>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	091b      	lsrs	r3, r3, #4
 8001956:	f003 030f 	and.w	r3, r3, #15
 800195a:	4a0a      	ldr	r2, [pc, #40]	; (8001984 <HAL_RCC_ClockConfig+0x1c8>)
 800195c:	5cd3      	ldrb	r3, [r2, r3]
 800195e:	fa21 f303 	lsr.w	r3, r1, r3
 8001962:	4a09      	ldr	r2, [pc, #36]	; (8001988 <HAL_RCC_ClockConfig+0x1cc>)
 8001964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001966:	4b09      	ldr	r3, [pc, #36]	; (800198c <HAL_RCC_ClockConfig+0x1d0>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe fc04 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40022000 	.word	0x40022000
 8001980:	40021000 	.word	0x40021000
 8001984:	08007ed8 	.word	0x08007ed8
 8001988:	20000038 	.word	0x20000038
 800198c:	20000000 	.word	0x20000000

08001990 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001990:	b490      	push	{r4, r7}
 8001992:	b08a      	sub	sp, #40	; 0x28
 8001994:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001996:	4b2a      	ldr	r3, [pc, #168]	; (8001a40 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001998:	1d3c      	adds	r4, r7, #4
 800199a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800199c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80019a0:	4b28      	ldr	r3, [pc, #160]	; (8001a44 <HAL_RCC_GetSysClockFreq+0xb4>)
 80019a2:	881b      	ldrh	r3, [r3, #0]
 80019a4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80019a6:	2300      	movs	r3, #0
 80019a8:	61fb      	str	r3, [r7, #28]
 80019aa:	2300      	movs	r3, #0
 80019ac:	61bb      	str	r3, [r7, #24]
 80019ae:	2300      	movs	r3, #0
 80019b0:	627b      	str	r3, [r7, #36]	; 0x24
 80019b2:	2300      	movs	r3, #0
 80019b4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80019b6:	2300      	movs	r3, #0
 80019b8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80019ba:	4b23      	ldr	r3, [pc, #140]	; (8001a48 <HAL_RCC_GetSysClockFreq+0xb8>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f003 030c 	and.w	r3, r3, #12
 80019c6:	2b04      	cmp	r3, #4
 80019c8:	d002      	beq.n	80019d0 <HAL_RCC_GetSysClockFreq+0x40>
 80019ca:	2b08      	cmp	r3, #8
 80019cc:	d003      	beq.n	80019d6 <HAL_RCC_GetSysClockFreq+0x46>
 80019ce:	e02d      	b.n	8001a2c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80019d0:	4b1e      	ldr	r3, [pc, #120]	; (8001a4c <HAL_RCC_GetSysClockFreq+0xbc>)
 80019d2:	623b      	str	r3, [r7, #32]
      break;
 80019d4:	e02d      	b.n	8001a32 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	0c9b      	lsrs	r3, r3, #18
 80019da:	f003 030f 	and.w	r3, r3, #15
 80019de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80019e2:	4413      	add	r3, r2
 80019e4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80019e8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d013      	beq.n	8001a1c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019f4:	4b14      	ldr	r3, [pc, #80]	; (8001a48 <HAL_RCC_GetSysClockFreq+0xb8>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	0c5b      	lsrs	r3, r3, #17
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001a02:	4413      	add	r3, r2
 8001a04:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001a08:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	4a0f      	ldr	r2, [pc, #60]	; (8001a4c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a0e:	fb02 f203 	mul.w	r2, r2, r3
 8001a12:	69bb      	ldr	r3, [r7, #24]
 8001a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a18:	627b      	str	r3, [r7, #36]	; 0x24
 8001a1a:	e004      	b.n	8001a26 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	4a0c      	ldr	r2, [pc, #48]	; (8001a50 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001a20:	fb02 f303 	mul.w	r3, r2, r3
 8001a24:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a28:	623b      	str	r3, [r7, #32]
      break;
 8001a2a:	e002      	b.n	8001a32 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001a2c:	4b07      	ldr	r3, [pc, #28]	; (8001a4c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a2e:	623b      	str	r3, [r7, #32]
      break;
 8001a30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a32:	6a3b      	ldr	r3, [r7, #32]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3728      	adds	r7, #40	; 0x28
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bc90      	pop	{r4, r7}
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	08007920 	.word	0x08007920
 8001a44:	08007930 	.word	0x08007930
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	007a1200 	.word	0x007a1200
 8001a50:	003d0900 	.word	0x003d0900

08001a54 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a5c:	4b0a      	ldr	r3, [pc, #40]	; (8001a88 <RCC_Delay+0x34>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a0a      	ldr	r2, [pc, #40]	; (8001a8c <RCC_Delay+0x38>)
 8001a62:	fba2 2303 	umull	r2, r3, r2, r3
 8001a66:	0a5b      	lsrs	r3, r3, #9
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	fb02 f303 	mul.w	r3, r2, r3
 8001a6e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a70:	bf00      	nop
  }
  while (Delay --);
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	1e5a      	subs	r2, r3, #1
 8001a76:	60fa      	str	r2, [r7, #12]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d1f9      	bne.n	8001a70 <RCC_Delay+0x1c>
}
 8001a7c:	bf00      	nop
 8001a7e:	3714      	adds	r7, #20
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bc80      	pop	{r7}
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	20000038 	.word	0x20000038
 8001a8c:	10624dd3 	.word	0x10624dd3

08001a90 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d07d      	beq.n	8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001aac:	2300      	movs	r3, #0
 8001aae:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ab0:	4b4f      	ldr	r3, [pc, #316]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ab2:	69db      	ldr	r3, [r3, #28]
 8001ab4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d10d      	bne.n	8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001abc:	4a4c      	ldr	r2, [pc, #304]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001abe:	4b4c      	ldr	r3, [pc, #304]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ac6:	61d3      	str	r3, [r2, #28]
 8001ac8:	4b49      	ldr	r3, [pc, #292]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001aca:	69db      	ldr	r3, [r3, #28]
 8001acc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad0:	60bb      	str	r3, [r7, #8]
 8001ad2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad8:	4b46      	ldr	r3, [pc, #280]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d118      	bne.n	8001b16 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ae4:	4a43      	ldr	r2, [pc, #268]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ae6:	4b43      	ldr	r3, [pc, #268]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001af0:	f7fe fb84 	bl	80001fc <HAL_GetTick>
 8001af4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001af6:	e008      	b.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001af8:	f7fe fb80 	bl	80001fc <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b64      	cmp	r3, #100	; 0x64
 8001b04:	d901      	bls.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e06d      	b.n	8001be6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b0a:	4b3a      	ldr	r3, [pc, #232]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d0f0      	beq.n	8001af8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001b16:	4b36      	ldr	r3, [pc, #216]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b18:	6a1b      	ldr	r3, [r3, #32]
 8001b1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b1e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d02e      	beq.n	8001b84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d027      	beq.n	8001b84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b34:	4b2e      	ldr	r3, [pc, #184]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b3c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b3e:	4b2e      	ldr	r3, [pc, #184]	; (8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001b40:	2201      	movs	r2, #1
 8001b42:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b44:	4b2c      	ldr	r3, [pc, #176]	; (8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001b4a:	4a29      	ldr	r2, [pc, #164]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d014      	beq.n	8001b84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b5a:	f7fe fb4f 	bl	80001fc <HAL_GetTick>
 8001b5e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b60:	e00a      	b.n	8001b78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b62:	f7fe fb4b 	bl	80001fc <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d901      	bls.n	8001b78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	e036      	b.n	8001be6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b78:	4b1d      	ldr	r3, [pc, #116]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b7a:	6a1b      	ldr	r3, [r3, #32]
 8001b7c:	f003 0302 	and.w	r3, r3, #2
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d0ee      	beq.n	8001b62 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b84:	491a      	ldr	r1, [pc, #104]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b86:	4b1a      	ldr	r3, [pc, #104]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b88:	6a1b      	ldr	r3, [r3, #32]
 8001b8a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b96:	7dfb      	ldrb	r3, [r7, #23]
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d105      	bne.n	8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b9c:	4a14      	ldr	r2, [pc, #80]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b9e:	4b14      	ldr	r3, [pc, #80]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ba0:	69db      	ldr	r3, [r3, #28]
 8001ba2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ba6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d008      	beq.n	8001bc6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001bb4:	490e      	ldr	r1, [pc, #56]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0310 	and.w	r3, r3, #16
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d008      	beq.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001bd2:	4907      	ldr	r1, [pc, #28]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bd4:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40021000 	.word	0x40021000
 8001bf4:	40007000 	.word	0x40007000
 8001bf8:	42420440 	.word	0x42420440

08001bfc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e052      	b.n	8001cb4 <HAL_SPI_Init+0xb8>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d106      	bne.n	8001c2e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f005 fc45 	bl	80074b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2202      	movs	r2, #2
 8001c32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	6812      	ldr	r2, [r2, #0]
 8001c3e:	6812      	ldr	r2, [r2, #0]
 8001c40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c44:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	6851      	ldr	r1, [r2, #4]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	6892      	ldr	r2, [r2, #8]
 8001c52:	4311      	orrs	r1, r2
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	68d2      	ldr	r2, [r2, #12]
 8001c58:	4311      	orrs	r1, r2
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	6912      	ldr	r2, [r2, #16]
 8001c5e:	4311      	orrs	r1, r2
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	6952      	ldr	r2, [r2, #20]
 8001c64:	4311      	orrs	r1, r2
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	6992      	ldr	r2, [r2, #24]
 8001c6a:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001c6e:	4311      	orrs	r1, r2
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	69d2      	ldr	r2, [r2, #28]
 8001c74:	4311      	orrs	r1, r2
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	6a12      	ldr	r2, [r2, #32]
 8001c7a:	4311      	orrs	r1, r2
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001c80:	430a      	orrs	r2, r1
 8001c82:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	6992      	ldr	r2, [r2, #24]
 8001c8c:	0c12      	lsrs	r2, r2, #16
 8001c8e:	f002 0204 	and.w	r2, r2, #4
 8001c92:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	6812      	ldr	r2, [r2, #0]
 8001c9c:	69d2      	ldr	r2, [r2, #28]
 8001c9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ca2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2201      	movs	r2, #1
 8001cae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3708      	adds	r7, #8
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}

08001cbc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b088      	sub	sp, #32
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	603b      	str	r3, [r7, #0]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d101      	bne.n	8001cde <HAL_SPI_Transmit+0x22>
 8001cda:	2302      	movs	r3, #2
 8001cdc:	e11c      	b.n	8001f18 <HAL_SPI_Transmit+0x25c>
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ce6:	f7fe fa89 	bl	80001fc <HAL_GetTick>
 8001cea:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001cec:	88fb      	ldrh	r3, [r7, #6]
 8001cee:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d002      	beq.n	8001d02 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001d00:	e101      	b.n	8001f06 <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d002      	beq.n	8001d0e <HAL_SPI_Transmit+0x52>
 8001d08:	88fb      	ldrh	r3, [r7, #6]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d102      	bne.n	8001d14 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001d12:	e0f8      	b.n	8001f06 <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2203      	movs	r2, #3
 8001d18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	68ba      	ldr	r2, [r7, #8]
 8001d26:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	88fa      	ldrh	r2, [r7, #6]
 8001d2c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	88fa      	ldrh	r2, [r7, #6]
 8001d32:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2200      	movs	r2, #0
 8001d38:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2200      	movs	r2, #0
 8001d44:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d5a:	d107      	bne.n	8001d6c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	68fa      	ldr	r2, [r7, #12]
 8001d62:	6812      	ldr	r2, [r2, #0]
 8001d64:	6812      	ldr	r2, [r2, #0]
 8001d66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d6a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d76:	2b40      	cmp	r3, #64	; 0x40
 8001d78:	d007      	beq.n	8001d8a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	6812      	ldr	r2, [r2, #0]
 8001d82:	6812      	ldr	r2, [r2, #0]
 8001d84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d88:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d92:	d14b      	bne.n	8001e2c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d002      	beq.n	8001da2 <HAL_SPI_Transmit+0xe6>
 8001d9c:	8afb      	ldrh	r3, [r7, #22]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d13e      	bne.n	8001e20 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68fa      	ldr	r2, [r7, #12]
 8001da8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001daa:	8812      	ldrh	r2, [r2, #0]
 8001dac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	1c9a      	adds	r2, r3, #2
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001dc6:	e02b      	b.n	8001e20 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d112      	bne.n	8001dfc <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001dde:	8812      	ldrh	r2, [r2, #0]
 8001de0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de6:	1c9a      	adds	r2, r3, #2
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	3b01      	subs	r3, #1
 8001df4:	b29a      	uxth	r2, r3
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	86da      	strh	r2, [r3, #54]	; 0x36
 8001dfa:	e011      	b.n	8001e20 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001dfc:	f7fe f9fe 	bl	80001fc <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	1ad2      	subs	r2, r2, r3
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d303      	bcc.n	8001e14 <HAL_SPI_Transmit+0x158>
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e12:	d102      	bne.n	8001e1a <HAL_SPI_Transmit+0x15e>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d102      	bne.n	8001e20 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001e1e:	e072      	b.n	8001f06 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1ce      	bne.n	8001dc8 <HAL_SPI_Transmit+0x10c>
 8001e2a:	e04c      	b.n	8001ec6 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d002      	beq.n	8001e3a <HAL_SPI_Transmit+0x17e>
 8001e34:	8afb      	ldrh	r3, [r7, #22]
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d140      	bne.n	8001ebc <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	330c      	adds	r3, #12
 8001e40:	68fa      	ldr	r2, [r7, #12]
 8001e42:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e44:	7812      	ldrb	r2, [r2, #0]
 8001e46:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4c:	1c5a      	adds	r2, r3, #1
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	3b01      	subs	r3, #1
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001e60:	e02c      	b.n	8001ebc <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	f003 0302 	and.w	r3, r3, #2
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d113      	bne.n	8001e98 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	330c      	adds	r3, #12
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e7a:	7812      	ldrb	r2, [r2, #0]
 8001e7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	1c5a      	adds	r2, r3, #1
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	b29a      	uxth	r2, r3
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	86da      	strh	r2, [r3, #54]	; 0x36
 8001e96:	e011      	b.n	8001ebc <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001e98:	f7fe f9b0 	bl	80001fc <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	1ad2      	subs	r2, r2, r3
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d303      	bcc.n	8001eb0 <HAL_SPI_Transmit+0x1f4>
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001eae:	d102      	bne.n	8001eb6 <HAL_SPI_Transmit+0x1fa>
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d102      	bne.n	8001ebc <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001eba:	e024      	b.n	8001f06 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d1cd      	bne.n	8001e62 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	6839      	ldr	r1, [r7, #0]
 8001eca:	68f8      	ldr	r0, [r7, #12]
 8001ecc:	f000 fa3f 	bl	800234e <SPI_EndRxTxTransaction>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d002      	beq.n	8001edc <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2220      	movs	r2, #32
 8001eda:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d10a      	bne.n	8001efa <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	613b      	str	r3, [r7, #16]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	613b      	str	r3, [r7, #16]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2200      	movs	r2, #0
 8001f12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001f16:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3720      	adds	r7, #32
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}

08001f20 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08c      	sub	sp, #48	; 0x30
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	60f8      	str	r0, [r7, #12]
 8001f28:	60b9      	str	r1, [r7, #8]
 8001f2a:	607a      	str	r2, [r7, #4]
 8001f2c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d101      	bne.n	8001f46 <HAL_SPI_TransmitReceive+0x26>
 8001f42:	2302      	movs	r3, #2
 8001f44:	e188      	b.n	8002258 <HAL_SPI_TransmitReceive+0x338>
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2201      	movs	r2, #1
 8001f4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001f4e:	f7fe f955 	bl	80001fc <HAL_GetTick>
 8001f52:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001f5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8001f64:	887b      	ldrh	r3, [r7, #2]
 8001f66:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001f68:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d00f      	beq.n	8001f90 <HAL_SPI_TransmitReceive+0x70>
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f76:	d107      	bne.n	8001f88 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d103      	bne.n	8001f88 <HAL_SPI_TransmitReceive+0x68>
 8001f80:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001f84:	2b04      	cmp	r3, #4
 8001f86:	d003      	beq.n	8001f90 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8001f88:	2302      	movs	r3, #2
 8001f8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001f8e:	e159      	b.n	8002244 <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d005      	beq.n	8001fa2 <HAL_SPI_TransmitReceive+0x82>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d002      	beq.n	8001fa2 <HAL_SPI_TransmitReceive+0x82>
 8001f9c:	887b      	ldrh	r3, [r7, #2]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d103      	bne.n	8001faa <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001fa8:	e14c      	b.n	8002244 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	2b04      	cmp	r3, #4
 8001fb4:	d003      	beq.n	8001fbe <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2205      	movs	r2, #5
 8001fba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	887a      	ldrh	r2, [r7, #2]
 8001fce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	887a      	ldrh	r2, [r7, #2]
 8001fd4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	68ba      	ldr	r2, [r7, #8]
 8001fda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	887a      	ldrh	r2, [r7, #2]
 8001fe0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	887a      	ldrh	r2, [r7, #2]
 8001fe6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2200      	movs	r2, #0
 8001fec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ffe:	2b40      	cmp	r3, #64	; 0x40
 8002000:	d007      	beq.n	8002012 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	6812      	ldr	r2, [r2, #0]
 800200a:	6812      	ldr	r2, [r2, #0]
 800200c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002010:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800201a:	d178      	bne.n	800210e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d002      	beq.n	800202a <HAL_SPI_TransmitReceive+0x10a>
 8002024:	8b7b      	ldrh	r3, [r7, #26]
 8002026:	2b01      	cmp	r3, #1
 8002028:	d166      	bne.n	80020f8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	68fa      	ldr	r2, [r7, #12]
 8002030:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002032:	8812      	ldrh	r2, [r2, #0]
 8002034:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203a:	1c9a      	adds	r2, r3, #2
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002044:	b29b      	uxth	r3, r3
 8002046:	3b01      	subs	r3, #1
 8002048:	b29a      	uxth	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800204e:	e053      	b.n	80020f8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	2b02      	cmp	r3, #2
 800205c:	d11b      	bne.n	8002096 <HAL_SPI_TransmitReceive+0x176>
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002062:	b29b      	uxth	r3, r3
 8002064:	2b00      	cmp	r3, #0
 8002066:	d016      	beq.n	8002096 <HAL_SPI_TransmitReceive+0x176>
 8002068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800206a:	2b01      	cmp	r3, #1
 800206c:	d113      	bne.n	8002096 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002076:	8812      	ldrh	r2, [r2, #0]
 8002078:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	1c9a      	adds	r2, r3, #2
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002088:	b29b      	uxth	r3, r3
 800208a:	3b01      	subs	r3, #1
 800208c:	b29a      	uxth	r2, r3
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002092:	2300      	movs	r3, #0
 8002094:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f003 0301 	and.w	r3, r3, #1
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d119      	bne.n	80020d8 <HAL_SPI_TransmitReceive+0x1b8>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d014      	beq.n	80020d8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020b2:	68fa      	ldr	r2, [r7, #12]
 80020b4:	6812      	ldr	r2, [r2, #0]
 80020b6:	68d2      	ldr	r2, [r2, #12]
 80020b8:	b292      	uxth	r2, r2
 80020ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020c0:	1c9a      	adds	r2, r3, #2
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	3b01      	subs	r3, #1
 80020ce:	b29a      	uxth	r2, r3
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80020d4:	2301      	movs	r3, #1
 80020d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80020d8:	f7fe f890 	bl	80001fc <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e0:	1ad2      	subs	r2, r2, r3
 80020e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d307      	bcc.n	80020f8 <HAL_SPI_TransmitReceive+0x1d8>
 80020e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80020ee:	d003      	beq.n	80020f8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80020f6:	e0a5      	b.n	8002244 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d1a6      	bne.n	8002050 <HAL_SPI_TransmitReceive+0x130>
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002106:	b29b      	uxth	r3, r3
 8002108:	2b00      	cmp	r3, #0
 800210a:	d1a1      	bne.n	8002050 <HAL_SPI_TransmitReceive+0x130>
 800210c:	e07c      	b.n	8002208 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d002      	beq.n	800211c <HAL_SPI_TransmitReceive+0x1fc>
 8002116:	8b7b      	ldrh	r3, [r7, #26]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d16b      	bne.n	80021f4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	330c      	adds	r3, #12
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002126:	7812      	ldrb	r2, [r2, #0]
 8002128:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	1c5a      	adds	r2, r3, #1
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002138:	b29b      	uxth	r3, r3
 800213a:	3b01      	subs	r3, #1
 800213c:	b29a      	uxth	r2, r3
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002142:	e057      	b.n	80021f4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	2b02      	cmp	r3, #2
 8002150:	d11c      	bne.n	800218c <HAL_SPI_TransmitReceive+0x26c>
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002156:	b29b      	uxth	r3, r3
 8002158:	2b00      	cmp	r3, #0
 800215a:	d017      	beq.n	800218c <HAL_SPI_TransmitReceive+0x26c>
 800215c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800215e:	2b01      	cmp	r3, #1
 8002160:	d114      	bne.n	800218c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	330c      	adds	r3, #12
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800216c:	7812      	ldrb	r2, [r2, #0]
 800216e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002174:	1c5a      	adds	r2, r3, #1
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800217e:	b29b      	uxth	r3, r3
 8002180:	3b01      	subs	r3, #1
 8002182:	b29a      	uxth	r2, r3
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002188:	2300      	movs	r3, #0
 800218a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	2b01      	cmp	r3, #1
 8002198:	d119      	bne.n	80021ce <HAL_SPI_TransmitReceive+0x2ae>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800219e:	b29b      	uxth	r3, r3
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d014      	beq.n	80021ce <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021a8:	68fa      	ldr	r2, [r7, #12]
 80021aa:	6812      	ldr	r2, [r2, #0]
 80021ac:	68d2      	ldr	r2, [r2, #12]
 80021ae:	b2d2      	uxtb	r2, r2
 80021b0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021b6:	1c5a      	adds	r2, r3, #1
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	3b01      	subs	r3, #1
 80021c4:	b29a      	uxth	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80021ca:	2301      	movs	r3, #1
 80021cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80021ce:	f7fe f815 	bl	80001fc <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d6:	1ad2      	subs	r2, r2, r3
 80021d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021da:	429a      	cmp	r2, r3
 80021dc:	d303      	bcc.n	80021e6 <HAL_SPI_TransmitReceive+0x2c6>
 80021de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021e4:	d102      	bne.n	80021ec <HAL_SPI_TransmitReceive+0x2cc>
 80021e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d103      	bne.n	80021f4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80021f2:	e027      	b.n	8002244 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1a2      	bne.n	8002144 <HAL_SPI_TransmitReceive+0x224>
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002202:	b29b      	uxth	r3, r3
 8002204:	2b00      	cmp	r3, #0
 8002206:	d19d      	bne.n	8002144 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800220a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800220c:	68f8      	ldr	r0, [r7, #12]
 800220e:	f000 f89e 	bl	800234e <SPI_EndRxTxTransaction>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d006      	beq.n	8002226 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2220      	movs	r2, #32
 8002222:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002224:	e00e      	b.n	8002244 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d10a      	bne.n	8002244 <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800222e:	2300      	movs	r3, #0
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	617b      	str	r3, [r7, #20]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2200      	movs	r2, #0
 8002250:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002254:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002258:	4618      	mov	r0, r3
 800225a:	3730      	adds	r7, #48	; 0x30
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800226e:	b2db      	uxtb	r3, r3
}
 8002270:	4618      	mov	r0, r3
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	bc80      	pop	{r7}
 8002278:	4770      	bx	lr

0800227a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800227a:	b580      	push	{r7, lr}
 800227c:	b084      	sub	sp, #16
 800227e:	af00      	add	r7, sp, #0
 8002280:	60f8      	str	r0, [r7, #12]
 8002282:	60b9      	str	r1, [r7, #8]
 8002284:	603b      	str	r3, [r7, #0]
 8002286:	4613      	mov	r3, r2
 8002288:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800228a:	e04c      	b.n	8002326 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002292:	d048      	beq.n	8002326 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002294:	f7fd ffb2 	bl	80001fc <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	1ad2      	subs	r2, r2, r3
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d202      	bcs.n	80022aa <SPI_WaitFlagStateUntilTimeout+0x30>
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d13d      	bne.n	8002326 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	6812      	ldr	r2, [r2, #0]
 80022b2:	6852      	ldr	r2, [r2, #4]
 80022b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80022b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80022c2:	d111      	bne.n	80022e8 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022cc:	d004      	beq.n	80022d8 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022d6:	d107      	bne.n	80022e8 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	68fa      	ldr	r2, [r7, #12]
 80022de:	6812      	ldr	r2, [r2, #0]
 80022e0:	6812      	ldr	r2, [r2, #0]
 80022e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022f0:	d10f      	bne.n	8002312 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	68fa      	ldr	r2, [r7, #12]
 80022f8:	6812      	ldr	r2, [r2, #0]
 80022fa:	6812      	ldr	r2, [r2, #0]
 80022fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002300:	601a      	str	r2, [r3, #0]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	6812      	ldr	r2, [r2, #0]
 800230a:	6812      	ldr	r2, [r2, #0]
 800230c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002310:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2201      	movs	r2, #1
 8002316:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e00f      	b.n	8002346 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	689a      	ldr	r2, [r3, #8]
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	401a      	ands	r2, r3
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	429a      	cmp	r2, r3
 8002334:	bf0c      	ite	eq
 8002336:	2301      	moveq	r3, #1
 8002338:	2300      	movne	r3, #0
 800233a:	b2db      	uxtb	r3, r3
 800233c:	461a      	mov	r2, r3
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	429a      	cmp	r2, r3
 8002342:	d1a3      	bne.n	800228c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3710      	adds	r7, #16
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}

0800234e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800234e:	b580      	push	{r7, lr}
 8002350:	b086      	sub	sp, #24
 8002352:	af02      	add	r7, sp, #8
 8002354:	60f8      	str	r0, [r7, #12]
 8002356:	60b9      	str	r1, [r7, #8]
 8002358:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	9300      	str	r3, [sp, #0]
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	2200      	movs	r2, #0
 8002362:	2180      	movs	r1, #128	; 0x80
 8002364:	68f8      	ldr	r0, [r7, #12]
 8002366:	f7ff ff88 	bl	800227a <SPI_WaitFlagStateUntilTimeout>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d007      	beq.n	8002380 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002374:	f043 0220 	orr.w	r2, r3, #32
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e000      	b.n	8002382 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	b082      	sub	sp, #8
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d101      	bne.n	800239c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e01d      	b.n	80023d8 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d106      	bne.n	80023b6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f005 f921 	bl	80075f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2202      	movs	r2, #2
 80023ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	3304      	adds	r3, #4
 80023c6:	4619      	mov	r1, r3
 80023c8:	4610      	mov	r0, r2
 80023ca:	f000 fa0f 	bl	80027ec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2201      	movs	r2, #1
 80023d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023d6:	2300      	movs	r3, #0
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	6812      	ldr	r2, [r2, #0]
 80023f0:	68d2      	ldr	r2, [r2, #12]
 80023f2:	f042 0201 	orr.w	r2, r2, #1
 80023f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f003 0307 	and.w	r3, r3, #7
 8002402:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2b06      	cmp	r3, #6
 8002408:	d007      	beq.n	800241a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	6812      	ldr	r2, [r2, #0]
 8002412:	6812      	ldr	r2, [r2, #0]
 8002414:	f042 0201 	orr.w	r2, r2, #1
 8002418:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	bc80      	pop	{r7}
 8002424:	4770      	bx	lr

08002426 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b082      	sub	sp, #8
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	691b      	ldr	r3, [r3, #16]
 8002434:	f003 0302 	and.w	r3, r3, #2
 8002438:	2b02      	cmp	r3, #2
 800243a:	d122      	bne.n	8002482 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	2b02      	cmp	r3, #2
 8002448:	d11b      	bne.n	8002482 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f06f 0202 	mvn.w	r2, #2
 8002452:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2201      	movs	r2, #1
 8002458:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	f003 0303 	and.w	r3, r3, #3
 8002464:	2b00      	cmp	r3, #0
 8002466:	d003      	beq.n	8002470 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 f9a4 	bl	80027b6 <HAL_TIM_IC_CaptureCallback>
 800246e:	e005      	b.n	800247c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f000 f997 	bl	80027a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 f9a6 	bl	80027c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	f003 0304 	and.w	r3, r3, #4
 800248c:	2b04      	cmp	r3, #4
 800248e:	d122      	bne.n	80024d6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	f003 0304 	and.w	r3, r3, #4
 800249a:	2b04      	cmp	r3, #4
 800249c:	d11b      	bne.n	80024d6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f06f 0204 	mvn.w	r2, #4
 80024a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2202      	movs	r2, #2
 80024ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d003      	beq.n	80024c4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f000 f97a 	bl	80027b6 <HAL_TIM_IC_CaptureCallback>
 80024c2:	e005      	b.n	80024d0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f000 f96d 	bl	80027a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 f97c 	bl	80027c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	691b      	ldr	r3, [r3, #16]
 80024dc:	f003 0308 	and.w	r3, r3, #8
 80024e0:	2b08      	cmp	r3, #8
 80024e2:	d122      	bne.n	800252a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	f003 0308 	and.w	r3, r3, #8
 80024ee:	2b08      	cmp	r3, #8
 80024f0:	d11b      	bne.n	800252a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f06f 0208 	mvn.w	r2, #8
 80024fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2204      	movs	r2, #4
 8002500:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	69db      	ldr	r3, [r3, #28]
 8002508:	f003 0303 	and.w	r3, r3, #3
 800250c:	2b00      	cmp	r3, #0
 800250e:	d003      	beq.n	8002518 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f000 f950 	bl	80027b6 <HAL_TIM_IC_CaptureCallback>
 8002516:	e005      	b.n	8002524 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f000 f943 	bl	80027a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 f952 	bl	80027c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	f003 0310 	and.w	r3, r3, #16
 8002534:	2b10      	cmp	r3, #16
 8002536:	d122      	bne.n	800257e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	f003 0310 	and.w	r3, r3, #16
 8002542:	2b10      	cmp	r3, #16
 8002544:	d11b      	bne.n	800257e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f06f 0210 	mvn.w	r2, #16
 800254e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2208      	movs	r2, #8
 8002554:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	69db      	ldr	r3, [r3, #28]
 800255c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002560:	2b00      	cmp	r3, #0
 8002562:	d003      	beq.n	800256c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f000 f926 	bl	80027b6 <HAL_TIM_IC_CaptureCallback>
 800256a:	e005      	b.n	8002578 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f000 f919 	bl	80027a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 f928 	bl	80027c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	2b01      	cmp	r3, #1
 800258a:	d10e      	bne.n	80025aa <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	2b01      	cmp	r3, #1
 8002598:	d107      	bne.n	80025aa <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f06f 0201 	mvn.w	r2, #1
 80025a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f004 fe21 	bl	80071ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	691b      	ldr	r3, [r3, #16]
 80025b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025b4:	2b80      	cmp	r3, #128	; 0x80
 80025b6:	d10e      	bne.n	80025d6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025c2:	2b80      	cmp	r3, #128	; 0x80
 80025c4:	d107      	bne.n	80025d6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80025ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f000 fa50 	bl	8002a76 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	691b      	ldr	r3, [r3, #16]
 80025dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025e0:	2b40      	cmp	r3, #64	; 0x40
 80025e2:	d10e      	bne.n	8002602 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025ee:	2b40      	cmp	r3, #64	; 0x40
 80025f0:	d107      	bne.n	8002602 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f000 f8ec 	bl	80027da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	f003 0320 	and.w	r3, r3, #32
 800260c:	2b20      	cmp	r3, #32
 800260e:	d10e      	bne.n	800262e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	f003 0320 	and.w	r3, r3, #32
 800261a:	2b20      	cmp	r3, #32
 800261c:	d107      	bne.n	800262e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f06f 0220 	mvn.w	r2, #32
 8002626:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 fa1b 	bl	8002a64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800262e:	bf00      	nop
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b084      	sub	sp, #16
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
 800263e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002646:	2b01      	cmp	r3, #1
 8002648:	d101      	bne.n	800264e <HAL_TIM_ConfigClockSource+0x18>
 800264a:	2302      	movs	r3, #2
 800264c:	e0a6      	b.n	800279c <HAL_TIM_ConfigClockSource+0x166>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2201      	movs	r2, #1
 8002652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2202      	movs	r2, #2
 800265a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800266c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002674:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	68fa      	ldr	r2, [r7, #12]
 800267c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2b40      	cmp	r3, #64	; 0x40
 8002684:	d067      	beq.n	8002756 <HAL_TIM_ConfigClockSource+0x120>
 8002686:	2b40      	cmp	r3, #64	; 0x40
 8002688:	d80b      	bhi.n	80026a2 <HAL_TIM_ConfigClockSource+0x6c>
 800268a:	2b10      	cmp	r3, #16
 800268c:	d073      	beq.n	8002776 <HAL_TIM_ConfigClockSource+0x140>
 800268e:	2b10      	cmp	r3, #16
 8002690:	d802      	bhi.n	8002698 <HAL_TIM_ConfigClockSource+0x62>
 8002692:	2b00      	cmp	r3, #0
 8002694:	d06f      	beq.n	8002776 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002696:	e078      	b.n	800278a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002698:	2b20      	cmp	r3, #32
 800269a:	d06c      	beq.n	8002776 <HAL_TIM_ConfigClockSource+0x140>
 800269c:	2b30      	cmp	r3, #48	; 0x30
 800269e:	d06a      	beq.n	8002776 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80026a0:	e073      	b.n	800278a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80026a2:	2b70      	cmp	r3, #112	; 0x70
 80026a4:	d00d      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x8c>
 80026a6:	2b70      	cmp	r3, #112	; 0x70
 80026a8:	d804      	bhi.n	80026b4 <HAL_TIM_ConfigClockSource+0x7e>
 80026aa:	2b50      	cmp	r3, #80	; 0x50
 80026ac:	d033      	beq.n	8002716 <HAL_TIM_ConfigClockSource+0xe0>
 80026ae:	2b60      	cmp	r3, #96	; 0x60
 80026b0:	d041      	beq.n	8002736 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80026b2:	e06a      	b.n	800278a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80026b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026b8:	d066      	beq.n	8002788 <HAL_TIM_ConfigClockSource+0x152>
 80026ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026be:	d017      	beq.n	80026f0 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80026c0:	e063      	b.n	800278a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6818      	ldr	r0, [r3, #0]
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	6899      	ldr	r1, [r3, #8]
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685a      	ldr	r2, [r3, #4]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	f000 f964 	bl	800299e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026e4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68fa      	ldr	r2, [r7, #12]
 80026ec:	609a      	str	r2, [r3, #8]
      break;
 80026ee:	e04c      	b.n	800278a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6818      	ldr	r0, [r3, #0]
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	6899      	ldr	r1, [r3, #8]
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685a      	ldr	r2, [r3, #4]
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	f000 f94d 	bl	800299e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	6812      	ldr	r2, [r2, #0]
 800270c:	6892      	ldr	r2, [r2, #8]
 800270e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002712:	609a      	str	r2, [r3, #8]
      break;
 8002714:	e039      	b.n	800278a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6818      	ldr	r0, [r3, #0]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	6859      	ldr	r1, [r3, #4]
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	461a      	mov	r2, r3
 8002724:	f000 f8c4 	bl	80028b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2150      	movs	r1, #80	; 0x50
 800272e:	4618      	mov	r0, r3
 8002730:	f000 f91b 	bl	800296a <TIM_ITRx_SetConfig>
      break;
 8002734:	e029      	b.n	800278a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6818      	ldr	r0, [r3, #0]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	6859      	ldr	r1, [r3, #4]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	461a      	mov	r2, r3
 8002744:	f000 f8e2 	bl	800290c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2160      	movs	r1, #96	; 0x60
 800274e:	4618      	mov	r0, r3
 8002750:	f000 f90b 	bl	800296a <TIM_ITRx_SetConfig>
      break;
 8002754:	e019      	b.n	800278a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6818      	ldr	r0, [r3, #0]
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	6859      	ldr	r1, [r3, #4]
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	461a      	mov	r2, r3
 8002764:	f000 f8a4 	bl	80028b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2140      	movs	r1, #64	; 0x40
 800276e:	4618      	mov	r0, r3
 8002770:	f000 f8fb 	bl	800296a <TIM_ITRx_SetConfig>
      break;
 8002774:	e009      	b.n	800278a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4619      	mov	r1, r3
 8002780:	4610      	mov	r0, r2
 8002782:	f000 f8f2 	bl	800296a <TIM_ITRx_SetConfig>
      break;
 8002786:	e000      	b.n	800278a <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002788:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2201      	movs	r2, #1
 800278e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800279a:	2300      	movs	r3, #0
}
 800279c:	4618      	mov	r0, r3
 800279e:	3710      	adds	r7, #16
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bc80      	pop	{r7}
 80027b4:	4770      	bx	lr

080027b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027b6:	b480      	push	{r7}
 80027b8:	b083      	sub	sp, #12
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027be:	bf00      	nop
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bc80      	pop	{r7}
 80027c6:	4770      	bx	lr

080027c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bc80      	pop	{r7}
 80027d8:	4770      	bx	lr

080027da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027da:	b480      	push	{r7}
 80027dc:	b083      	sub	sp, #12
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027e2:	bf00      	nop
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bc80      	pop	{r7}
 80027ea:	4770      	bx	lr

080027ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b085      	sub	sp, #20
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	4a29      	ldr	r2, [pc, #164]	; (80028a4 <TIM_Base_SetConfig+0xb8>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d00b      	beq.n	800281c <TIM_Base_SetConfig+0x30>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800280a:	d007      	beq.n	800281c <TIM_Base_SetConfig+0x30>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4a26      	ldr	r2, [pc, #152]	; (80028a8 <TIM_Base_SetConfig+0xbc>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d003      	beq.n	800281c <TIM_Base_SetConfig+0x30>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a25      	ldr	r2, [pc, #148]	; (80028ac <TIM_Base_SetConfig+0xc0>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d108      	bne.n	800282e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002822:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	4313      	orrs	r3, r2
 800282c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a1c      	ldr	r2, [pc, #112]	; (80028a4 <TIM_Base_SetConfig+0xb8>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d00b      	beq.n	800284e <TIM_Base_SetConfig+0x62>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800283c:	d007      	beq.n	800284e <TIM_Base_SetConfig+0x62>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a19      	ldr	r2, [pc, #100]	; (80028a8 <TIM_Base_SetConfig+0xbc>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d003      	beq.n	800284e <TIM_Base_SetConfig+0x62>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a18      	ldr	r2, [pc, #96]	; (80028ac <TIM_Base_SetConfig+0xc0>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d108      	bne.n	8002860 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002854:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	4313      	orrs	r3, r2
 800285e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	4313      	orrs	r3, r2
 800286c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	68fa      	ldr	r2, [r7, #12]
 8002872:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	4a07      	ldr	r2, [pc, #28]	; (80028a4 <TIM_Base_SetConfig+0xb8>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d103      	bne.n	8002894 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	691a      	ldr	r2, [r3, #16]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	615a      	str	r2, [r3, #20]
}
 800289a:	bf00      	nop
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr
 80028a4:	40012c00 	.word	0x40012c00
 80028a8:	40000400 	.word	0x40000400
 80028ac:	40000800 	.word	0x40000800

080028b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b087      	sub	sp, #28
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	6a1b      	ldr	r3, [r3, #32]
 80028c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	f023 0201 	bic.w	r2, r3, #1
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	699b      	ldr	r3, [r3, #24]
 80028d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	011b      	lsls	r3, r3, #4
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	f023 030a 	bic.w	r3, r3, #10
 80028ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028ee:	697a      	ldr	r2, [r7, #20]
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	697a      	ldr	r2, [r7, #20]
 8002900:	621a      	str	r2, [r3, #32]
}
 8002902:	bf00      	nop
 8002904:	371c      	adds	r7, #28
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr

0800290c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6a1b      	ldr	r3, [r3, #32]
 800291c:	f023 0210 	bic.w	r2, r3, #16
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6a1b      	ldr	r3, [r3, #32]
 800292e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002936:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	031b      	lsls	r3, r3, #12
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	4313      	orrs	r3, r2
 8002940:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002948:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	011b      	lsls	r3, r3, #4
 800294e:	693a      	ldr	r2, [r7, #16]
 8002950:	4313      	orrs	r3, r2
 8002952:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	697a      	ldr	r2, [r7, #20]
 8002958:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	621a      	str	r2, [r3, #32]
}
 8002960:	bf00      	nop
 8002962:	371c      	adds	r7, #28
 8002964:	46bd      	mov	sp, r7
 8002966:	bc80      	pop	{r7}
 8002968:	4770      	bx	lr

0800296a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800296a:	b480      	push	{r7}
 800296c:	b085      	sub	sp, #20
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
 8002972:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002980:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002982:	683a      	ldr	r2, [r7, #0]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4313      	orrs	r3, r2
 8002988:	f043 0307 	orr.w	r3, r3, #7
 800298c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68fa      	ldr	r2, [r7, #12]
 8002992:	609a      	str	r2, [r3, #8]
}
 8002994:	bf00      	nop
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr

0800299e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800299e:	b480      	push	{r7}
 80029a0:	b087      	sub	sp, #28
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	607a      	str	r2, [r7, #4]
 80029aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029b8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	021a      	lsls	r2, r3, #8
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	431a      	orrs	r2, r3
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	697a      	ldr	r2, [r7, #20]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	697a      	ldr	r2, [r7, #20]
 80029d0:	609a      	str	r2, [r3, #8]
}
 80029d2:	bf00      	nop
 80029d4:	371c      	adds	r7, #28
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr

080029dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d101      	bne.n	80029f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029f0:	2302      	movs	r3, #2
 80029f2:	e032      	b.n	8002a5a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2202      	movs	r2, #2
 8002a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68fa      	ldr	r2, [r7, #12]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a2c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	68ba      	ldr	r2, [r7, #8]
 8002a46:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3714      	adds	r7, #20
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bc80      	pop	{r7}
 8002a62:	4770      	bx	lr

08002a64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bc80      	pop	{r7}
 8002a74:	4770      	bx	lr

08002a76 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a76:	b480      	push	{r7}
 8002a78:	b083      	sub	sp, #12
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a7e:	bf00      	nop
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc80      	pop	{r7}
 8002a86:	4770      	bx	lr

08002a88 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8002a92:	79fb      	ldrb	r3, [r7, #7]
 8002a94:	4a08      	ldr	r2, [pc, #32]	; (8002ab8 <disk_status+0x30>)
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	4413      	add	r3, r2
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	79fa      	ldrb	r2, [r7, #7]
 8002aa0:	4905      	ldr	r1, [pc, #20]	; (8002ab8 <disk_status+0x30>)
 8002aa2:	440a      	add	r2, r1
 8002aa4:	7a12      	ldrb	r2, [r2, #8]
 8002aa6:	4610      	mov	r0, r2
 8002aa8:	4798      	blx	r3
 8002aaa:	4603      	mov	r3, r0
 8002aac:	73fb      	strb	r3, [r7, #15]
  return stat;
 8002aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3710      	adds	r7, #16
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	2000028c 	.word	0x2000028c

08002abc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8002aca:	79fb      	ldrb	r3, [r7, #7]
 8002acc:	4a0d      	ldr	r2, [pc, #52]	; (8002b04 <disk_initialize+0x48>)
 8002ace:	5cd3      	ldrb	r3, [r2, r3]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d111      	bne.n	8002af8 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8002ad4:	79fb      	ldrb	r3, [r7, #7]
 8002ad6:	4a0b      	ldr	r2, [pc, #44]	; (8002b04 <disk_initialize+0x48>)
 8002ad8:	2101      	movs	r1, #1
 8002ada:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8002adc:	79fb      	ldrb	r3, [r7, #7]
 8002ade:	4a09      	ldr	r2, [pc, #36]	; (8002b04 <disk_initialize+0x48>)
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	4413      	add	r3, r2
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	79fa      	ldrb	r2, [r7, #7]
 8002aea:	4906      	ldr	r1, [pc, #24]	; (8002b04 <disk_initialize+0x48>)
 8002aec:	440a      	add	r2, r1
 8002aee:	7a12      	ldrb	r2, [r2, #8]
 8002af0:	4610      	mov	r0, r2
 8002af2:	4798      	blx	r3
 8002af4:	4603      	mov	r3, r0
 8002af6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8002af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	2000028c 	.word	0x2000028c

08002b08 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8002b08:	b590      	push	{r4, r7, lr}
 8002b0a:	b087      	sub	sp, #28
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	607a      	str	r2, [r7, #4]
 8002b12:	603b      	str	r3, [r7, #0]
 8002b14:	4603      	mov	r3, r0
 8002b16:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8002b18:	7bfb      	ldrb	r3, [r7, #15]
 8002b1a:	4a0a      	ldr	r2, [pc, #40]	; (8002b44 <disk_read+0x3c>)
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4413      	add	r3, r2
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	689c      	ldr	r4, [r3, #8]
 8002b24:	7bfb      	ldrb	r3, [r7, #15]
 8002b26:	4a07      	ldr	r2, [pc, #28]	; (8002b44 <disk_read+0x3c>)
 8002b28:	4413      	add	r3, r2
 8002b2a:	7a18      	ldrb	r0, [r3, #8]
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	68b9      	ldr	r1, [r7, #8]
 8002b32:	47a0      	blx	r4
 8002b34:	4603      	mov	r3, r0
 8002b36:	75fb      	strb	r3, [r7, #23]
  return res;
 8002b38:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	371c      	adds	r7, #28
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd90      	pop	{r4, r7, pc}
 8002b42:	bf00      	nop
 8002b44:	2000028c 	.word	0x2000028c

08002b48 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8002b48:	b590      	push	{r4, r7, lr}
 8002b4a:	b087      	sub	sp, #28
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	60b9      	str	r1, [r7, #8]
 8002b50:	607a      	str	r2, [r7, #4]
 8002b52:	603b      	str	r3, [r7, #0]
 8002b54:	4603      	mov	r3, r0
 8002b56:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8002b58:	7bfb      	ldrb	r3, [r7, #15]
 8002b5a:	4a0a      	ldr	r2, [pc, #40]	; (8002b84 <disk_write+0x3c>)
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	4413      	add	r3, r2
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	68dc      	ldr	r4, [r3, #12]
 8002b64:	7bfb      	ldrb	r3, [r7, #15]
 8002b66:	4a07      	ldr	r2, [pc, #28]	; (8002b84 <disk_write+0x3c>)
 8002b68:	4413      	add	r3, r2
 8002b6a:	7a18      	ldrb	r0, [r3, #8]
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	68b9      	ldr	r1, [r7, #8]
 8002b72:	47a0      	blx	r4
 8002b74:	4603      	mov	r3, r0
 8002b76:	75fb      	strb	r3, [r7, #23]
  return res;
 8002b78:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	371c      	adds	r7, #28
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd90      	pop	{r4, r7, pc}
 8002b82:	bf00      	nop
 8002b84:	2000028c 	.word	0x2000028c

08002b88 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	603a      	str	r2, [r7, #0]
 8002b92:	71fb      	strb	r3, [r7, #7]
 8002b94:	460b      	mov	r3, r1
 8002b96:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8002b98:	79fb      	ldrb	r3, [r7, #7]
 8002b9a:	4a09      	ldr	r2, [pc, #36]	; (8002bc0 <disk_ioctl+0x38>)
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	4413      	add	r3, r2
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	79fa      	ldrb	r2, [r7, #7]
 8002ba6:	4906      	ldr	r1, [pc, #24]	; (8002bc0 <disk_ioctl+0x38>)
 8002ba8:	440a      	add	r2, r1
 8002baa:	7a10      	ldrb	r0, [r2, #8]
 8002bac:	79b9      	ldrb	r1, [r7, #6]
 8002bae:	683a      	ldr	r2, [r7, #0]
 8002bb0:	4798      	blx	r3
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	73fb      	strb	r3, [r7, #15]
  return res;
 8002bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3710      	adds	r7, #16
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	2000028c 	.word	0x2000028c

08002bc4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8002bc4:	b480      	push	{r7}
 8002bc6:	b087      	sub	sp, #28
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8002bd8:	e007      	b.n	8002bea <mem_cpy+0x26>
		*d++ = *s++;
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	1c5a      	adds	r2, r3, #1
 8002bde:	617a      	str	r2, [r7, #20]
 8002be0:	693a      	ldr	r2, [r7, #16]
 8002be2:	1c51      	adds	r1, r2, #1
 8002be4:	6139      	str	r1, [r7, #16]
 8002be6:	7812      	ldrb	r2, [r2, #0]
 8002be8:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	1e5a      	subs	r2, r3, #1
 8002bee:	607a      	str	r2, [r7, #4]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d1f2      	bne.n	8002bda <mem_cpy+0x16>
}
 8002bf4:	bf00      	nop
 8002bf6:	371c      	adds	r7, #28
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr

08002bfe <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8002bfe:	b480      	push	{r7}
 8002c00:	b087      	sub	sp, #28
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	60f8      	str	r0, [r7, #12]
 8002c06:	60b9      	str	r1, [r7, #8]
 8002c08:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8002c0e:	e005      	b.n	8002c1c <mem_set+0x1e>
		*d++ = (BYTE)val;
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	1c5a      	adds	r2, r3, #1
 8002c14:	617a      	str	r2, [r7, #20]
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	b2d2      	uxtb	r2, r2
 8002c1a:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	1e5a      	subs	r2, r3, #1
 8002c20:	607a      	str	r2, [r7, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1f4      	bne.n	8002c10 <mem_set+0x12>
}
 8002c26:	bf00      	nop
 8002c28:	371c      	adds	r7, #28
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bc80      	pop	{r7}
 8002c2e:	4770      	bx	lr

08002c30 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8002c30:	b480      	push	{r7}
 8002c32:	b089      	sub	sp, #36	; 0x24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	61fb      	str	r3, [r7, #28]
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8002c44:	2300      	movs	r3, #0
 8002c46:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8002c48:	bf00      	nop
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	1e5a      	subs	r2, r3, #1
 8002c4e:	607a      	str	r2, [r7, #4]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00d      	beq.n	8002c70 <mem_cmp+0x40>
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	1c5a      	adds	r2, r3, #1
 8002c58:	61fa      	str	r2, [r7, #28]
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	1c5a      	adds	r2, r3, #1
 8002c62:	61ba      	str	r2, [r7, #24]
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	1acb      	subs	r3, r1, r3
 8002c68:	617b      	str	r3, [r7, #20]
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d0ec      	beq.n	8002c4a <mem_cmp+0x1a>
	return r;
 8002c70:	697b      	ldr	r3, [r7, #20]
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3724      	adds	r7, #36	; 0x24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr

08002c7c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8002c86:	e002      	b.n	8002c8e <chk_chr+0x12>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	607b      	str	r3, [r7, #4]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d005      	beq.n	8002ca2 <chk_chr+0x26>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d1f2      	bne.n	8002c88 <chk_chr+0xc>
	return *str;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	781b      	ldrb	r3, [r3, #0]
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bc80      	pop	{r7}
 8002cae:	4770      	bx	lr

08002cb0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8002cba:	2300      	movs	r3, #0
 8002cbc:	60bb      	str	r3, [r7, #8]
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	60fb      	str	r3, [r7, #12]
 8002cc2:	e03d      	b.n	8002d40 <chk_lock+0x90>
		if (Files[i].fs) {	/* Existing entry */
 8002cc4:	4932      	ldr	r1, [pc, #200]	; (8002d90 <chk_lock+0xe0>)
 8002cc6:	68fa      	ldr	r2, [r7, #12]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	4413      	add	r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	440b      	add	r3, r1
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d02e      	beq.n	8002d36 <chk_lock+0x86>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8002cd8:	492d      	ldr	r1, [pc, #180]	; (8002d90 <chk_lock+0xe0>)
 8002cda:	68fa      	ldr	r2, [r7, #12]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	4413      	add	r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	440b      	add	r3, r1
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d122      	bne.n	8002d3a <chk_lock+0x8a>
				Files[i].clu == dp->sclust &&
 8002cf4:	4926      	ldr	r1, [pc, #152]	; (8002d90 <chk_lock+0xe0>)
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	4413      	add	r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	440b      	add	r3, r1
 8002d02:	3304      	adds	r3, #4
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d0c:	3308      	adds	r3, #8
 8002d0e:	681b      	ldr	r3, [r3, #0]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d112      	bne.n	8002d3a <chk_lock+0x8a>
				Files[i].idx == dp->index) break;
 8002d14:	491e      	ldr	r1, [pc, #120]	; (8002d90 <chk_lock+0xe0>)
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	4413      	add	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	3308      	adds	r3, #8
 8002d24:	881a      	ldrh	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d2c:	3306      	adds	r3, #6
 8002d2e:	881b      	ldrh	r3, [r3, #0]
				Files[i].clu == dp->sclust &&
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d102      	bne.n	8002d3a <chk_lock+0x8a>
				Files[i].idx == dp->index) break;
 8002d34:	e007      	b.n	8002d46 <chk_lock+0x96>
		} else {			/* Blank entry */
			be = 1;
 8002d36:	2301      	movs	r3, #1
 8002d38:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d9be      	bls.n	8002cc4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d109      	bne.n	8002d60 <chk_lock+0xb0>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d102      	bne.n	8002d58 <chk_lock+0xa8>
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d101      	bne.n	8002d5c <chk_lock+0xac>
 8002d58:	2300      	movs	r3, #0
 8002d5a:	e013      	b.n	8002d84 <chk_lock+0xd4>
 8002d5c:	2312      	movs	r3, #18
 8002d5e:	e011      	b.n	8002d84 <chk_lock+0xd4>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d10b      	bne.n	8002d7e <chk_lock+0xce>
 8002d66:	490a      	ldr	r1, [pc, #40]	; (8002d90 <chk_lock+0xe0>)
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	4413      	add	r3, r2
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	440b      	add	r3, r1
 8002d74:	330a      	adds	r3, #10
 8002d76:	881b      	ldrh	r3, [r3, #0]
 8002d78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d7c:	d101      	bne.n	8002d82 <chk_lock+0xd2>
 8002d7e:	2310      	movs	r3, #16
 8002d80:	e000      	b.n	8002d84 <chk_lock+0xd4>
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bc80      	pop	{r7}
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	20000074 	.word	0x20000074

08002d94 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	607b      	str	r3, [r7, #4]
 8002d9e:	e002      	b.n	8002da6 <enq_lock+0x12>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	3301      	adds	r3, #1
 8002da4:	607b      	str	r3, [r7, #4]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d809      	bhi.n	8002dc0 <enq_lock+0x2c>
 8002dac:	490a      	ldr	r1, [pc, #40]	; (8002dd8 <enq_lock+0x44>)
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	4613      	mov	r3, r2
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	4413      	add	r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	440b      	add	r3, r1
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1ef      	bne.n	8002da0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	bf14      	ite	ne
 8002dc6:	2301      	movne	r3, #1
 8002dc8:	2300      	moveq	r3, #0
 8002dca:	b2db      	uxtb	r3, r3
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	20000074 	.word	0x20000074

08002ddc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8002de6:	2300      	movs	r3, #0
 8002de8:	60fb      	str	r3, [r7, #12]
 8002dea:	e030      	b.n	8002e4e <inc_lock+0x72>
		if (Files[i].fs == dp->fs &&
 8002dec:	495a      	ldr	r1, [pc, #360]	; (8002f58 <inc_lock+0x17c>)
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	4613      	mov	r3, r2
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	4413      	add	r3, r2
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d11f      	bne.n	8002e48 <inc_lock+0x6c>
			Files[i].clu == dp->sclust &&
 8002e08:	4953      	ldr	r1, [pc, #332]	; (8002f58 <inc_lock+0x17c>)
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	4413      	add	r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	440b      	add	r3, r1
 8002e16:	3304      	adds	r3, #4
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e20:	3308      	adds	r3, #8
 8002e22:	681b      	ldr	r3, [r3, #0]
		if (Files[i].fs == dp->fs &&
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d10f      	bne.n	8002e48 <inc_lock+0x6c>
			Files[i].idx == dp->index) break;
 8002e28:	494b      	ldr	r1, [pc, #300]	; (8002f58 <inc_lock+0x17c>)
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	005b      	lsls	r3, r3, #1
 8002e30:	4413      	add	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	3308      	adds	r3, #8
 8002e38:	881a      	ldrh	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e40:	3306      	adds	r3, #6
 8002e42:	881b      	ldrh	r3, [r3, #0]
			Files[i].clu == dp->sclust &&
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d006      	beq.n	8002e56 <inc_lock+0x7a>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	60fb      	str	r3, [r7, #12]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d9cb      	bls.n	8002dec <inc_lock+0x10>
 8002e54:	e000      	b.n	8002e58 <inc_lock+0x7c>
			Files[i].idx == dp->index) break;
 8002e56:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d14a      	bne.n	8002ef4 <inc_lock+0x118>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	60fb      	str	r3, [r7, #12]
 8002e62:	e002      	b.n	8002e6a <inc_lock+0x8e>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	3301      	adds	r3, #1
 8002e68:	60fb      	str	r3, [r7, #12]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d809      	bhi.n	8002e84 <inc_lock+0xa8>
 8002e70:	4939      	ldr	r1, [pc, #228]	; (8002f58 <inc_lock+0x17c>)
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	4613      	mov	r3, r2
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	4413      	add	r3, r2
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1ef      	bne.n	8002e64 <inc_lock+0x88>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d101      	bne.n	8002e8e <inc_lock+0xb2>
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	e05f      	b.n	8002f4e <inc_lock+0x172>
		Files[i].fs = dp->fs;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e94:	6819      	ldr	r1, [r3, #0]
 8002e96:	4830      	ldr	r0, [pc, #192]	; (8002f58 <inc_lock+0x17c>)
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	4413      	add	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	4403      	add	r3, r0
 8002ea4:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002eac:	3308      	adds	r3, #8
 8002eae:	6819      	ldr	r1, [r3, #0]
 8002eb0:	4829      	ldr	r0, [pc, #164]	; (8002f58 <inc_lock+0x17c>)
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	4413      	add	r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	4403      	add	r3, r0
 8002ebe:	3304      	adds	r3, #4
 8002ec0:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ec8:	3306      	adds	r3, #6
 8002eca:	8818      	ldrh	r0, [r3, #0]
 8002ecc:	4922      	ldr	r1, [pc, #136]	; (8002f58 <inc_lock+0x17c>)
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	4413      	add	r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	440b      	add	r3, r1
 8002eda:	3308      	adds	r3, #8
 8002edc:	4602      	mov	r2, r0
 8002ede:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8002ee0:	491d      	ldr	r1, [pc, #116]	; (8002f58 <inc_lock+0x17c>)
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	4413      	add	r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	330a      	adds	r3, #10
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00c      	beq.n	8002f14 <inc_lock+0x138>
 8002efa:	4917      	ldr	r1, [pc, #92]	; (8002f58 <inc_lock+0x17c>)
 8002efc:	68fa      	ldr	r2, [r7, #12]
 8002efe:	4613      	mov	r3, r2
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	4413      	add	r3, r2
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	440b      	add	r3, r1
 8002f08:	330a      	adds	r3, #10
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <inc_lock+0x138>
 8002f10:	2300      	movs	r3, #0
 8002f12:	e01c      	b.n	8002f4e <inc_lock+0x172>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d10b      	bne.n	8002f32 <inc_lock+0x156>
 8002f1a:	490f      	ldr	r1, [pc, #60]	; (8002f58 <inc_lock+0x17c>)
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	4613      	mov	r3, r2
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	4413      	add	r3, r2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	440b      	add	r3, r1
 8002f28:	330a      	adds	r3, #10
 8002f2a:	881b      	ldrh	r3, [r3, #0]
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	b299      	uxth	r1, r3
 8002f30:	e001      	b.n	8002f36 <inc_lock+0x15a>
 8002f32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f36:	4808      	ldr	r0, [pc, #32]	; (8002f58 <inc_lock+0x17c>)
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	4613      	mov	r3, r2
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	4413      	add	r3, r2
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	4403      	add	r3, r0
 8002f44:	330a      	adds	r3, #10
 8002f46:	460a      	mov	r2, r1
 8002f48:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	3301      	adds	r3, #1
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3714      	adds	r7, #20
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bc80      	pop	{r7}
 8002f56:	4770      	bx	lr
 8002f58:	20000074 	.word	0x20000074

08002f5c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	607b      	str	r3, [r7, #4]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d82e      	bhi.n	8002fce <dec_lock+0x72>
		n = Files[i].ctr;
 8002f70:	491b      	ldr	r1, [pc, #108]	; (8002fe0 <dec_lock+0x84>)
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	4613      	mov	r3, r2
 8002f76:	005b      	lsls	r3, r3, #1
 8002f78:	4413      	add	r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	440b      	add	r3, r1
 8002f7e:	330a      	adds	r3, #10
 8002f80:	881b      	ldrh	r3, [r3, #0]
 8002f82:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8002f84:	89fb      	ldrh	r3, [r7, #14]
 8002f86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f8a:	d101      	bne.n	8002f90 <dec_lock+0x34>
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8002f90:	89fb      	ldrh	r3, [r7, #14]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d002      	beq.n	8002f9c <dec_lock+0x40>
 8002f96:	89fb      	ldrh	r3, [r7, #14]
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8002f9c:	4910      	ldr	r1, [pc, #64]	; (8002fe0 <dec_lock+0x84>)
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	4413      	add	r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	440b      	add	r3, r1
 8002faa:	330a      	adds	r3, #10
 8002fac:	89fa      	ldrh	r2, [r7, #14]
 8002fae:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8002fb0:	89fb      	ldrh	r3, [r7, #14]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d108      	bne.n	8002fc8 <dec_lock+0x6c>
 8002fb6:	490a      	ldr	r1, [pc, #40]	; (8002fe0 <dec_lock+0x84>)
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	4413      	add	r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	440b      	add	r3, r1
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	737b      	strb	r3, [r7, #13]
 8002fcc:	e001      	b.n	8002fd2 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8002fce:	2302      	movs	r3, #2
 8002fd0:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8002fd2:	7b7b      	ldrb	r3, [r7, #13]
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bc80      	pop	{r7}
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	20000074 	.word	0x20000074

08002fe4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8002fec:	2300      	movs	r3, #0
 8002fee:	60fb      	str	r3, [r7, #12]
 8002ff0:	e016      	b.n	8003020 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8002ff2:	490f      	ldr	r1, [pc, #60]	; (8003030 <clear_lock+0x4c>)
 8002ff4:	68fa      	ldr	r2, [r7, #12]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	4413      	add	r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	440b      	add	r3, r1
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	429a      	cmp	r2, r3
 8003006:	d108      	bne.n	800301a <clear_lock+0x36>
 8003008:	4909      	ldr	r1, [pc, #36]	; (8003030 <clear_lock+0x4c>)
 800300a:	68fa      	ldr	r2, [r7, #12]
 800300c:	4613      	mov	r3, r2
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	4413      	add	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	440b      	add	r3, r1
 8003016:	2200      	movs	r2, #0
 8003018:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	3301      	adds	r3, #1
 800301e:	60fb      	str	r3, [r7, #12]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2b01      	cmp	r3, #1
 8003024:	d9e5      	bls.n	8002ff2 <clear_lock+0xe>
	}
}
 8003026:	bf00      	nop
 8003028:	3714      	adds	r7, #20
 800302a:	46bd      	mov	sp, r7
 800302c:	bc80      	pop	{r7}
 800302e:	4770      	bx	lr
 8003030:	20000074 	.word	0x20000074

08003034 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800303c:	2300      	movs	r3, #0
 800303e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003046:	3304      	adds	r3, #4
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d047      	beq.n	80030de <sync_window+0xaa>
		wsect = fs->winsect;	/* Current sector number */
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8003054:	330c      	adds	r3, #12
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003060:	3301      	adds	r3, #1
 8003062:	7818      	ldrb	r0, [r3, #0]
 8003064:	6879      	ldr	r1, [r7, #4]
 8003066:	2301      	movs	r3, #1
 8003068:	697a      	ldr	r2, [r7, #20]
 800306a:	f7ff fd6d 	bl	8002b48 <disk_write>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d002      	beq.n	800307a <sync_window+0x46>
			res = FR_DISK_ERR;
 8003074:	2301      	movs	r3, #1
 8003076:	73fb      	strb	r3, [r7, #15]
 8003078:	e031      	b.n	80030de <sync_window+0xaa>
		} else {
			fs->wflag = 0;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003080:	3304      	adds	r3, #4
 8003082:	2200      	movs	r2, #0
 8003084:	701a      	strb	r2, [r3, #0]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	1ad2      	subs	r2, r2, r3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003098:	3318      	adds	r3, #24
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	429a      	cmp	r2, r3
 800309e:	d21e      	bcs.n	80030de <sync_window+0xaa>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80030a6:	3303      	adds	r3, #3
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	613b      	str	r3, [r7, #16]
 80030ac:	e014      	b.n	80030d8 <sync_window+0xa4>
					wsect += fs->fsize;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80030b4:	3318      	adds	r3, #24
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	697a      	ldr	r2, [r7, #20]
 80030ba:	4413      	add	r3, r2
 80030bc:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80030c4:	3301      	adds	r3, #1
 80030c6:	7818      	ldrb	r0, [r3, #0]
 80030c8:	6879      	ldr	r1, [r7, #4]
 80030ca:	2301      	movs	r3, #1
 80030cc:	697a      	ldr	r2, [r7, #20]
 80030ce:	f7ff fd3b 	bl	8002b48 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	3b01      	subs	r3, #1
 80030d6:	613b      	str	r3, [r7, #16]
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d8e7      	bhi.n	80030ae <sync_window+0x7a>
				}
			}
		}
	}
	return res;
 80030de:	7bfb      	ldrb	r3, [r7, #15]
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3718      	adds	r7, #24
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80030f2:	2300      	movs	r3, #0
 80030f4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80030fc:	330c      	adds	r3, #12
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	429a      	cmp	r2, r3
 8003104:	d01f      	beq.n	8003146 <move_window+0x5e>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7ff ff94 	bl	8003034 <sync_window>
 800310c:	4603      	mov	r3, r0
 800310e:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8003110:	7bfb      	ldrb	r3, [r7, #15]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d117      	bne.n	8003146 <move_window+0x5e>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800311c:	3301      	adds	r3, #1
 800311e:	7818      	ldrb	r0, [r3, #0]
 8003120:	6879      	ldr	r1, [r7, #4]
 8003122:	2301      	movs	r3, #1
 8003124:	683a      	ldr	r2, [r7, #0]
 8003126:	f7ff fcef 	bl	8002b08 <disk_read>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d004      	beq.n	800313a <move_window+0x52>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8003130:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003134:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8003136:	2301      	movs	r3, #1
 8003138:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8003140:	330c      	adds	r3, #12
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	601a      	str	r2, [r3, #0]
		}
	}
	return res;
 8003146:	7bfb      	ldrb	r3, [r7, #15]
}
 8003148:	4618      	mov	r0, r3
 800314a:	3710      	adds	r7, #16
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f7ff ff6b 	bl	8003034 <sync_window>
 800315e:	4603      	mov	r3, r0
 8003160:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8003162:	7bfb      	ldrb	r3, [r7, #15]
 8003164:	2b00      	cmp	r3, #0
 8003166:	f040 80bd 	bne.w	80032e4 <sync_fs+0x194>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	2b03      	cmp	r3, #3
 8003174:	f040 80a7 	bne.w	80032c6 <sync_fs+0x176>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800317e:	3305      	adds	r3, #5
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	2b01      	cmp	r3, #1
 8003184:	f040 809f 	bne.w	80032c6 <sync_fs+0x176>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003190:	330a      	adds	r3, #10
 8003192:	881b      	ldrh	r3, [r3, #0]
 8003194:	461a      	mov	r2, r3
 8003196:	2100      	movs	r1, #0
 8003198:	f7ff fd31 	bl	8002bfe <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2255      	movs	r2, #85	; 0x55
 80031a0:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	22aa      	movs	r2, #170	; 0xaa
 80031a8:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2252      	movs	r2, #82	; 0x52
 80031b0:	701a      	strb	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2252      	movs	r2, #82	; 0x52
 80031b6:	705a      	strb	r2, [r3, #1]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2261      	movs	r2, #97	; 0x61
 80031bc:	709a      	strb	r2, [r3, #2]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2241      	movs	r2, #65	; 0x41
 80031c2:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2272      	movs	r2, #114	; 0x72
 80031c8:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2272      	movs	r2, #114	; 0x72
 80031d0:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2241      	movs	r2, #65	; 0x41
 80031d8:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2261      	movs	r2, #97	; 0x61
 80031e0:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031ea:	3310      	adds	r3, #16
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	b2da      	uxtb	r2, r3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031fc:	3310      	adds	r3, #16
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	b29b      	uxth	r3, r3
 8003202:	0a1b      	lsrs	r3, r3, #8
 8003204:	b29b      	uxth	r3, r3
 8003206:	b2da      	uxtb	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003214:	3310      	adds	r3, #16
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	0c1b      	lsrs	r3, r3, #16
 800321a:	b2da      	uxtb	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003228:	3310      	adds	r3, #16
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	0e1b      	lsrs	r3, r3, #24
 800322e:	b2da      	uxtb	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800323c:	330c      	adds	r3, #12
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	b2da      	uxtb	r2, r3
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800324e:	330c      	adds	r3, #12
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	b29b      	uxth	r3, r3
 8003254:	0a1b      	lsrs	r3, r3, #8
 8003256:	b29b      	uxth	r3, r3
 8003258:	b2da      	uxtb	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003266:	330c      	adds	r3, #12
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	0c1b      	lsrs	r3, r3, #16
 800326c:	b2da      	uxtb	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800327a:	330c      	adds	r3, #12
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	0e1b      	lsrs	r3, r3, #24
 8003280:	b2da      	uxtb	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800328e:	331c      	adds	r3, #28
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	1c5a      	adds	r2, r3, #1
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800329a:	330c      	adds	r3, #12
 800329c:	601a      	str	r2, [r3, #0]
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80032a4:	3301      	adds	r3, #1
 80032a6:	7818      	ldrb	r0, [r3, #0]
 80032a8:	6879      	ldr	r1, [r7, #4]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80032b0:	330c      	adds	r3, #12
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	2301      	movs	r3, #1
 80032b6:	f7ff fc47 	bl	8002b48 <disk_write>
			fs->fsi_flag = 0;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80032c0:	3305      	adds	r3, #5
 80032c2:	2200      	movs	r2, #0
 80032c4:	701a      	strb	r2, [r3, #0]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80032cc:	3301      	adds	r3, #1
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	2200      	movs	r2, #0
 80032d2:	2100      	movs	r1, #0
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7ff fc57 	bl	8002b88 <disk_ioctl>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <sync_fs+0x194>
			res = FR_DISK_ERR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80032e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3710      	adds	r7, #16
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}

080032ee <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80032ee:	b480      	push	{r7}
 80032f0:	b083      	sub	sp, #12
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
 80032f6:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	3b02      	subs	r3, #2
 80032fc:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003304:	3314      	adds	r3, #20
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	1e9a      	subs	r2, r3, #2
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	429a      	cmp	r2, r3
 800330e:	d801      	bhi.n	8003314 <clust2sect+0x26>
 8003310:	2300      	movs	r3, #0
 8003312:	e00e      	b.n	8003332 <clust2sect+0x44>
	return clst * fs->csize + fs->database;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800331a:	3302      	adds	r3, #2
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	461a      	mov	r2, r3
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	fb03 f202 	mul.w	r2, r3, r2
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800332c:	3308      	adds	r3, #8
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4413      	add	r3, r2
}
 8003332:	4618      	mov	r0, r3
 8003334:	370c      	adds	r7, #12
 8003336:	46bd      	mov	sp, r7
 8003338:	bc80      	pop	{r7}
 800333a:	4770      	bx	lr

0800333c <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d907      	bls.n	800335c <get_fat+0x20>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003352:	3314      	adds	r3, #20
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	429a      	cmp	r2, r3
 800335a:	d802      	bhi.n	8003362 <get_fat+0x26>
		val = 1;	/* Internal error */
 800335c:	2301      	movs	r3, #1
 800335e:	617b      	str	r3, [r7, #20]
 8003360:	e0e9      	b.n	8003536 <get_fat+0x1fa>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8003362:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003366:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	2b02      	cmp	r3, #2
 8003372:	d068      	beq.n	8003446 <get_fat+0x10a>
 8003374:	2b03      	cmp	r3, #3
 8003376:	f000 8099 	beq.w	80034ac <get_fat+0x170>
 800337a:	2b01      	cmp	r3, #1
 800337c:	f040 80d1 	bne.w	8003522 <get_fat+0x1e6>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	613b      	str	r3, [r7, #16]
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	085b      	lsrs	r3, r3, #1
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	4413      	add	r3, r2
 800338c:	613b      	str	r3, [r7, #16]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800339c:	330a      	adds	r3, #10
 800339e:	881b      	ldrh	r3, [r3, #0]
 80033a0:	4619      	mov	r1, r3
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	fbb3 f3f1 	udiv	r3, r3, r1
 80033a8:	4413      	add	r3, r2
 80033aa:	4619      	mov	r1, r3
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f7ff fe9b 	bl	80030e8 <move_window>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f040 80b7 	bne.w	8003528 <get_fat+0x1ec>
			wc = fs->win.d8[bc++ % SS(fs)];
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	1c5a      	adds	r2, r3, #1
 80033be:	613a      	str	r2, [r7, #16]
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80033c6:	320a      	adds	r2, #10
 80033c8:	8812      	ldrh	r2, [r2, #0]
 80033ca:	fbb3 f1f2 	udiv	r1, r3, r2
 80033ce:	fb02 f201 	mul.w	r2, r2, r1
 80033d2:	1a9b      	subs	r3, r3, r2
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	5cd3      	ldrb	r3, [r2, r3]
 80033d8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033e8:	330a      	adds	r3, #10
 80033ea:	881b      	ldrh	r3, [r3, #0]
 80033ec:	4619      	mov	r1, r3
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	fbb3 f3f1 	udiv	r3, r3, r1
 80033f4:	4413      	add	r3, r2
 80033f6:	4619      	mov	r1, r3
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7ff fe75 	bl	80030e8 <move_window>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	f040 8093 	bne.w	800352c <get_fat+0x1f0>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800340c:	330a      	adds	r3, #10
 800340e:	881b      	ldrh	r3, [r3, #0]
 8003410:	461a      	mov	r2, r3
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	fbb3 f1f2 	udiv	r1, r3, r2
 8003418:	fb02 f201 	mul.w	r2, r2, r1
 800341c:	1a9b      	subs	r3, r3, r2
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	5cd3      	ldrb	r3, [r2, r3]
 8003422:	021b      	lsls	r3, r3, #8
 8003424:	461a      	mov	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	4313      	orrs	r3, r2
 800342a:	60fb      	str	r3, [r7, #12]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	2b00      	cmp	r3, #0
 8003434:	d002      	beq.n	800343c <get_fat+0x100>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	091b      	lsrs	r3, r3, #4
 800343a:	e002      	b.n	8003442 <get_fat+0x106>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003442:	617b      	str	r3, [r7, #20]
			break;
 8003444:	e077      	b.n	8003536 <get_fat+0x1fa>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003454:	330a      	adds	r3, #10
 8003456:	881b      	ldrh	r3, [r3, #0]
 8003458:	085b      	lsrs	r3, r3, #1
 800345a:	b29b      	uxth	r3, r3
 800345c:	4619      	mov	r1, r3
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	fbb3 f3f1 	udiv	r3, r3, r1
 8003464:	4413      	add	r3, r2
 8003466:	4619      	mov	r1, r3
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f7ff fe3d 	bl	80030e8 <move_window>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d15d      	bne.n	8003530 <get_fat+0x1f4>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	005a      	lsls	r2, r3, #1
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800347e:	330a      	adds	r3, #10
 8003480:	881b      	ldrh	r3, [r3, #0]
 8003482:	fbb2 f1f3 	udiv	r1, r2, r3
 8003486:	fb03 f301 	mul.w	r3, r3, r1
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	4413      	add	r3, r2
 8003490:	60bb      	str	r3, [r7, #8]
			val = LD_WORD(p);
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	3301      	adds	r3, #1
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	021b      	lsls	r3, r3, #8
 800349a:	b21a      	sxth	r2, r3
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	b21b      	sxth	r3, r3
 80034a2:	4313      	orrs	r3, r2
 80034a4:	b21b      	sxth	r3, r3
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	617b      	str	r3, [r7, #20]
			break;
 80034aa:	e044      	b.n	8003536 <get_fat+0x1fa>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034ba:	330a      	adds	r3, #10
 80034bc:	881b      	ldrh	r3, [r3, #0]
 80034be:	089b      	lsrs	r3, r3, #2
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	4619      	mov	r1, r3
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80034ca:	4413      	add	r3, r2
 80034cc:	4619      	mov	r1, r3
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f7ff fe0a 	bl	80030e8 <move_window>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d12c      	bne.n	8003534 <get_fat+0x1f8>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	009a      	lsls	r2, r3, #2
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034e4:	330a      	adds	r3, #10
 80034e6:	881b      	ldrh	r3, [r3, #0]
 80034e8:	fbb2 f1f3 	udiv	r1, r2, r3
 80034ec:	fb03 f301 	mul.w	r3, r3, r1
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	4413      	add	r3, r2
 80034f6:	60bb      	str	r3, [r7, #8]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	3303      	adds	r3, #3
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	061a      	lsls	r2, r3, #24
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	3302      	adds	r3, #2
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	041b      	lsls	r3, r3, #16
 8003508:	4313      	orrs	r3, r2
 800350a:	68ba      	ldr	r2, [r7, #8]
 800350c:	3201      	adds	r2, #1
 800350e:	7812      	ldrb	r2, [r2, #0]
 8003510:	0212      	lsls	r2, r2, #8
 8003512:	4313      	orrs	r3, r2
 8003514:	68ba      	ldr	r2, [r7, #8]
 8003516:	7812      	ldrb	r2, [r2, #0]
 8003518:	4313      	orrs	r3, r2
 800351a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800351e:	617b      	str	r3, [r7, #20]
			break;
 8003520:	e009      	b.n	8003536 <get_fat+0x1fa>

		default:
			val = 1;	/* Internal error */
 8003522:	2301      	movs	r3, #1
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	e006      	b.n	8003536 <get_fat+0x1fa>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8003528:	bf00      	nop
 800352a:	e004      	b.n	8003536 <get_fat+0x1fa>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800352c:	bf00      	nop
 800352e:	e002      	b.n	8003536 <get_fat+0x1fa>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8003530:	bf00      	nop
 8003532:	e000      	b.n	8003536 <get_fat+0x1fa>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8003534:	bf00      	nop
		}
	}

	return val;
 8003536:	697b      	ldr	r3, [r7, #20]
}
 8003538:	4618      	mov	r0, r3
 800353a:	3718      	adds	r7, #24
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b088      	sub	sp, #32
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d907      	bls.n	8003562 <put_fat+0x22>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003558:	3314      	adds	r3, #20
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	429a      	cmp	r2, r3
 8003560:	d802      	bhi.n	8003568 <put_fat+0x28>
		res = FR_INT_ERR;
 8003562:	2302      	movs	r3, #2
 8003564:	77fb      	strb	r3, [r7, #31]
 8003566:	e143      	b.n	80037f0 <put_fat+0x2b0>

	} else {
		switch (fs->fs_type) {
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	2b02      	cmp	r3, #2
 8003572:	f000 809a 	beq.w	80036aa <put_fat+0x16a>
 8003576:	2b03      	cmp	r3, #3
 8003578:	f000 80d3 	beq.w	8003722 <put_fat+0x1e2>
 800357c:	2b01      	cmp	r3, #1
 800357e:	f040 812d 	bne.w	80037dc <put_fat+0x29c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	61bb      	str	r3, [r7, #24]
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	085b      	lsrs	r3, r3, #1
 800358a:	69ba      	ldr	r2, [r7, #24]
 800358c:	4413      	add	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800359e:	330a      	adds	r3, #10
 80035a0:	881b      	ldrh	r3, [r3, #0]
 80035a2:	4619      	mov	r1, r3
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80035aa:	4413      	add	r3, r2
 80035ac:	4619      	mov	r1, r3
 80035ae:	68f8      	ldr	r0, [r7, #12]
 80035b0:	f7ff fd9a 	bl	80030e8 <move_window>
 80035b4:	4603      	mov	r3, r0
 80035b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80035b8:	7ffb      	ldrb	r3, [r7, #31]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f040 8111 	bne.w	80037e2 <put_fat+0x2a2>
			p = &fs->win.d8[bc++ % SS(fs)];
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	1c5a      	adds	r2, r3, #1
 80035c4:	61ba      	str	r2, [r7, #24]
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80035cc:	320a      	adds	r2, #10
 80035ce:	8812      	ldrh	r2, [r2, #0]
 80035d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80035d4:	fb02 f201 	mul.w	r2, r2, r1
 80035d8:	1a9b      	subs	r3, r3, r2
 80035da:	68fa      	ldr	r2, [r7, #12]
 80035dc:	4413      	add	r3, r2
 80035de:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	f003 0301 	and.w	r3, r3, #1
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d00d      	beq.n	8003606 <put_fat+0xc6>
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	b25b      	sxtb	r3, r3
 80035f0:	f003 030f 	and.w	r3, r3, #15
 80035f4:	b25a      	sxtb	r2, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	011b      	lsls	r3, r3, #4
 80035fc:	b25b      	sxtb	r3, r3
 80035fe:	4313      	orrs	r3, r2
 8003600:	b25b      	sxtb	r3, r3
 8003602:	b2db      	uxtb	r3, r3
 8003604:	e001      	b.n	800360a <put_fat+0xca>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	b2db      	uxtb	r3, r3
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003614:	3304      	adds	r3, #4
 8003616:	2201      	movs	r2, #1
 8003618:	701a      	strb	r2, [r3, #0]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003628:	330a      	adds	r3, #10
 800362a:	881b      	ldrh	r3, [r3, #0]
 800362c:	4619      	mov	r1, r3
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	fbb3 f3f1 	udiv	r3, r3, r1
 8003634:	4413      	add	r3, r2
 8003636:	4619      	mov	r1, r3
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f7ff fd55 	bl	80030e8 <move_window>
 800363e:	4603      	mov	r3, r0
 8003640:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003642:	7ffb      	ldrb	r3, [r7, #31]
 8003644:	2b00      	cmp	r3, #0
 8003646:	f040 80ce 	bne.w	80037e6 <put_fat+0x2a6>
			p = &fs->win.d8[bc % SS(fs)];
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003650:	330a      	adds	r3, #10
 8003652:	881b      	ldrh	r3, [r3, #0]
 8003654:	461a      	mov	r2, r3
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	fbb3 f1f2 	udiv	r1, r3, r2
 800365c:	fb02 f201 	mul.w	r2, r2, r1
 8003660:	1a9b      	subs	r3, r3, r2
 8003662:	68fa      	ldr	r2, [r7, #12]
 8003664:	4413      	add	r3, r2
 8003666:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <put_fat+0x13a>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	091b      	lsrs	r3, r3, #4
 8003676:	b2db      	uxtb	r3, r3
 8003678:	e00e      	b.n	8003698 <put_fat+0x158>
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	b25b      	sxtb	r3, r3
 8003680:	f023 030f 	bic.w	r3, r3, #15
 8003684:	b25a      	sxtb	r2, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	0a1b      	lsrs	r3, r3, #8
 800368a:	b25b      	sxtb	r3, r3
 800368c:	f003 030f 	and.w	r3, r3, #15
 8003690:	b25b      	sxtb	r3, r3
 8003692:	4313      	orrs	r3, r2
 8003694:	b25b      	sxtb	r3, r3
 8003696:	b2db      	uxtb	r3, r3
 8003698:	697a      	ldr	r2, [r7, #20]
 800369a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036a2:	3304      	adds	r3, #4
 80036a4:	2201      	movs	r2, #1
 80036a6:	701a      	strb	r2, [r3, #0]
			break;
 80036a8:	e0a2      	b.n	80037f0 <put_fat+0x2b0>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036b8:	330a      	adds	r3, #10
 80036ba:	881b      	ldrh	r3, [r3, #0]
 80036bc:	085b      	lsrs	r3, r3, #1
 80036be:	b29b      	uxth	r3, r3
 80036c0:	4619      	mov	r1, r3
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	fbb3 f3f1 	udiv	r3, r3, r1
 80036c8:	4413      	add	r3, r2
 80036ca:	4619      	mov	r1, r3
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f7ff fd0b 	bl	80030e8 <move_window>
 80036d2:	4603      	mov	r3, r0
 80036d4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80036d6:	7ffb      	ldrb	r3, [r7, #31]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f040 8086 	bne.w	80037ea <put_fat+0x2aa>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	005a      	lsls	r2, r3, #1
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036e8:	330a      	adds	r3, #10
 80036ea:	881b      	ldrh	r3, [r3, #0]
 80036ec:	fbb2 f1f3 	udiv	r1, r2, r3
 80036f0:	fb03 f301 	mul.w	r3, r3, r1
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	4413      	add	r3, r2
 80036fa:	617b      	str	r3, [r7, #20]
			ST_WORD(p, (WORD)val);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	b2da      	uxtb	r2, r3
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	701a      	strb	r2, [r3, #0]
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	3301      	adds	r3, #1
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	b292      	uxth	r2, r2
 800370c:	0a12      	lsrs	r2, r2, #8
 800370e:	b292      	uxth	r2, r2
 8003710:	b2d2      	uxtb	r2, r2
 8003712:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800371a:	3304      	adds	r3, #4
 800371c:	2201      	movs	r2, #1
 800371e:	701a      	strb	r2, [r3, #0]
			break;
 8003720:	e066      	b.n	80037f0 <put_fat+0x2b0>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003730:	330a      	adds	r3, #10
 8003732:	881b      	ldrh	r3, [r3, #0]
 8003734:	089b      	lsrs	r3, r3, #2
 8003736:	b29b      	uxth	r3, r3
 8003738:	4619      	mov	r1, r3
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	fbb3 f3f1 	udiv	r3, r3, r1
 8003740:	4413      	add	r3, r2
 8003742:	4619      	mov	r1, r3
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f7ff fccf 	bl	80030e8 <move_window>
 800374a:	4603      	mov	r3, r0
 800374c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800374e:	7ffb      	ldrb	r3, [r7, #31]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d14c      	bne.n	80037ee <put_fat+0x2ae>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	009a      	lsls	r2, r3, #2
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800375e:	330a      	adds	r3, #10
 8003760:	881b      	ldrh	r3, [r3, #0]
 8003762:	fbb2 f1f3 	udiv	r1, r2, r3
 8003766:	fb03 f301 	mul.w	r3, r3, r1
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	4413      	add	r3, r2
 8003770:	617b      	str	r3, [r7, #20]
			val |= LD_DWORD(p) & 0xF0000000;
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	3303      	adds	r3, #3
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	061a      	lsls	r2, r3, #24
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	3302      	adds	r3, #2
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	041b      	lsls	r3, r3, #16
 8003782:	4313      	orrs	r3, r2
 8003784:	697a      	ldr	r2, [r7, #20]
 8003786:	3201      	adds	r2, #1
 8003788:	7812      	ldrb	r2, [r2, #0]
 800378a:	0212      	lsls	r2, r2, #8
 800378c:	4313      	orrs	r3, r2
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	7812      	ldrb	r2, [r2, #0]
 8003792:	4313      	orrs	r3, r2
 8003794:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	4313      	orrs	r3, r2
 800379c:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	b2da      	uxtb	r2, r3
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	701a      	strb	r2, [r3, #0]
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	3301      	adds	r3, #1
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	b292      	uxth	r2, r2
 80037ae:	0a12      	lsrs	r2, r2, #8
 80037b0:	b292      	uxth	r2, r2
 80037b2:	b2d2      	uxtb	r2, r2
 80037b4:	701a      	strb	r2, [r3, #0]
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	3302      	adds	r3, #2
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	0c12      	lsrs	r2, r2, #16
 80037be:	b2d2      	uxtb	r2, r2
 80037c0:	701a      	strb	r2, [r3, #0]
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	3303      	adds	r3, #3
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	0e12      	lsrs	r2, r2, #24
 80037ca:	b2d2      	uxtb	r2, r2
 80037cc:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037d4:	3304      	adds	r3, #4
 80037d6:	2201      	movs	r2, #1
 80037d8:	701a      	strb	r2, [r3, #0]
			break;
 80037da:	e009      	b.n	80037f0 <put_fat+0x2b0>

		default :
			res = FR_INT_ERR;
 80037dc:	2302      	movs	r3, #2
 80037de:	77fb      	strb	r3, [r7, #31]
 80037e0:	e006      	b.n	80037f0 <put_fat+0x2b0>
			if (res != FR_OK) break;
 80037e2:	bf00      	nop
 80037e4:	e004      	b.n	80037f0 <put_fat+0x2b0>
			if (res != FR_OK) break;
 80037e6:	bf00      	nop
 80037e8:	e002      	b.n	80037f0 <put_fat+0x2b0>
			if (res != FR_OK) break;
 80037ea:	bf00      	nop
 80037ec:	e000      	b.n	80037f0 <put_fat+0x2b0>
			if (res != FR_OK) break;
 80037ee:	bf00      	nop
		}
	}

	return res;
 80037f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3720      	adds	r7, #32
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b084      	sub	sp, #16
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
 8003802:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	2b01      	cmp	r3, #1
 8003808:	d907      	bls.n	800381a <remove_chain+0x20>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003810:	3314      	adds	r3, #20
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	429a      	cmp	r2, r3
 8003818:	d802      	bhi.n	8003820 <remove_chain+0x26>
		res = FR_INT_ERR;
 800381a:	2302      	movs	r3, #2
 800381c:	73fb      	strb	r3, [r7, #15]
 800381e:	e04f      	b.n	80038c0 <remove_chain+0xc6>

	} else {
		res = FR_OK;
 8003820:	2300      	movs	r3, #0
 8003822:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8003824:	e040      	b.n	80038a8 <remove_chain+0xae>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8003826:	6839      	ldr	r1, [r7, #0]
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f7ff fd87 	bl	800333c <get_fat>
 800382e:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d041      	beq.n	80038ba <remove_chain+0xc0>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d102      	bne.n	8003842 <remove_chain+0x48>
 800383c:	2302      	movs	r3, #2
 800383e:	73fb      	strb	r3, [r7, #15]
 8003840:	e03e      	b.n	80038c0 <remove_chain+0xc6>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003848:	d102      	bne.n	8003850 <remove_chain+0x56>
 800384a:	2301      	movs	r3, #1
 800384c:	73fb      	strb	r3, [r7, #15]
 800384e:	e037      	b.n	80038c0 <remove_chain+0xc6>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8003850:	2200      	movs	r2, #0
 8003852:	6839      	ldr	r1, [r7, #0]
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f7ff fe73 	bl	8003540 <put_fat>
 800385a:	4603      	mov	r3, r0
 800385c:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800385e:	7bfb      	ldrb	r3, [r7, #15]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d12c      	bne.n	80038be <remove_chain+0xc4>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800386a:	3310      	adds	r3, #16
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003872:	d017      	beq.n	80038a4 <remove_chain+0xaa>
				fs->free_clust++;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800387a:	3310      	adds	r3, #16
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	1c5a      	adds	r2, r3, #1
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003886:	3310      	adds	r3, #16
 8003888:	601a      	str	r2, [r3, #0]
				fs->fsi_flag |= 1;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003890:	3305      	adds	r3, #5
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	f043 0301 	orr.w	r3, r3, #1
 8003898:	b2da      	uxtb	r2, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038a0:	3305      	adds	r3, #5
 80038a2:	701a      	strb	r2, [r3, #0]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038ae:	3314      	adds	r3, #20
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d8b6      	bhi.n	8003826 <remove_chain+0x2c>
 80038b8:	e002      	b.n	80038c0 <remove_chain+0xc6>
			if (nxt == 0) break;				/* Empty cluster? */
 80038ba:	bf00      	nop
 80038bc:	e000      	b.n	80038c0 <remove_chain+0xc6>
			if (res != FR_OK) break;
 80038be:	bf00      	nop
		}
	}

	return res;
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 80038ca:	b580      	push	{r7, lr}
 80038cc:	b086      	sub	sp, #24
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
 80038d2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d113      	bne.n	8003902 <create_chain+0x38>
		scl = fs->last_clust;			/* Get suggested start point */
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038e0:	330c      	adds	r3, #12
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d007      	beq.n	80038fc <create_chain+0x32>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038f2:	3314      	adds	r3, #20
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d81e      	bhi.n	800393a <create_chain+0x70>
 80038fc:	2301      	movs	r3, #1
 80038fe:	613b      	str	r3, [r7, #16]
 8003900:	e01b      	b.n	800393a <create_chain+0x70>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8003902:	6839      	ldr	r1, [r7, #0]
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f7ff fd19 	bl	800333c <get_fat>
 800390a:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d801      	bhi.n	8003916 <create_chain+0x4c>
 8003912:	2301      	movs	r3, #1
 8003914:	e086      	b.n	8003a24 <create_chain+0x15a>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800391c:	d101      	bne.n	8003922 <create_chain+0x58>
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	e080      	b.n	8003a24 <create_chain+0x15a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003928:	3314      	adds	r3, #20
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	429a      	cmp	r2, r3
 8003930:	d901      	bls.n	8003936 <create_chain+0x6c>
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	e076      	b.n	8003a24 <create_chain+0x15a>
		scl = clst;
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	3301      	adds	r3, #1
 8003942:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800394a:	3314      	adds	r3, #20
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	429a      	cmp	r2, r3
 8003952:	d807      	bhi.n	8003964 <create_chain+0x9a>
			ncl = 2;
 8003954:	2302      	movs	r3, #2
 8003956:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8003958:	697a      	ldr	r2, [r7, #20]
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	429a      	cmp	r2, r3
 800395e:	d901      	bls.n	8003964 <create_chain+0x9a>
 8003960:	2300      	movs	r3, #0
 8003962:	e05f      	b.n	8003a24 <create_chain+0x15a>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8003964:	6979      	ldr	r1, [r7, #20]
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f7ff fce8 	bl	800333c <get_fat>
 800396c:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00e      	beq.n	8003992 <create_chain+0xc8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800397a:	d002      	beq.n	8003982 <create_chain+0xb8>
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d101      	bne.n	8003986 <create_chain+0xbc>
			return cs;
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	e04e      	b.n	8003a24 <create_chain+0x15a>
		if (ncl == scl) return 0;		/* No free cluster */
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	429a      	cmp	r2, r3
 800398c:	d1d7      	bne.n	800393e <create_chain+0x74>
 800398e:	2300      	movs	r3, #0
 8003990:	e048      	b.n	8003a24 <create_chain+0x15a>
		if (cs == 0) break;				/* Found a free cluster */
 8003992:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8003994:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8003998:	6979      	ldr	r1, [r7, #20]
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f7ff fdd0 	bl	8003540 <put_fat>
 80039a0:	4603      	mov	r3, r0
 80039a2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 80039a4:	7bfb      	ldrb	r3, [r7, #15]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d109      	bne.n	80039be <create_chain+0xf4>
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d006      	beq.n	80039be <create_chain+0xf4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 80039b0:	697a      	ldr	r2, [r7, #20]
 80039b2:	6839      	ldr	r1, [r7, #0]
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f7ff fdc3 	bl	8003540 <put_fat>
 80039ba:	4603      	mov	r3, r0
 80039bc:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 80039be:	7bfb      	ldrb	r3, [r7, #15]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d126      	bne.n	8003a12 <create_chain+0x148>
		fs->last_clust = ncl;			/* Update FSINFO */
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039ca:	330c      	adds	r3, #12
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	601a      	str	r2, [r3, #0]
		if (fs->free_clust != 0xFFFFFFFF) {
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039d6:	3310      	adds	r3, #16
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039de:	d020      	beq.n	8003a22 <create_chain+0x158>
			fs->free_clust--;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039e6:	3310      	adds	r3, #16
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	1e5a      	subs	r2, r3, #1
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039f2:	3310      	adds	r3, #16
 80039f4:	601a      	str	r2, [r3, #0]
			fs->fsi_flag |= 1;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039fc:	3305      	adds	r3, #5
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	f043 0301 	orr.w	r3, r3, #1
 8003a04:	b2da      	uxtb	r2, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a0c:	3305      	adds	r3, #5
 8003a0e:	701a      	strb	r2, [r3, #0]
 8003a10:	e007      	b.n	8003a22 <create_chain+0x158>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8003a12:	7bfb      	ldrb	r3, [r7, #15]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d102      	bne.n	8003a1e <create_chain+0x154>
 8003a18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a1c:	e000      	b.n	8003a20 <create_chain+0x156>
 8003a1e:	2301      	movs	r3, #1
 8003a20:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8003a22:	697b      	ldr	r3, [r7, #20]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3718      	adds	r7, #24
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b087      	sub	sp, #28
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8003a3c:	3304      	adds	r3, #4
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	3304      	adds	r3, #4
 8003a42:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a50:	330a      	adds	r3, #10
 8003a52:	881b      	ldrh	r3, [r3, #0]
 8003a54:	461a      	mov	r2, r3
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	fbb3 f2f2 	udiv	r2, r3, r2
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a68:	3302      	adds	r3, #2
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a70:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1d1a      	adds	r2, r3, #4
 8003a76:	613a      	str	r2, [r7, #16]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <clmt_clust+0x5a>
 8003a82:	2300      	movs	r3, #0
 8003a84:	e010      	b.n	8003aa8 <clmt_clust+0x7c>
		if (cl < ncl) break;	/* In this fragment? */
 8003a86:	697a      	ldr	r2, [r7, #20]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d307      	bcc.n	8003a9e <clmt_clust+0x72>
		cl -= ncl; tbl++;		/* Next fragment */
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	617b      	str	r3, [r7, #20]
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	3304      	adds	r3, #4
 8003a9a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8003a9c:	e7e9      	b.n	8003a72 <clmt_clust+0x46>
		if (cl < ncl) break;	/* In this fragment? */
 8003a9e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	4413      	add	r3, r2
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	371c      	adds	r7, #28
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bc80      	pop	{r7}
 8003ab0:	4770      	bx	lr

08003ab2 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b086      	sub	sp, #24
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
 8003aba:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	b29a      	uxth	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ac6:	3306      	adds	r3, #6
 8003ac8:	801a      	strh	r2, [r3, #0]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ad0:	3308      	adds	r3, #8
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d00a      	beq.n	8003af2 <dir_sdi+0x40>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ae8:	3314      	adds	r3, #20
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d801      	bhi.n	8003af6 <dir_sdi+0x44>
		return FR_INT_ERR;
 8003af2:	2302      	movs	r3, #2
 8003af4:	e0b4      	b.n	8003c60 <dir_sdi+0x1ae>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d111      	bne.n	8003b20 <dir_sdi+0x6e>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	2b03      	cmp	r3, #3
 8003b0c:	d108      	bne.n	8003b20 <dir_sdi+0x6e>
		clst = dp->fs->dirbase;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8003b1a:	3304      	adds	r3, #4
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d117      	bne.n	8003b56 <dir_sdi+0xa4>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b32:	3308      	adds	r3, #8
 8003b34:	881b      	ldrh	r3, [r3, #0]
 8003b36:	461a      	mov	r2, r3
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d801      	bhi.n	8003b42 <dir_sdi+0x90>
			return FR_INT_ERR;
 8003b3e:	2302      	movs	r3, #2
 8003b40:	e08e      	b.n	8003c60 <dir_sdi+0x1ae>
		sect = dp->fs->dirbase;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8003b4e:	3304      	adds	r3, #4
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	613b      	str	r3, [r7, #16]
 8003b54:	e046      	b.n	8003be4 <dir_sdi+0x132>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b62:	330a      	adds	r3, #10
 8003b64:	881b      	ldrh	r3, [r3, #0]
 8003b66:	095b      	lsrs	r3, r3, #5
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b78:	3302      	adds	r3, #2
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	fb03 f302 	mul.w	r3, r3, r2
 8003b80:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8003b82:	e022      	b.n	8003bca <dir_sdi+0x118>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	6979      	ldr	r1, [r7, #20]
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7ff fbd4 	bl	800333c <get_fat>
 8003b94:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b9c:	d101      	bne.n	8003ba2 <dir_sdi+0xf0>
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e05e      	b.n	8003c60 <dir_sdi+0x1ae>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d90a      	bls.n	8003bbe <dir_sdi+0x10c>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bb4:	3314      	adds	r3, #20
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d801      	bhi.n	8003bc2 <dir_sdi+0x110>
				return FR_INT_ERR;
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	e04e      	b.n	8003c60 <dir_sdi+0x1ae>
			idx -= ic;
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 8003bca:	683a      	ldr	r2, [r7, #0]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d2d8      	bcs.n	8003b84 <dir_sdi+0xd2>
		}
		sect = clust2sect(dp->fs, clst);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	6979      	ldr	r1, [r7, #20]
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7ff fb86 	bl	80032ee <clust2sect>
 8003be2:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bea:	330c      	adds	r3, #12
 8003bec:	697a      	ldr	r2, [r7, #20]
 8003bee:	601a      	str	r2, [r3, #0]
	if (!sect) return FR_INT_ERR;
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <dir_sdi+0x148>
 8003bf6:	2302      	movs	r3, #2
 8003bf8:	e032      	b.n	8003c60 <dir_sdi+0x1ae>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c06:	330a      	adds	r3, #10
 8003c08:	881b      	ldrh	r3, [r3, #0]
 8003c0a:	095b      	lsrs	r3, r3, #5
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	461a      	mov	r2, r3
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	fbb3 f2f2 	udiv	r2, r3, r2
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	441a      	add	r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c20:	3310      	adds	r3, #16
 8003c22:	601a      	str	r2, [r3, #0]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c3a:	330a      	adds	r3, #10
 8003c3c:	881b      	ldrh	r3, [r3, #0]
 8003c3e:	095b      	lsrs	r3, r3, #5
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	461a      	mov	r2, r3
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	fbb3 f1f2 	udiv	r1, r3, r2
 8003c4a:	fb02 f201 	mul.w	r2, r2, r1
 8003c4e:	1a9b      	subs	r3, r3, r2
 8003c50:	015b      	lsls	r3, r3, #5
 8003c52:	18c2      	adds	r2, r0, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c5a:	3314      	adds	r3, #20
 8003c5c:	601a      	str	r2, [r3, #0]

	return FR_OK;
 8003c5e:	2300      	movs	r3, #0
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3718      	adds	r7, #24
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8003c68:	b590      	push	{r4, r7, lr}
 8003c6a:	b087      	sub	sp, #28
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c78:	3306      	adds	r3, #6
 8003c7a:	881b      	ldrh	r3, [r3, #0]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	b29b      	uxth	r3, r3
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d006      	beq.n	8003c96 <dir_next+0x2e>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c8e:	3310      	adds	r3, #16
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <dir_next+0x32>
		return FR_NO_FILE;
 8003c96:	2304      	movs	r3, #4
 8003c98:	e144      	b.n	8003f24 <dir_next+0x2bc>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ca6:	330a      	adds	r3, #10
 8003ca8:	881b      	ldrh	r3, [r3, #0]
 8003caa:	095b      	lsrs	r3, r3, #5
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	461a      	mov	r2, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	fbb3 f1f2 	udiv	r1, r3, r2
 8003cb6:	fb02 f201 	mul.w	r2, r2, r1
 8003cba:	1a9b      	subs	r3, r3, r2
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f040 810c 	bne.w	8003eda <dir_next+0x272>
		dp->sect++;					/* Next sector */
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cc8:	3310      	adds	r3, #16
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	1c5a      	adds	r2, r3, #1
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cd4:	3310      	adds	r3, #16
 8003cd6:	601a      	str	r2, [r3, #0]

		if (!dp->clust) {		/* Static table */
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cde:	330c      	adds	r3, #12
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d10e      	bne.n	8003d04 <dir_next+0x9c>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cf2:	3308      	adds	r3, #8
 8003cf4:	881b      	ldrh	r3, [r3, #0]
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	f200 80ed 	bhi.w	8003eda <dir_next+0x272>
				return FR_NO_FILE;
 8003d00:	2304      	movs	r3, #4
 8003d02:	e10f      	b.n	8003f24 <dir_next+0x2bc>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d10:	330a      	adds	r3, #10
 8003d12:	881b      	ldrh	r3, [r3, #0]
 8003d14:	095b      	lsrs	r3, r3, #5
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	461a      	mov	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	fbb3 f2f2 	udiv	r2, r3, r2
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d2c:	3302      	adds	r3, #2
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	3b01      	subs	r3, #1
 8003d32:	4013      	ands	r3, r2
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f040 80d0 	bne.w	8003eda <dir_next+0x272>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d48:	330c      	adds	r3, #12
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	4610      	mov	r0, r2
 8003d50:	f7ff faf4 	bl	800333c <get_fat>
 8003d54:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d801      	bhi.n	8003d60 <dir_next+0xf8>
 8003d5c:	2302      	movs	r3, #2
 8003d5e:	e0e1      	b.n	8003f24 <dir_next+0x2bc>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d66:	d101      	bne.n	8003d6c <dir_next+0x104>
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e0db      	b.n	8003f24 <dir_next+0x2bc>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d78:	3314      	adds	r3, #20
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	f200 8097 	bhi.w	8003eb2 <dir_next+0x24a>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <dir_next+0x126>
 8003d8a:	2304      	movs	r3, #4
 8003d8c:	e0ca      	b.n	8003f24 <dir_next+0x2bc>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d9c:	330c      	adds	r3, #12
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4619      	mov	r1, r3
 8003da2:	4610      	mov	r0, r2
 8003da4:	f7ff fd91 	bl	80038ca <create_chain>
 8003da8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d101      	bne.n	8003db4 <dir_next+0x14c>
 8003db0:	2307      	movs	r3, #7
 8003db2:	e0b7      	b.n	8003f24 <dir_next+0x2bc>
					if (clst == 1) return FR_INT_ERR;
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d101      	bne.n	8003dbe <dir_next+0x156>
 8003dba:	2302      	movs	r3, #2
 8003dbc:	e0b2      	b.n	8003f24 <dir_next+0x2bc>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003dc4:	d101      	bne.n	8003dca <dir_next+0x162>
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e0ac      	b.n	8003f24 <dir_next+0x2bc>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7ff f92e 	bl	8003034 <sync_window>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <dir_next+0x17a>
 8003dde:	2301      	movs	r3, #1
 8003de0:	e0a0      	b.n	8003f24 <dir_next+0x2bc>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4618      	mov	r0, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003df8:	330a      	adds	r3, #10
 8003dfa:	881b      	ldrh	r3, [r3, #0]
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	2100      	movs	r1, #0
 8003e00:	f7fe fefd 	bl	8002bfe <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e0a:	681c      	ldr	r4, [r3, #0]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	6979      	ldr	r1, [r7, #20]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7ff fa69 	bl	80032ee <clust2sect>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	f504 5381 	add.w	r3, r4, #4128	; 0x1020
 8003e22:	330c      	adds	r3, #12
 8003e24:	601a      	str	r2, [r3, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8003e26:	2300      	movs	r3, #0
 8003e28:	613b      	str	r3, [r7, #16]
 8003e2a:	e024      	b.n	8003e76 <dir_next+0x20e>
						dp->fs->wflag = 1;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e38:	3304      	adds	r3, #4
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	701a      	strb	r2, [r3, #0]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7ff f8f4 	bl	8003034 <sync_window>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d001      	beq.n	8003e56 <dir_next+0x1ee>
 8003e52:	2301      	movs	r3, #1
 8003e54:	e066      	b.n	8003f24 <dir_next+0x2bc>
						dp->fs->winsect++;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	f502 5381 	add.w	r3, r2, #4128	; 0x1020
 8003e62:	330c      	adds	r3, #12
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	1c59      	adds	r1, r3, #1
 8003e68:	f502 5381 	add.w	r3, r2, #4128	; 0x1020
 8003e6c:	330c      	adds	r3, #12
 8003e6e:	6019      	str	r1, [r3, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	3301      	adds	r3, #1
 8003e74:	613b      	str	r3, [r7, #16]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e82:	3302      	adds	r3, #2
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	461a      	mov	r2, r3
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d8ce      	bhi.n	8003e2c <dir_next+0x1c4>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e94:	6819      	ldr	r1, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8003ea2:	330c      	adds	r3, #12
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	1ad2      	subs	r2, r2, r3
 8003eaa:	f501 5381 	add.w	r3, r1, #4128	; 0x1020
 8003eae:	330c      	adds	r3, #12
 8003eb0:	601a      	str	r2, [r3, #0]
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003eb8:	330c      	adds	r3, #12
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	601a      	str	r2, [r3, #0]
				dp->sect = clust2sect(dp->fs, clst);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	6979      	ldr	r1, [r7, #20]
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f7ff fa10 	bl	80032ee <clust2sect>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ed6:	3310      	adds	r3, #16
 8003ed8:	601a      	str	r2, [r3, #0]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	b29a      	uxth	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ee4:	3306      	adds	r3, #6
 8003ee6:	801a      	strh	r2, [r3, #0]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003efe:	330a      	adds	r3, #10
 8003f00:	881b      	ldrh	r3, [r3, #0]
 8003f02:	095b      	lsrs	r3, r3, #5
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	461a      	mov	r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	fbb3 f1f2 	udiv	r1, r3, r2
 8003f0e:	fb02 f201 	mul.w	r2, r2, r1
 8003f12:	1a9b      	subs	r3, r3, r2
 8003f14:	015b      	lsls	r3, r3, #5
 8003f16:	18c2      	adds	r2, r0, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f1e:	3314      	adds	r3, #20
 8003f20:	601a      	str	r2, [r3, #0]

	return FR_OK;
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	371c      	adds	r7, #28
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd90      	pop	{r4, r7, pc}

08003f2c <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8003f36:	2100      	movs	r1, #0
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f7ff fdba 	bl	8003ab2 <dir_sdi>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8003f42:	7bfb      	ldrb	r3, [r7, #15]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d138      	bne.n	8003fba <dir_alloc+0x8e>
		n = 0;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f5a:	3310      	adds	r3, #16
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4619      	mov	r1, r3
 8003f60:	4610      	mov	r0, r2
 8003f62:	f7ff f8c1 	bl	80030e8 <move_window>
 8003f66:	4603      	mov	r3, r0
 8003f68:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8003f6a:	7bfb      	ldrb	r3, [r7, #15]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d123      	bne.n	8003fb8 <dir_alloc+0x8c>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f76:	3314      	adds	r3, #20
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	2be5      	cmp	r3, #229	; 0xe5
 8003f7e:	d007      	beq.n	8003f90 <dir_alloc+0x64>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f86:	3314      	adds	r3, #20
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d107      	bne.n	8003fa0 <dir_alloc+0x74>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	3301      	adds	r3, #1
 8003f94:	60bb      	str	r3, [r7, #8]
 8003f96:	68ba      	ldr	r2, [r7, #8]
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d102      	bne.n	8003fa4 <dir_alloc+0x78>
 8003f9e:	e00c      	b.n	8003fba <dir_alloc+0x8e>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8003fa4:	2101      	movs	r1, #1
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7ff fe5e 	bl	8003c68 <dir_next>
 8003fac:	4603      	mov	r3, r0
 8003fae:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8003fb0:	7bfb      	ldrb	r3, [r7, #15]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d0ca      	beq.n	8003f4c <dir_alloc+0x20>
 8003fb6:	e000      	b.n	8003fba <dir_alloc+0x8e>
			if (res != FR_OK) break;
 8003fb8:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8003fba:	7bfb      	ldrb	r3, [r7, #15]
 8003fbc:	2b04      	cmp	r3, #4
 8003fbe:	d101      	bne.n	8003fc4 <dir_alloc+0x98>
 8003fc0:	2307      	movs	r3, #7
 8003fc2:	73fb      	strb	r3, [r7, #15]
	return res;
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b085      	sub	sp, #20
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
 8003fd6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	331b      	adds	r3, #27
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	021b      	lsls	r3, r3, #8
 8003fe0:	b21a      	sxth	r2, r3
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	331a      	adds	r3, #26
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	b21b      	sxth	r3, r3
 8003fea:	4313      	orrs	r3, r2
 8003fec:	b21b      	sxth	r3, r3
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	2b03      	cmp	r3, #3
 8003ffc:	d10f      	bne.n	800401e <ld_clust+0x50>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	3315      	adds	r3, #21
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	021b      	lsls	r3, r3, #8
 8004006:	b21a      	sxth	r2, r3
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	3314      	adds	r3, #20
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	b21b      	sxth	r3, r3
 8004010:	4313      	orrs	r3, r2
 8004012:	b21b      	sxth	r3, r3
 8004014:	b29b      	uxth	r3, r3
 8004016:	041b      	lsls	r3, r3, #16
 8004018:	68fa      	ldr	r2, [r7, #12]
 800401a:	4313      	orrs	r3, r2
 800401c:	60fb      	str	r3, [r7, #12]

	return cl;
 800401e:	68fb      	ldr	r3, [r7, #12]
}
 8004020:	4618      	mov	r0, r3
 8004022:	3714      	adds	r7, #20
 8004024:	46bd      	mov	sp, r7
 8004026:	bc80      	pop	{r7}
 8004028:	4770      	bx	lr

0800402a <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800402a:	b480      	push	{r7}
 800402c:	b083      	sub	sp, #12
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
 8004032:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	331a      	adds	r3, #26
 8004038:	683a      	ldr	r2, [r7, #0]
 800403a:	b2d2      	uxtb	r2, r2
 800403c:	701a      	strb	r2, [r3, #0]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	331b      	adds	r3, #27
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	b292      	uxth	r2, r2
 8004046:	0a12      	lsrs	r2, r2, #8
 8004048:	b292      	uxth	r2, r2
 800404a:	b2d2      	uxtb	r2, r2
 800404c:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	3314      	adds	r3, #20
 8004052:	683a      	ldr	r2, [r7, #0]
 8004054:	0c12      	lsrs	r2, r2, #16
 8004056:	b2d2      	uxtb	r2, r2
 8004058:	701a      	strb	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	3315      	adds	r3, #21
 800405e:	683a      	ldr	r2, [r7, #0]
 8004060:	0c12      	lsrs	r2, r2, #16
 8004062:	b292      	uxth	r2, r2
 8004064:	0a12      	lsrs	r2, r2, #8
 8004066:	b292      	uxth	r2, r2
 8004068:	b2d2      	uxtb	r2, r2
 800406a:	701a      	strb	r2, [r3, #0]
}
 800406c:	bf00      	nop
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	bc80      	pop	{r7}
 8004074:	4770      	bx	lr
	...

08004078 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b086      	sub	sp, #24
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800408a:	1e5a      	subs	r2, r3, #1
 800408c:	4613      	mov	r3, r2
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	4413      	add	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	4413      	add	r3, r2
 8004096:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 8004098:	2300      	movs	r3, #0
 800409a:	613b      	str	r3, [r7, #16]
 800409c:	2301      	movs	r3, #1
 800409e:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 80040a0:	4a2b      	ldr	r2, [pc, #172]	; (8004150 <cmp_lfn+0xd8>)
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	4413      	add	r3, r2
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	3301      	adds	r3, #1
 80040aa:	683a      	ldr	r2, [r7, #0]
 80040ac:	4413      	add	r3, r2
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	021b      	lsls	r3, r3, #8
 80040b2:	b21a      	sxth	r2, r3
 80040b4:	4926      	ldr	r1, [pc, #152]	; (8004150 <cmp_lfn+0xd8>)
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	440b      	add	r3, r1
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	4619      	mov	r1, r3
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	440b      	add	r3, r1
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	b21b      	sxth	r3, r3
 80040c6:	4313      	orrs	r3, r2
 80040c8:	b21b      	sxth	r3, r3
 80040ca:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 80040cc:	89fb      	ldrh	r3, [r7, #14]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d019      	beq.n	8004106 <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 80040d2:	89bb      	ldrh	r3, [r7, #12]
 80040d4:	4618      	mov	r0, r3
 80040d6:	f002 f983 	bl	80063e0 <ff_wtoupper>
 80040da:	4603      	mov	r3, r0
 80040dc:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	2bfe      	cmp	r3, #254	; 0xfe
 80040e2:	d80e      	bhi.n	8004102 <cmp_lfn+0x8a>
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	1c5a      	adds	r2, r3, #1
 80040e8:	617a      	str	r2, [r7, #20]
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	4413      	add	r3, r2
 80040f0:	881b      	ldrh	r3, [r3, #0]
 80040f2:	4618      	mov	r0, r3
 80040f4:	f002 f974 	bl	80063e0 <ff_wtoupper>
 80040f8:	4603      	mov	r3, r0
 80040fa:	461a      	mov	r2, r3
 80040fc:	89fb      	ldrh	r3, [r7, #14]
 80040fe:	4293      	cmp	r3, r2
 8004100:	d008      	beq.n	8004114 <cmp_lfn+0x9c>
				return 0;				/* Not matched */
 8004102:	2300      	movs	r3, #0
 8004104:	e01f      	b.n	8004146 <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 8004106:	89bb      	ldrh	r3, [r7, #12]
 8004108:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800410c:	4293      	cmp	r3, r2
 800410e:	d001      	beq.n	8004114 <cmp_lfn+0x9c>
 8004110:	2300      	movs	r3, #0
 8004112:	e018      	b.n	8004146 <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	3301      	adds	r3, #1
 8004118:	613b      	str	r3, [r7, #16]
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	2b0c      	cmp	r3, #12
 800411e:	d9bf      	bls.n	80040a0 <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00b      	beq.n	8004144 <cmp_lfn+0xcc>
 800412c:	89fb      	ldrh	r3, [r7, #14]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d008      	beq.n	8004144 <cmp_lfn+0xcc>
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	005b      	lsls	r3, r3, #1
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	4413      	add	r3, r2
 800413a:	881b      	ldrh	r3, [r3, #0]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <cmp_lfn+0xcc>
		return 0;
 8004140:	2300      	movs	r3, #0
 8004142:	e000      	b.n	8004146 <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
 8004144:	2301      	movs	r3, #1
}
 8004146:	4618      	mov	r0, r3
 8004148:	3718      	adds	r7, #24
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	08007a08 	.word	0x08007a08

08004154 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 8004154:	b480      	push	{r7}
 8004156:	b089      	sub	sp, #36	; 0x24
 8004158:	af00      	add	r7, sp, #0
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	4611      	mov	r1, r2
 8004160:	461a      	mov	r2, r3
 8004162:	460b      	mov	r3, r1
 8004164:	71fb      	strb	r3, [r7, #7]
 8004166:	4613      	mov	r3, r2
 8004168:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	330d      	adds	r3, #13
 800416e:	79ba      	ldrb	r2, [r7, #6]
 8004170:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	330b      	adds	r3, #11
 8004176:	220f      	movs	r2, #15
 8004178:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	330c      	adds	r3, #12
 800417e:	2200      	movs	r2, #0
 8004180:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	331a      	adds	r3, #26
 8004186:	2200      	movs	r2, #0
 8004188:	701a      	strb	r2, [r3, #0]
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	331b      	adds	r3, #27
 800418e:	2200      	movs	r2, #0
 8004190:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 8004192:	79fb      	ldrb	r3, [r7, #7]
 8004194:	1e5a      	subs	r2, r3, #1
 8004196:	4613      	mov	r3, r2
 8004198:	005b      	lsls	r3, r3, #1
 800419a:	4413      	add	r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	4413      	add	r3, r2
 80041a0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80041a2:	2300      	movs	r3, #0
 80041a4:	82fb      	strh	r3, [r7, #22]
 80041a6:	2300      	movs	r3, #0
 80041a8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 80041aa:	8afb      	ldrh	r3, [r7, #22]
 80041ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d007      	beq.n	80041c4 <fit_lfn+0x70>
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	1c5a      	adds	r2, r3, #1
 80041b8:	61fa      	str	r2, [r7, #28]
 80041ba:	005b      	lsls	r3, r3, #1
 80041bc:	68fa      	ldr	r2, [r7, #12]
 80041be:	4413      	add	r3, r2
 80041c0:	881b      	ldrh	r3, [r3, #0]
 80041c2:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 80041c4:	4a1c      	ldr	r2, [pc, #112]	; (8004238 <fit_lfn+0xe4>)
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	4413      	add	r3, r2
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	461a      	mov	r2, r3
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	4413      	add	r3, r2
 80041d2:	8afa      	ldrh	r2, [r7, #22]
 80041d4:	b2d2      	uxtb	r2, r2
 80041d6:	701a      	strb	r2, [r3, #0]
 80041d8:	4a17      	ldr	r2, [pc, #92]	; (8004238 <fit_lfn+0xe4>)
 80041da:	69bb      	ldr	r3, [r7, #24]
 80041dc:	4413      	add	r3, r2
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	3301      	adds	r3, #1
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	4413      	add	r3, r2
 80041e6:	8afa      	ldrh	r2, [r7, #22]
 80041e8:	0a12      	lsrs	r2, r2, #8
 80041ea:	b292      	uxth	r2, r2
 80041ec:	b2d2      	uxtb	r2, r2
 80041ee:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 80041f0:	8afb      	ldrh	r3, [r7, #22]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d102      	bne.n	80041fc <fit_lfn+0xa8>
 80041f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80041fa:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	3301      	adds	r3, #1
 8004200:	61bb      	str	r3, [r7, #24]
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	2b0c      	cmp	r3, #12
 8004206:	d9d0      	bls.n	80041aa <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 8004208:	8afb      	ldrh	r3, [r7, #22]
 800420a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800420e:	4293      	cmp	r3, r2
 8004210:	d006      	beq.n	8004220 <fit_lfn+0xcc>
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	4413      	add	r3, r2
 800421a:	881b      	ldrh	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d103      	bne.n	8004228 <fit_lfn+0xd4>
 8004220:	79fb      	ldrb	r3, [r7, #7]
 8004222:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004226:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	79fa      	ldrb	r2, [r7, #7]
 800422c:	701a      	strb	r2, [r3, #0]
}
 800422e:	bf00      	nop
 8004230:	3724      	adds	r7, #36	; 0x24
 8004232:	46bd      	mov	sp, r7
 8004234:	bc80      	pop	{r7}
 8004236:	4770      	bx	lr
 8004238:	08007a08 	.word	0x08007a08

0800423c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b08c      	sub	sp, #48	; 0x30
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
 8004248:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800424a:	220b      	movs	r2, #11
 800424c:	68b9      	ldr	r1, [r7, #8]
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f7fe fcb8 	bl	8002bc4 <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	2b05      	cmp	r3, #5
 8004258:	d92b      	bls.n	80042b2 <gen_numname+0x76>
		sr = seq;
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800425e:	e022      	b.n	80042a6 <gen_numname+0x6a>
			wc = *lfn++;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	1c9a      	adds	r2, r3, #2
 8004264:	607a      	str	r2, [r7, #4]
 8004266:	881b      	ldrh	r3, [r3, #0]
 8004268:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800426a:	2300      	movs	r3, #0
 800426c:	62bb      	str	r3, [r7, #40]	; 0x28
 800426e:	e017      	b.n	80042a0 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	005a      	lsls	r2, r3, #1
 8004274:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004276:	f003 0301 	and.w	r3, r3, #1
 800427a:	4413      	add	r3, r2
 800427c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800427e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004280:	085b      	lsrs	r3, r3, #1
 8004282:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d005      	beq.n	800429a <gen_numname+0x5e>
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8004294:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8004298:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800429a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800429c:	3301      	adds	r3, #1
 800429e:	62bb      	str	r3, [r7, #40]	; 0x28
 80042a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042a2:	2b0f      	cmp	r3, #15
 80042a4:	d9e4      	bls.n	8004270 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	881b      	ldrh	r3, [r3, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d1d8      	bne.n	8004260 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80042b2:	2307      	movs	r3, #7
 80042b4:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (seq % 16) + '0';
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	f003 030f 	and.w	r3, r3, #15
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	3330      	adds	r3, #48	; 0x30
 80042c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 80042c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80042ca:	2b39      	cmp	r3, #57	; 0x39
 80042cc:	d904      	bls.n	80042d8 <gen_numname+0x9c>
 80042ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80042d2:	3307      	adds	r3, #7
 80042d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 80042d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042da:	1e5a      	subs	r2, r3, #1
 80042dc:	62ba      	str	r2, [r7, #40]	; 0x28
 80042de:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80042e2:	4413      	add	r3, r2
 80042e4:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80042e8:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	091b      	lsrs	r3, r3, #4
 80042f0:	603b      	str	r3, [r7, #0]
	} while (seq);
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d1de      	bne.n	80042b6 <gen_numname+0x7a>
	ns[i] = '~';
 80042f8:	f107 0214 	add.w	r2, r7, #20
 80042fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042fe:	4413      	add	r3, r2
 8004300:	227e      	movs	r2, #126	; 0x7e
 8004302:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8004304:	2300      	movs	r3, #0
 8004306:	627b      	str	r3, [r7, #36]	; 0x24
 8004308:	e002      	b.n	8004310 <gen_numname+0xd4>
 800430a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430c:	3301      	adds	r3, #1
 800430e:	627b      	str	r3, [r7, #36]	; 0x24
 8004310:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004314:	429a      	cmp	r2, r3
 8004316:	d205      	bcs.n	8004324 <gen_numname+0xe8>
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800431c:	4413      	add	r3, r2
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	2b20      	cmp	r3, #32
 8004322:	d1f2      	bne.n	800430a <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8004324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004326:	1c5a      	adds	r2, r3, #1
 8004328:	627a      	str	r2, [r7, #36]	; 0x24
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	441a      	add	r2, r3
 800432e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004330:	2b07      	cmp	r3, #7
 8004332:	d808      	bhi.n	8004346 <gen_numname+0x10a>
 8004334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004336:	1c59      	adds	r1, r3, #1
 8004338:	62b9      	str	r1, [r7, #40]	; 0x28
 800433a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800433e:	440b      	add	r3, r1
 8004340:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8004344:	e000      	b.n	8004348 <gen_numname+0x10c>
 8004346:	2320      	movs	r3, #32
 8004348:	7013      	strb	r3, [r2, #0]
	} while (j < 8);
 800434a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800434c:	2b07      	cmp	r3, #7
 800434e:	d9e9      	bls.n	8004324 <gen_numname+0xe8>
}
 8004350:	bf00      	nop
 8004352:	3730      	adds	r7, #48	; 0x30
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8004360:	2300      	movs	r3, #0
 8004362:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8004364:	230b      	movs	r3, #11
 8004366:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 8004368:	7bfb      	ldrb	r3, [r7, #15]
 800436a:	b2da      	uxtb	r2, r3
 800436c:	0852      	lsrs	r2, r2, #1
 800436e:	01db      	lsls	r3, r3, #7
 8004370:	4313      	orrs	r3, r2
 8004372:	b2da      	uxtb	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	1c59      	adds	r1, r3, #1
 8004378:	6079      	str	r1, [r7, #4]
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	4413      	add	r3, r2
 800437e:	73fb      	strb	r3, [r7, #15]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	3b01      	subs	r3, #1
 8004384:	60bb      	str	r3, [r7, #8]
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d1ed      	bne.n	8004368 <sum_sfn+0x10>
	return sum;
 800438c:	7bfb      	ldrb	r3, [r7, #15]
}
 800438e:	4618      	mov	r0, r3
 8004390:	3714      	adds	r7, #20
 8004392:	46bd      	mov	sp, r7
 8004394:	bc80      	pop	{r7}
 8004396:	4770      	bx	lr

08004398 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b086      	sub	sp, #24
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80043a0:	2100      	movs	r1, #0
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f7ff fb85 	bl	8003ab2 <dir_sdi>
 80043a8:	4603      	mov	r3, r0
 80043aa:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80043ac:	7dfb      	ldrb	r3, [r7, #23]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <dir_find+0x1e>
 80043b2:	7dfb      	ldrb	r3, [r7, #23]
 80043b4:	e0c1      	b.n	800453a <dir_find+0x1a2>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 80043b6:	23ff      	movs	r3, #255	; 0xff
 80043b8:	753b      	strb	r3, [r7, #20]
 80043ba:	7d3b      	ldrb	r3, [r7, #20]
 80043bc:	757b      	strb	r3, [r7, #21]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80043c4:	3304      	adds	r3, #4
 80043c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043ca:	801a      	strh	r2, [r3, #0]
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043da:	3310      	adds	r3, #16
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4619      	mov	r1, r3
 80043e0:	4610      	mov	r0, r2
 80043e2:	f7fe fe81 	bl	80030e8 <move_window>
 80043e6:	4603      	mov	r3, r0
 80043e8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80043ea:	7dfb      	ldrb	r3, [r7, #23]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f040 809e 	bne.w	800452e <dir_find+0x196>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043f8:	3314      	adds	r3, #20
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8004404:	7dbb      	ldrb	r3, [r7, #22]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d102      	bne.n	8004410 <dir_find+0x78>
 800440a:	2304      	movs	r3, #4
 800440c:	75fb      	strb	r3, [r7, #23]
 800440e:	e093      	b.n	8004538 <dir_find+0x1a0>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	330b      	adds	r3, #11
 8004414:	781b      	ldrb	r3, [r3, #0]
 8004416:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800441a:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800441c:	7dbb      	ldrb	r3, [r7, #22]
 800441e:	2be5      	cmp	r3, #229	; 0xe5
 8004420:	d007      	beq.n	8004432 <dir_find+0x9a>
 8004422:	7bfb      	ldrb	r3, [r7, #15]
 8004424:	f003 0308 	and.w	r3, r3, #8
 8004428:	2b00      	cmp	r3, #0
 800442a:	d00c      	beq.n	8004446 <dir_find+0xae>
 800442c:	7bfb      	ldrb	r3, [r7, #15]
 800442e:	2b0f      	cmp	r3, #15
 8004430:	d009      	beq.n	8004446 <dir_find+0xae>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8004432:	23ff      	movs	r3, #255	; 0xff
 8004434:	757b      	strb	r3, [r7, #21]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800443c:	3304      	adds	r3, #4
 800443e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004442:	801a      	strh	r2, [r3, #0]
 8004444:	e068      	b.n	8004518 <dir_find+0x180>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8004446:	7bfb      	ldrb	r3, [r7, #15]
 8004448:	2b0f      	cmp	r3, #15
 800444a:	d139      	bne.n	80044c0 <dir_find+0x128>
				if (dp->lfn) {
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d05f      	beq.n	8004518 <dir_find+0x180>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8004458:	7dbb      	ldrb	r3, [r7, #22]
 800445a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800445e:	2b00      	cmp	r3, #0
 8004460:	d012      	beq.n	8004488 <dir_find+0xf0>
						sum = dir[LDIR_Chksum];
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	7b5b      	ldrb	r3, [r3, #13]
 8004466:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8004468:	7dbb      	ldrb	r3, [r7, #22]
 800446a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800446e:	75bb      	strb	r3, [r7, #22]
 8004470:	7dbb      	ldrb	r3, [r7, #22]
 8004472:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800447a:	3306      	adds	r3, #6
 800447c:	881a      	ldrh	r2, [r3, #0]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8004484:	3304      	adds	r3, #4
 8004486:	801a      	strh	r2, [r3, #0]
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8004488:	7dba      	ldrb	r2, [r7, #22]
 800448a:	7d7b      	ldrb	r3, [r7, #21]
 800448c:	429a      	cmp	r2, r3
 800448e:	d114      	bne.n	80044ba <dir_find+0x122>
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	330d      	adds	r3, #13
 8004494:	781b      	ldrb	r3, [r3, #0]
 8004496:	7d3a      	ldrb	r2, [r7, #20]
 8004498:	429a      	cmp	r2, r3
 800449a:	d10e      	bne.n	80044ba <dir_find+0x122>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	6939      	ldr	r1, [r7, #16]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7ff fde6 	bl	8004078 <cmp_lfn>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d003      	beq.n	80044ba <dir_find+0x122>
 80044b2:	7d7b      	ldrb	r3, [r7, #21]
 80044b4:	3b01      	subs	r3, #1
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	e000      	b.n	80044bc <dir_find+0x124>
 80044ba:	23ff      	movs	r3, #255	; 0xff
 80044bc:	757b      	strb	r3, [r7, #21]
 80044be:	e02b      	b.n	8004518 <dir_find+0x180>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 80044c0:	7d7b      	ldrb	r3, [r7, #21]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d107      	bne.n	80044d6 <dir_find+0x13e>
 80044c6:	6938      	ldr	r0, [r7, #16]
 80044c8:	f7ff ff46 	bl	8004358 <sum_sfn>
 80044cc:	4603      	mov	r3, r0
 80044ce:	461a      	mov	r2, r3
 80044d0:	7d3b      	ldrb	r3, [r7, #20]
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d02d      	beq.n	8004532 <dir_find+0x19a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044dc:	3318      	adds	r3, #24
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	330b      	adds	r3, #11
 80044e2:	781b      	ldrb	r3, [r3, #0]
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d10c      	bne.n	8004506 <dir_find+0x16e>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044f2:	3318      	adds	r3, #24
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	220b      	movs	r2, #11
 80044f8:	4619      	mov	r1, r3
 80044fa:	6938      	ldr	r0, [r7, #16]
 80044fc:	f7fe fb98 	bl	8002c30 <mem_cmp>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d017      	beq.n	8004536 <dir_find+0x19e>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8004506:	23ff      	movs	r3, #255	; 0xff
 8004508:	757b      	strb	r3, [r7, #21]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8004510:	3304      	adds	r3, #4
 8004512:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004516:	801a      	strh	r2, [r3, #0]
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8004518:	2100      	movs	r1, #0
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f7ff fba4 	bl	8003c68 <dir_next>
 8004520:	4603      	mov	r3, r0
 8004522:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8004524:	7dfb      	ldrb	r3, [r7, #23]
 8004526:	2b00      	cmp	r3, #0
 8004528:	f43f af50 	beq.w	80043cc <dir_find+0x34>
 800452c:	e004      	b.n	8004538 <dir_find+0x1a0>
		if (res != FR_OK) break;
 800452e:	bf00      	nop
 8004530:	e002      	b.n	8004538 <dir_find+0x1a0>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8004532:	bf00      	nop
 8004534:	e000      	b.n	8004538 <dir_find+0x1a0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8004536:	bf00      	nop

	return res;
 8004538:	7dfb      	ldrb	r3, [r7, #23]
}
 800453a:	4618      	mov	r0, r3
 800453c:	3718      	adds	r7, #24
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
	...

08004544 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b08c      	sub	sp, #48	; 0x30
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004552:	3318      	adds	r3, #24
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	623b      	str	r3, [r7, #32]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 8004562:	f107 030c 	add.w	r3, r7, #12
 8004566:	220c      	movs	r2, #12
 8004568:	6a39      	ldr	r1, [r7, #32]
 800456a:	4618      	mov	r0, r3
 800456c:	f7fe fb2a 	bl	8002bc4 <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8004570:	7dfb      	ldrb	r3, [r7, #23]
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b00      	cmp	r3, #0
 8004578:	d039      	beq.n	80045ee <dir_register+0xaa>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 800457a:	6a3b      	ldr	r3, [r7, #32]
 800457c:	330b      	adds	r3, #11
 800457e:	2200      	movs	r2, #0
 8004580:	701a      	strb	r2, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8004588:	2200      	movs	r2, #0
 800458a:	601a      	str	r2, [r3, #0]
		for (n = 1; n < 100; n++) {
 800458c:	2301      	movs	r3, #1
 800458e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004590:	e013      	b.n	80045ba <dir_register+0x76>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 8004592:	f107 010c 	add.w	r1, r7, #12
 8004596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004598:	69fa      	ldr	r2, [r7, #28]
 800459a:	6a38      	ldr	r0, [r7, #32]
 800459c:	f7ff fe4e 	bl	800423c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f7ff fef9 	bl	8004398 <dir_find>
 80045a6:	4603      	mov	r3, r0
 80045a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 80045ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d106      	bne.n	80045c2 <dir_register+0x7e>
		for (n = 1; n < 100; n++) {
 80045b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b6:	3301      	adds	r3, #1
 80045b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80045ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045bc:	2b63      	cmp	r3, #99	; 0x63
 80045be:	d9e8      	bls.n	8004592 <dir_register+0x4e>
 80045c0:	e000      	b.n	80045c4 <dir_register+0x80>
			if (res != FR_OK) break;
 80045c2:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80045c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045c6:	2b64      	cmp	r3, #100	; 0x64
 80045c8:	d101      	bne.n	80045ce <dir_register+0x8a>
 80045ca:	2307      	movs	r3, #7
 80045cc:	e0e4      	b.n	8004798 <dir_register+0x254>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80045ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	d002      	beq.n	80045dc <dir_register+0x98>
 80045d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80045da:	e0dd      	b.n	8004798 <dir_register+0x254>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 80045dc:	6a3b      	ldr	r3, [r7, #32]
 80045de:	330b      	adds	r3, #11
 80045e0:	7dfa      	ldrb	r2, [r7, #23]
 80045e2:	701a      	strb	r2, [r3, #0]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80045ea:	69fa      	ldr	r2, [r7, #28]
 80045ec:	601a      	str	r2, [r3, #0]
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 80045ee:	7dfb      	ldrb	r3, [r7, #23]
 80045f0:	f003 0302 	and.w	r3, r3, #2
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d014      	beq.n	8004622 <dir_register+0xde>
		for (n = 0; lfn[n]; n++) ;
 80045f8:	2300      	movs	r3, #0
 80045fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80045fc:	e002      	b.n	8004604 <dir_register+0xc0>
 80045fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004600:	3301      	adds	r3, #1
 8004602:	62bb      	str	r3, [r7, #40]	; 0x28
 8004604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004606:	005b      	lsls	r3, r3, #1
 8004608:	69fa      	ldr	r2, [r7, #28]
 800460a:	4413      	add	r3, r2
 800460c:	881b      	ldrh	r3, [r3, #0]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d1f5      	bne.n	80045fe <dir_register+0xba>
		nent = (n + 25) / 13;
 8004612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004614:	3319      	adds	r3, #25
 8004616:	4a62      	ldr	r2, [pc, #392]	; (80047a0 <dir_register+0x25c>)
 8004618:	fba2 2303 	umull	r2, r3, r2, r3
 800461c:	089b      	lsrs	r3, r3, #2
 800461e:	627b      	str	r3, [r7, #36]	; 0x24
 8004620:	e001      	b.n	8004626 <dir_register+0xe2>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 8004622:	2301      	movs	r3, #1
 8004624:	627b      	str	r3, [r7, #36]	; 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8004626:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f7ff fc7f 	bl	8003f2c <dir_alloc>
 800462e:	4603      	mov	r3, r0
 8004630:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8004634:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004638:	2b00      	cmp	r3, #0
 800463a:	d160      	bne.n	80046fe <dir_register+0x1ba>
 800463c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463e:	3b01      	subs	r3, #1
 8004640:	627b      	str	r3, [r7, #36]	; 0x24
 8004642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004644:	2b00      	cmp	r3, #0
 8004646:	d05a      	beq.n	80046fe <dir_register+0x1ba>
		res = dir_sdi(dp, dp->index - nent);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800464e:	3306      	adds	r3, #6
 8004650:	881b      	ldrh	r3, [r3, #0]
 8004652:	461a      	mov	r2, r3
 8004654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	4619      	mov	r1, r3
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7ff fa29 	bl	8003ab2 <dir_sdi>
 8004660:	4603      	mov	r3, r0
 8004662:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8004666:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800466a:	2b00      	cmp	r3, #0
 800466c:	d147      	bne.n	80046fe <dir_register+0x1ba>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004674:	3318      	adds	r3, #24
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4618      	mov	r0, r3
 800467a:	f7ff fe6d 	bl	8004358 <sum_sfn>
 800467e:	4603      	mov	r3, r0
 8004680:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004690:	3310      	adds	r3, #16
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4619      	mov	r1, r3
 8004696:	4610      	mov	r0, r2
 8004698:	f7fe fd26 	bl	80030e8 <move_window>
 800469c:	4603      	mov	r3, r0
 800469e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 80046a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d128      	bne.n	80046fc <dir_register+0x1b8>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80046b0:	6818      	ldr	r0, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046b8:	3314      	adds	r3, #20
 80046ba:	6819      	ldr	r1, [r3, #0]
 80046bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046be:	b2da      	uxtb	r2, r3
 80046c0:	7efb      	ldrb	r3, [r7, #27]
 80046c2:	f7ff fd47 	bl	8004154 <fit_lfn>
				dp->fs->wflag = 1;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046d2:	3304      	adds	r3, #4
 80046d4:	2201      	movs	r2, #1
 80046d6:	701a      	strb	r2, [r3, #0]
				res = dir_next(dp, 0);	/* Next entry */
 80046d8:	2100      	movs	r1, #0
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f7ff fac4 	bl	8003c68 <dir_next>
 80046e0:	4603      	mov	r3, r0
 80046e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 80046e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d107      	bne.n	80046fe <dir_register+0x1ba>
 80046ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f0:	3b01      	subs	r3, #1
 80046f2:	627b      	str	r3, [r7, #36]	; 0x24
 80046f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1c3      	bne.n	8004682 <dir_register+0x13e>
 80046fa:	e000      	b.n	80046fe <dir_register+0x1ba>
				if (res != FR_OK) break;
 80046fc:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 80046fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004702:	2b00      	cmp	r3, #0
 8004704:	d146      	bne.n	8004794 <dir_register+0x250>
		res = move_window(dp->fs, dp->sect);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004714:	3310      	adds	r3, #16
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4619      	mov	r1, r3
 800471a:	4610      	mov	r0, r2
 800471c:	f7fe fce4 	bl	80030e8 <move_window>
 8004720:	4603      	mov	r3, r0
 8004722:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8004726:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800472a:	2b00      	cmp	r3, #0
 800472c:	d132      	bne.n	8004794 <dir_register+0x250>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004734:	3314      	adds	r3, #20
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2220      	movs	r2, #32
 800473a:	2100      	movs	r1, #0
 800473c:	4618      	mov	r0, r3
 800473e:	f7fe fa5e 	bl	8002bfe <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004748:	3314      	adds	r3, #20
 800474a:	6818      	ldr	r0, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004752:	3318      	adds	r3, #24
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	220b      	movs	r2, #11
 8004758:	4619      	mov	r1, r3
 800475a:	f7fe fa33 	bl	8002bc4 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004764:	3314      	adds	r3, #20
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f103 020c 	add.w	r2, r3, #12
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004772:	3318      	adds	r3, #24
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	330b      	adds	r3, #11
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	f003 0318 	and.w	r3, r3, #24
 800477e:	b2db      	uxtb	r3, r3
 8004780:	7013      	strb	r3, [r2, #0]
#endif
			dp->fs->wflag = 1;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800478e:	3304      	adds	r3, #4
 8004790:	2201      	movs	r2, #1
 8004792:	701a      	strb	r2, [r3, #0]
		}
	}

	return res;
 8004794:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8004798:	4618      	mov	r0, r3
 800479a:	3730      	adds	r7, #48	; 0x30
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	4ec4ec4f 	.word	0x4ec4ec4f

080047a4 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b08a      	sub	sp, #40	; 0x28
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	613b      	str	r3, [r7, #16]
 80047b4:	e002      	b.n	80047bc <create_name+0x18>
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	3301      	adds	r3, #1
 80047ba:	613b      	str	r3, [r7, #16]
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	781b      	ldrb	r3, [r3, #0]
 80047c0:	2b2f      	cmp	r3, #47	; 0x2f
 80047c2:	d0f8      	beq.n	80047b6 <create_name+0x12>
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	2b5c      	cmp	r3, #92	; 0x5c
 80047ca:	d0f4      	beq.n	80047b6 <create_name+0x12>
	lfn = dp->lfn;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 80047d6:	2300      	movs	r3, #0
 80047d8:	617b      	str	r3, [r7, #20]
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	1c5a      	adds	r2, r3, #1
 80047e2:	61ba      	str	r2, [r7, #24]
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	4413      	add	r3, r2
 80047e8:	781b      	ldrb	r3, [r3, #0]
 80047ea:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 80047ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80047ee:	2b1f      	cmp	r3, #31
 80047f0:	d92f      	bls.n	8004852 <create_name+0xae>
 80047f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80047f4:	2b2f      	cmp	r3, #47	; 0x2f
 80047f6:	d02c      	beq.n	8004852 <create_name+0xae>
 80047f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80047fa:	2b5c      	cmp	r3, #92	; 0x5c
 80047fc:	d029      	beq.n	8004852 <create_name+0xae>
		if (di >= _MAX_LFN)				/* Reject too long name */
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	2bfe      	cmp	r3, #254	; 0xfe
 8004802:	d901      	bls.n	8004808 <create_name+0x64>
			return FR_INVALID_NAME;
 8004804:	2306      	movs	r3, #6
 8004806:	e18b      	b.n	8004b20 <create_name+0x37c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8004808:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800480a:	b2db      	uxtb	r3, r3
 800480c:	84bb      	strh	r3, [r7, #36]	; 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800480e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004810:	2101      	movs	r1, #1
 8004812:	4618      	mov	r0, r3
 8004814:	f001 fdaa 	bl	800636c <ff_convert>
 8004818:	4603      	mov	r3, r0
 800481a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800481c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800481e:	2b00      	cmp	r3, #0
 8004820:	d101      	bne.n	8004826 <create_name+0x82>
 8004822:	2306      	movs	r3, #6
 8004824:	e17c      	b.n	8004b20 <create_name+0x37c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 8004826:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004828:	2b7f      	cmp	r3, #127	; 0x7f
 800482a:	d809      	bhi.n	8004840 <create_name+0x9c>
 800482c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800482e:	4619      	mov	r1, r3
 8004830:	488f      	ldr	r0, [pc, #572]	; (8004a70 <create_name+0x2cc>)
 8004832:	f7fe fa23 	bl	8002c7c <chk_chr>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d001      	beq.n	8004840 <create_name+0x9c>
			return FR_INVALID_NAME;
 800483c:	2306      	movs	r3, #6
 800483e:	e16f      	b.n	8004b20 <create_name+0x37c>
		lfn[di++] = w;					/* Store the Unicode character */
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	1c5a      	adds	r2, r3, #1
 8004844:	617a      	str	r2, [r7, #20]
 8004846:	005b      	lsls	r3, r3, #1
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	4413      	add	r3, r2
 800484c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800484e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8004850:	e7c5      	b.n	80047de <create_name+0x3a>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	441a      	add	r2, r3
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800485c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800485e:	2b1f      	cmp	r3, #31
 8004860:	d801      	bhi.n	8004866 <create_name+0xc2>
 8004862:	2304      	movs	r3, #4
 8004864:	e000      	b.n	8004868 <create_name+0xc4>
 8004866:	2300      	movs	r3, #0
 8004868:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 800486c:	e011      	b.n	8004892 <create_name+0xee>
		w = lfn[di - 1];
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004874:	3b01      	subs	r3, #1
 8004876:	005b      	lsls	r3, r3, #1
 8004878:	68fa      	ldr	r2, [r7, #12]
 800487a:	4413      	add	r3, r2
 800487c:	881b      	ldrh	r3, [r3, #0]
 800487e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8004880:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004882:	2b20      	cmp	r3, #32
 8004884:	d002      	beq.n	800488c <create_name+0xe8>
 8004886:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004888:	2b2e      	cmp	r3, #46	; 0x2e
 800488a:	d106      	bne.n	800489a <create_name+0xf6>
		di--;
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	3b01      	subs	r3, #1
 8004890:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d1ea      	bne.n	800486e <create_name+0xca>
 8004898:	e000      	b.n	800489c <create_name+0xf8>
		if (w != ' ' && w != '.') break;
 800489a:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d101      	bne.n	80048a6 <create_name+0x102>
 80048a2:	2306      	movs	r3, #6
 80048a4:	e13c      	b.n	8004b20 <create_name+0x37c>

	lfn[di] = 0;						/* LFN is created */
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	005b      	lsls	r3, r3, #1
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	4413      	add	r3, r2
 80048ae:	2200      	movs	r2, #0
 80048b0:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048b8:	3318      	adds	r3, #24
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	220b      	movs	r2, #11
 80048be:	2120      	movs	r1, #32
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7fe f99c 	bl	8002bfe <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80048c6:	2300      	movs	r3, #0
 80048c8:	61bb      	str	r3, [r7, #24]
 80048ca:	e002      	b.n	80048d2 <create_name+0x12e>
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	3301      	adds	r3, #1
 80048d0:	61bb      	str	r3, [r7, #24]
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	005b      	lsls	r3, r3, #1
 80048d6:	68fa      	ldr	r2, [r7, #12]
 80048d8:	4413      	add	r3, r2
 80048da:	881b      	ldrh	r3, [r3, #0]
 80048dc:	2b20      	cmp	r3, #32
 80048de:	d0f5      	beq.n	80048cc <create_name+0x128>
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	005b      	lsls	r3, r3, #1
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	4413      	add	r3, r2
 80048e8:	881b      	ldrh	r3, [r3, #0]
 80048ea:	2b2e      	cmp	r3, #46	; 0x2e
 80048ec:	d0ee      	beq.n	80048cc <create_name+0x128>
	if (si) cf |= NS_LOSS | NS_LFN;
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d009      	beq.n	8004908 <create_name+0x164>
 80048f4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80048f8:	f043 0303 	orr.w	r3, r3, #3
 80048fc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8004900:	e002      	b.n	8004908 <create_name+0x164>
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	3b01      	subs	r3, #1
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d009      	beq.n	8004922 <create_name+0x17e>
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004914:	3b01      	subs	r3, #1
 8004916:	005b      	lsls	r3, r3, #1
 8004918:	68fa      	ldr	r2, [r7, #12]
 800491a:	4413      	add	r3, r2
 800491c:	881b      	ldrh	r3, [r3, #0]
 800491e:	2b2e      	cmp	r3, #46	; 0x2e
 8004920:	d1ef      	bne.n	8004902 <create_name+0x15e>

	b = i = 0; ni = 8;
 8004922:	2300      	movs	r3, #0
 8004924:	623b      	str	r3, [r7, #32]
 8004926:	2300      	movs	r3, #0
 8004928:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800492c:	2308      	movs	r3, #8
 800492e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	1c5a      	adds	r2, r3, #1
 8004934:	61ba      	str	r2, [r7, #24]
 8004936:	005b      	lsls	r3, r3, #1
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	4413      	add	r3, r2
 800493c:	881b      	ldrh	r3, [r3, #0]
 800493e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8004940:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004942:	2b00      	cmp	r3, #0
 8004944:	f000 8092 	beq.w	8004a6c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8004948:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800494a:	2b20      	cmp	r3, #32
 800494c:	d006      	beq.n	800495c <create_name+0x1b8>
 800494e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004950:	2b2e      	cmp	r3, #46	; 0x2e
 8004952:	d10a      	bne.n	800496a <create_name+0x1c6>
 8004954:	69ba      	ldr	r2, [r7, #24]
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	429a      	cmp	r2, r3
 800495a:	d006      	beq.n	800496a <create_name+0x1c6>
			cf |= NS_LOSS | NS_LFN; continue;
 800495c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004960:	f043 0303 	orr.w	r3, r3, #3
 8004964:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8004968:	e07f      	b.n	8004a6a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800496a:	6a3a      	ldr	r2, [r7, #32]
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	429a      	cmp	r2, r3
 8004970:	d203      	bcs.n	800497a <create_name+0x1d6>
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	429a      	cmp	r2, r3
 8004978:	d123      	bne.n	80049c2 <create_name+0x21e>
			if (ni == 11) {				/* Long extension */
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	2b0b      	cmp	r3, #11
 800497e:	d106      	bne.n	800498e <create_name+0x1ea>
				cf |= NS_LOSS | NS_LFN; break;
 8004980:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004984:	f043 0303 	orr.w	r3, r3, #3
 8004988:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800498c:	e077      	b.n	8004a7e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800498e:	69ba      	ldr	r2, [r7, #24]
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	429a      	cmp	r2, r3
 8004994:	d005      	beq.n	80049a2 <create_name+0x1fe>
 8004996:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800499a:	f043 0303 	orr.w	r3, r3, #3
 800499e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;			/* No extension */
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d868      	bhi.n	8004a7c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	61bb      	str	r3, [r7, #24]
 80049ae:	2308      	movs	r3, #8
 80049b0:	623b      	str	r3, [r7, #32]
 80049b2:	230b      	movs	r3, #11
 80049b4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80049b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80049c0:	e053      	b.n	8004a6a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80049c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80049c4:	2b7f      	cmp	r3, #127	; 0x7f
 80049c6:	d914      	bls.n	80049f2 <create_name+0x24e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80049c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80049ca:	2100      	movs	r1, #0
 80049cc:	4618      	mov	r0, r3
 80049ce:	f001 fccd 	bl	800636c <ff_convert>
 80049d2:	4603      	mov	r3, r0
 80049d4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80049d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d004      	beq.n	80049e6 <create_name+0x242>
 80049dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80049de:	3b80      	subs	r3, #128	; 0x80
 80049e0:	4a24      	ldr	r2, [pc, #144]	; (8004a74 <create_name+0x2d0>)
 80049e2:	5cd3      	ldrb	r3, [r2, r3]
 80049e4:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80049e6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80049ea:	f043 0302 	orr.w	r3, r3, #2
 80049ee:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80049f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d007      	beq.n	8004a08 <create_name+0x264>
 80049f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80049fa:	4619      	mov	r1, r3
 80049fc:	481e      	ldr	r0, [pc, #120]	; (8004a78 <create_name+0x2d4>)
 80049fe:	f7fe f93d 	bl	8002c7c <chk_chr>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d008      	beq.n	8004a1a <create_name+0x276>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8004a08:	235f      	movs	r3, #95	; 0x5f
 8004a0a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004a0c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004a10:	f043 0303 	orr.w	r3, r3, #3
 8004a14:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8004a18:	e01b      	b.n	8004a52 <create_name+0x2ae>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8004a1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a1c:	2b40      	cmp	r3, #64	; 0x40
 8004a1e:	d909      	bls.n	8004a34 <create_name+0x290>
 8004a20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a22:	2b5a      	cmp	r3, #90	; 0x5a
 8004a24:	d806      	bhi.n	8004a34 <create_name+0x290>
					b |= 2;
 8004a26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004a2a:	f043 0302 	orr.w	r3, r3, #2
 8004a2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004a32:	e00e      	b.n	8004a52 <create_name+0x2ae>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8004a34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a36:	2b60      	cmp	r3, #96	; 0x60
 8004a38:	d90b      	bls.n	8004a52 <create_name+0x2ae>
 8004a3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a3c:	2b7a      	cmp	r3, #122	; 0x7a
 8004a3e:	d808      	bhi.n	8004a52 <create_name+0x2ae>
						b |= 1; w -= 0x20;
 8004a40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004a44:	f043 0301 	orr.w	r3, r3, #1
 8004a48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004a4c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a4e:	3b20      	subs	r3, #32
 8004a50:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a58:	3318      	adds	r3, #24
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	1c59      	adds	r1, r3, #1
 8004a60:	6239      	str	r1, [r7, #32]
 8004a62:	4413      	add	r3, r2
 8004a64:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 8004a6a:	e761      	b.n	8004930 <create_name+0x18c>
		if (!w) break;					/* Break on end of the LFN */
 8004a6c:	bf00      	nop
 8004a6e:	e006      	b.n	8004a7e <create_name+0x2da>
 8004a70:	08007934 	.word	0x08007934
 8004a74:	08007988 	.word	0x08007988
 8004a78:	08007940 	.word	0x08007940
			if (si > di) break;			/* No extension */
 8004a7c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a84:	3318      	adds	r3, #24
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	2be5      	cmp	r3, #229	; 0xe5
 8004a8c:	d106      	bne.n	8004a9c <create_name+0x2f8>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a94:	3318      	adds	r3, #24
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2205      	movs	r2, #5
 8004a9a:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	2b08      	cmp	r3, #8
 8004aa0:	d104      	bne.n	8004aac <create_name+0x308>
 8004aa2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 8004aac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ab0:	f003 030c 	and.w	r3, r3, #12
 8004ab4:	2b0c      	cmp	r3, #12
 8004ab6:	d005      	beq.n	8004ac4 <create_name+0x320>
 8004ab8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004abc:	f003 0303 	and.w	r3, r3, #3
 8004ac0:	2b03      	cmp	r3, #3
 8004ac2:	d105      	bne.n	8004ad0 <create_name+0x32c>
		cf |= NS_LFN;
 8004ac4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004ac8:	f043 0302 	orr.w	r3, r3, #2
 8004acc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8004ad0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004ad4:	f003 0302 	and.w	r3, r3, #2
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d117      	bne.n	8004b0c <create_name+0x368>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8004adc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ae0:	f003 0303 	and.w	r3, r3, #3
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d105      	bne.n	8004af4 <create_name+0x350>
 8004ae8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004aec:	f043 0310 	orr.w	r3, r3, #16
 8004af0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8004af4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004af8:	f003 030c 	and.w	r3, r3, #12
 8004afc:	2b04      	cmp	r3, #4
 8004afe:	d105      	bne.n	8004b0c <create_name+0x368>
 8004b00:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004b04:	f043 0308 	orr.w	r3, r3, #8
 8004b08:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b12:	3318      	adds	r3, #24
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	330b      	adds	r3, #11
 8004b18:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8004b1c:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8004b1e:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3728      	adds	r7, #40	; 0x28
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	2b2f      	cmp	r3, #47	; 0x2f
 8004b38:	d003      	beq.n	8004b42 <follow_path+0x1a>
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	2b5c      	cmp	r3, #92	; 0x5c
 8004b40:	d102      	bne.n	8004b48 <follow_path+0x20>
		path++;
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	3301      	adds	r3, #1
 8004b46:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b4e:	3308      	adds	r3, #8
 8004b50:	2200      	movs	r2, #0
 8004b52:	601a      	str	r2, [r3, #0]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	2b1f      	cmp	r3, #31
 8004b5a:	d80c      	bhi.n	8004b76 <follow_path+0x4e>
		res = dir_sdi(dp, 0);
 8004b5c:	2100      	movs	r1, #0
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f7fe ffa7 	bl	8003ab2 <dir_sdi>
 8004b64:	4603      	mov	r3, r0
 8004b66:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b6e:	3314      	adds	r3, #20
 8004b70:	2200      	movs	r2, #0
 8004b72:	601a      	str	r2, [r3, #0]
 8004b74:	e04c      	b.n	8004c10 <follow_path+0xe8>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8004b76:	463b      	mov	r3, r7
 8004b78:	4619      	mov	r1, r3
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f7ff fe12 	bl	80047a4 <create_name>
 8004b80:	4603      	mov	r3, r0
 8004b82:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8004b84:	7bfb      	ldrb	r3, [r7, #15]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d13d      	bne.n	8004c06 <follow_path+0xde>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f7ff fc04 	bl	8004398 <dir_find>
 8004b90:	4603      	mov	r3, r0
 8004b92:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b9a:	3318      	adds	r3, #24
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	7adb      	ldrb	r3, [r3, #11]
 8004ba0:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8004ba2:	7bfb      	ldrb	r3, [r7, #15]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d00a      	beq.n	8004bbe <follow_path+0x96>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8004ba8:	7bfb      	ldrb	r3, [r7, #15]
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	d12d      	bne.n	8004c0a <follow_path+0xe2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8004bae:	7bbb      	ldrb	r3, [r7, #14]
 8004bb0:	f003 0304 	and.w	r3, r3, #4
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d128      	bne.n	8004c0a <follow_path+0xe2>
 8004bb8:	2305      	movs	r3, #5
 8004bba:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8004bbc:	e025      	b.n	8004c0a <follow_path+0xe2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8004bbe:	7bbb      	ldrb	r3, [r7, #14]
 8004bc0:	f003 0304 	and.w	r3, r3, #4
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d122      	bne.n	8004c0e <follow_path+0xe6>
			dir = dp->dir;						/* Follow the sub-directory */
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004bce:	3314      	adds	r3, #20
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	330b      	adds	r3, #11
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	f003 0310 	and.w	r3, r3, #16
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d102      	bne.n	8004be8 <follow_path+0xc0>
				res = FR_NO_PATH; break;
 8004be2:	2305      	movs	r3, #5
 8004be4:	73fb      	strb	r3, [r7, #15]
 8004be6:	e013      	b.n	8004c10 <follow_path+0xe8>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68b9      	ldr	r1, [r7, #8]
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f7ff f9eb 	bl	8003fce <ld_clust>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c00:	3308      	adds	r3, #8
 8004c02:	601a      	str	r2, [r3, #0]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8004c04:	e7b7      	b.n	8004b76 <follow_path+0x4e>
			if (res != FR_OK) break;
 8004c06:	bf00      	nop
 8004c08:	e002      	b.n	8004c10 <follow_path+0xe8>
				break;
 8004c0a:	bf00      	nop
 8004c0c:	e000      	b.n	8004c10 <follow_path+0xe8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8004c0e:	bf00      	nop
		}
	}

	return res;
 8004c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3710      	adds	r7, #16
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}

08004c1a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b087      	sub	sp, #28
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8004c22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c26:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d031      	beq.n	8004c94 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	617b      	str	r3, [r7, #20]
 8004c36:	e002      	b.n	8004c3e <get_ldnumber+0x24>
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	617b      	str	r3, [r7, #20]
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	781b      	ldrb	r3, [r3, #0]
 8004c42:	2b1f      	cmp	r3, #31
 8004c44:	d903      	bls.n	8004c4e <get_ldnumber+0x34>
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	781b      	ldrb	r3, [r3, #0]
 8004c4a:	2b3a      	cmp	r3, #58	; 0x3a
 8004c4c:	d1f4      	bne.n	8004c38 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	781b      	ldrb	r3, [r3, #0]
 8004c52:	2b3a      	cmp	r3, #58	; 0x3a
 8004c54:	d11c      	bne.n	8004c90 <get_ldnumber+0x76>
			tp = *path;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	1c5a      	adds	r2, r3, #1
 8004c60:	60fa      	str	r2, [r7, #12]
 8004c62:	781b      	ldrb	r3, [r3, #0]
 8004c64:	3b30      	subs	r3, #48	; 0x30
 8004c66:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	2b09      	cmp	r3, #9
 8004c6c:	d80e      	bhi.n	8004c8c <get_ldnumber+0x72>
 8004c6e:	68fa      	ldr	r2, [r7, #12]
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d10a      	bne.n	8004c8c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d107      	bne.n	8004c8c <get_ldnumber+0x72>
					vol = (int)i;
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	3301      	adds	r3, #1
 8004c84:	617b      	str	r3, [r7, #20]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	697a      	ldr	r2, [r7, #20]
 8004c8a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	e002      	b.n	8004c96 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8004c90:	2300      	movs	r3, #0
 8004c92:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8004c94:	693b      	ldr	r3, [r7, #16]
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	371c      	adds	r7, #28
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bc80      	pop	{r7}
 8004c9e:	4770      	bx	lr

08004ca0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004cb0:	3304      	adds	r3, #4
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	701a      	strb	r2, [r3, #0]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8004cbc:	330c      	adds	r3, #12
 8004cbe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004cc2:	601a      	str	r2, [r3, #0]
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8004cc4:	6839      	ldr	r1, [r7, #0]
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7fe fa0e 	bl	80030e8 <move_window>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d001      	beq.n	8004cd6 <check_fs+0x36>
		return 3;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e04a      	b.n	8004d6c <check_fs+0xcc>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8004cdc:	3301      	adds	r3, #1
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	021b      	lsls	r3, r3, #8
 8004ce2:	b21a      	sxth	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8004cea:	b21b      	sxth	r3, r3
 8004cec:	4313      	orrs	r3, r2
 8004cee:	b21b      	sxth	r3, r3
 8004cf0:	4a20      	ldr	r2, [pc, #128]	; (8004d74 <check_fs+0xd4>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d001      	beq.n	8004cfa <check_fs+0x5a>
		return 2;
 8004cf6:	2302      	movs	r3, #2
 8004cf8:	e038      	b.n	8004d6c <check_fs+0xcc>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	3336      	adds	r3, #54	; 0x36
 8004cfe:	3303      	adds	r3, #3
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	061a      	lsls	r2, r3, #24
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	3336      	adds	r3, #54	; 0x36
 8004d08:	3302      	adds	r3, #2
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	041b      	lsls	r3, r3, #16
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	3236      	adds	r2, #54	; 0x36
 8004d14:	3201      	adds	r2, #1
 8004d16:	7812      	ldrb	r2, [r2, #0]
 8004d18:	0212      	lsls	r2, r2, #8
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8004d22:	4313      	orrs	r3, r2
 8004d24:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004d28:	4a13      	ldr	r2, [pc, #76]	; (8004d78 <check_fs+0xd8>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d101      	bne.n	8004d32 <check_fs+0x92>
		return 0;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	e01c      	b.n	8004d6c <check_fs+0xcc>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	3352      	adds	r3, #82	; 0x52
 8004d36:	3303      	adds	r3, #3
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	061a      	lsls	r2, r3, #24
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	3352      	adds	r3, #82	; 0x52
 8004d40:	3302      	adds	r3, #2
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	041b      	lsls	r3, r3, #16
 8004d46:	4313      	orrs	r3, r2
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	3252      	adds	r2, #82	; 0x52
 8004d4c:	3201      	adds	r2, #1
 8004d4e:	7812      	ldrb	r2, [r2, #0]
 8004d50:	0212      	lsls	r2, r2, #8
 8004d52:	4313      	orrs	r3, r2
 8004d54:	687a      	ldr	r2, [r7, #4]
 8004d56:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004d60:	4a05      	ldr	r2, [pc, #20]	; (8004d78 <check_fs+0xd8>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d101      	bne.n	8004d6a <check_fs+0xca>
		return 0;
 8004d66:	2300      	movs	r3, #0
 8004d68:	e000      	b.n	8004d6c <check_fs+0xcc>

	return 1;
 8004d6a:	2301      	movs	r3, #1
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3708      	adds	r7, #8
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	ffffaa55 	.word	0xffffaa55
 8004d78:	00544146 	.word	0x00544146

08004d7c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b096      	sub	sp, #88	; 0x58
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	4613      	mov	r3, r2
 8004d88:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8004d90:	68b8      	ldr	r0, [r7, #8]
 8004d92:	f7ff ff42 	bl	8004c1a <get_ldnumber>
 8004d96:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8004d98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	da01      	bge.n	8004da2 <find_volume+0x26>
 8004d9e:	230b      	movs	r3, #11
 8004da0:	e33c      	b.n	800541c <find_volume+0x6a0>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8004da2:	4ab3      	ldr	r2, [pc, #716]	; (8005070 <find_volume+0x2f4>)
 8004da4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004da6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004daa:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8004dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <find_volume+0x3a>
 8004db2:	230c      	movs	r3, #12
 8004db4:	e332      	b.n	800541c <find_volume+0x6a0>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004dba:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8004dbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004dc2:	781b      	ldrb	r3, [r3, #0]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d01d      	beq.n	8004e04 <find_volume+0x88>
		stat = disk_status(fs->drv);
 8004dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004dce:	3301      	adds	r3, #1
 8004dd0:	781b      	ldrb	r3, [r3, #0]
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f7fd fe58 	bl	8002a88 <disk_status>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8004dde:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004de2:	f003 0301 	and.w	r3, r3, #1
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d10c      	bne.n	8004e04 <find_volume+0x88>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8004dea:	79fb      	ldrb	r3, [r7, #7]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d007      	beq.n	8004e00 <find_volume+0x84>
 8004df0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004df4:	f003 0304 	and.w	r3, r3, #4
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d001      	beq.n	8004e00 <find_volume+0x84>
				return FR_WRITE_PROTECTED;
 8004dfc:	230a      	movs	r3, #10
 8004dfe:	e30d      	b.n	800541c <find_volume+0x6a0>
			return FR_OK;				/* The file system object is valid */
 8004e00:	2300      	movs	r3, #0
 8004e02:	e30b      	b.n	800541c <find_volume+0x6a0>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8004e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8004e0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e10:	b2da      	uxtb	r2, r3
 8004e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e18:	3301      	adds	r3, #1
 8004e1a:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8004e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e22:	3301      	adds	r3, #1
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7fd fe48 	bl	8002abc <disk_initialize>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8004e32:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004e36:	f003 0301 	and.w	r3, r3, #1
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e2ec      	b.n	800541c <find_volume+0x6a0>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8004e42:	79fb      	ldrb	r3, [r7, #7]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d007      	beq.n	8004e58 <find_volume+0xdc>
 8004e48:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004e4c:	f003 0304 	and.w	r3, r3, #4
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d001      	beq.n	8004e58 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 8004e54:	230a      	movs	r3, #10
 8004e56:	e2e1      	b.n	800541c <find_volume+0x6a0>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 8004e58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e5e:	3301      	adds	r3, #1
 8004e60:	7818      	ldrb	r0, [r3, #0]
 8004e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e68:	330a      	adds	r3, #10
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	2102      	movs	r1, #2
 8004e6e:	f7fd fe8b 	bl	8002b88 <disk_ioctl>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d10f      	bne.n	8004e98 <find_volume+0x11c>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 8004e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e7e:	330a      	adds	r3, #10
 8004e80:	881b      	ldrh	r3, [r3, #0]
 8004e82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e86:	d307      	bcc.n	8004e98 <find_volume+0x11c>
 8004e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e8e:	330a      	adds	r3, #10
 8004e90:	881b      	ldrh	r3, [r3, #0]
 8004e92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e96:	d901      	bls.n	8004e9c <find_volume+0x120>
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e2bf      	b.n	800541c <find_volume+0x6a0>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8004ea0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004ea2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004ea4:	f7ff fefc 	bl	8004ca0 <check_fs>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8004eae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d155      	bne.n	8004f62 <find_volume+0x1e6>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	643b      	str	r3, [r7, #64]	; 0x40
 8004eba:	e029      	b.n	8004f10 <find_volume+0x194>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8004ebc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ebe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ec0:	011b      	lsls	r3, r3, #4
 8004ec2:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8004ec6:	4413      	add	r3, r2
 8004ec8:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8004eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ecc:	3304      	adds	r3, #4
 8004ece:	781b      	ldrb	r3, [r3, #0]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d012      	beq.n	8004efa <find_volume+0x17e>
 8004ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed6:	330b      	adds	r3, #11
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	061a      	lsls	r2, r3, #24
 8004edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ede:	330a      	adds	r3, #10
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	041b      	lsls	r3, r3, #16
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ee8:	3209      	adds	r2, #9
 8004eea:	7812      	ldrb	r2, [r2, #0]
 8004eec:	0212      	lsls	r2, r2, #8
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ef2:	3208      	adds	r2, #8
 8004ef4:	7812      	ldrb	r2, [r2, #0]
 8004ef6:	431a      	orrs	r2, r3
 8004ef8:	e000      	b.n	8004efc <find_volume+0x180>
 8004efa:	2200      	movs	r2, #0
 8004efc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8004f04:	440b      	add	r3, r1
 8004f06:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8004f0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	643b      	str	r3, [r7, #64]	; 0x40
 8004f10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f12:	2b03      	cmp	r3, #3
 8004f14:	d9d2      	bls.n	8004ebc <find_volume+0x140>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8004f16:	2300      	movs	r3, #0
 8004f18:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8004f1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d002      	beq.n	8004f26 <find_volume+0x1aa>
 8004f20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f22:	3b01      	subs	r3, #1
 8004f24:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8004f26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8004f2e:	4413      	add	r3, r2
 8004f30:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8004f34:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8004f36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d005      	beq.n	8004f48 <find_volume+0x1cc>
 8004f3c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004f3e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004f40:	f7ff feae 	bl	8004ca0 <check_fs>
 8004f44:	4603      	mov	r3, r0
 8004f46:	e000      	b.n	8004f4a <find_volume+0x1ce>
 8004f48:	2302      	movs	r3, #2
 8004f4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8004f4e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d005      	beq.n	8004f62 <find_volume+0x1e6>
 8004f56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f58:	3301      	adds	r3, #1
 8004f5a:	643b      	str	r3, [r7, #64]	; 0x40
 8004f5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f5e:	2b03      	cmp	r3, #3
 8004f60:	d9e1      	bls.n	8004f26 <find_volume+0x1aa>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8004f62:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004f66:	2b03      	cmp	r3, #3
 8004f68:	d101      	bne.n	8004f6e <find_volume+0x1f2>
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e256      	b.n	800541c <find_volume+0x6a0>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8004f6e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d001      	beq.n	8004f7a <find_volume+0x1fe>
 8004f76:	230d      	movs	r3, #13
 8004f78:	e250      	b.n	800541c <find_volume+0x6a0>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8004f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f7c:	7b1b      	ldrb	r3, [r3, #12]
 8004f7e:	021b      	lsls	r3, r3, #8
 8004f80:	b21a      	sxth	r2, r3
 8004f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f84:	7adb      	ldrb	r3, [r3, #11]
 8004f86:	b21b      	sxth	r3, r3
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	b21b      	sxth	r3, r3
 8004f8c:	b29a      	uxth	r2, r3
 8004f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f94:	330a      	adds	r3, #10
 8004f96:	881b      	ldrh	r3, [r3, #0]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d001      	beq.n	8004fa0 <find_volume+0x224>
		return FR_NO_FILESYSTEM;
 8004f9c:	230d      	movs	r3, #13
 8004f9e:	e23d      	b.n	800541c <find_volume+0x6a0>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8004fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fa2:	7ddb      	ldrb	r3, [r3, #23]
 8004fa4:	021b      	lsls	r3, r3, #8
 8004fa6:	b21a      	sxth	r2, r3
 8004fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004faa:	7d9b      	ldrb	r3, [r3, #22]
 8004fac:	b21b      	sxth	r3, r3
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	b21b      	sxth	r3, r3
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8004fb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d112      	bne.n	8004fe2 <find_volume+0x266>
 8004fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fbe:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004fc2:	061a      	lsls	r2, r3, #24
 8004fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fc6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004fca:	041b      	lsls	r3, r3, #16
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004fd0:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8004fd4:	0212      	lsls	r2, r2, #8
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004fda:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 8004fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fe4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004fe8:	3318      	adds	r3, #24
 8004fea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fec:	601a      	str	r2, [r3, #0]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8004fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ff0:	7c1a      	ldrb	r2, [r3, #16]
 8004ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ff4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ff8:	3303      	adds	r3, #3
 8004ffa:	701a      	strb	r2, [r3, #0]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8004ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ffe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005002:	3303      	adds	r3, #3
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d008      	beq.n	800501c <find_volume+0x2a0>
 800500a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800500c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005010:	3303      	adds	r3, #3
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	2b02      	cmp	r3, #2
 8005016:	d001      	beq.n	800501c <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 8005018:	230d      	movs	r3, #13
 800501a:	e1ff      	b.n	800541c <find_volume+0x6a0>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 800501c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800501e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005022:	3303      	adds	r3, #3
 8005024:	781b      	ldrb	r3, [r3, #0]
 8005026:	461a      	mov	r2, r3
 8005028:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800502a:	fb02 f303 	mul.w	r3, r2, r3
 800502e:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8005030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005032:	7b5a      	ldrb	r2, [r3, #13]
 8005034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005036:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800503a:	3302      	adds	r3, #2
 800503c:	701a      	strb	r2, [r3, #0]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800503e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005040:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005044:	3302      	adds	r3, #2
 8005046:	781b      	ldrb	r3, [r3, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00e      	beq.n	800506a <find_volume+0x2ee>
 800504c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800504e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005052:	3302      	adds	r3, #2
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	461a      	mov	r2, r3
 8005058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800505a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800505e:	3302      	adds	r3, #2
 8005060:	781b      	ldrb	r3, [r3, #0]
 8005062:	3b01      	subs	r3, #1
 8005064:	4013      	ands	r3, r2
 8005066:	2b00      	cmp	r3, #0
 8005068:	d004      	beq.n	8005074 <find_volume+0x2f8>
		return FR_NO_FILESYSTEM;
 800506a:	230d      	movs	r3, #13
 800506c:	e1d6      	b.n	800541c <find_volume+0x6a0>
 800506e:	bf00      	nop
 8005070:	2000006c 	.word	0x2000006c

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8005074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005076:	7c9b      	ldrb	r3, [r3, #18]
 8005078:	021b      	lsls	r3, r3, #8
 800507a:	b21a      	sxth	r2, r3
 800507c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800507e:	7c5b      	ldrb	r3, [r3, #17]
 8005080:	b21b      	sxth	r3, r3
 8005082:	4313      	orrs	r3, r2
 8005084:	b21b      	sxth	r3, r3
 8005086:	b29a      	uxth	r2, r3
 8005088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800508a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800508e:	3308      	adds	r3, #8
 8005090:	801a      	strh	r2, [r3, #0]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8005092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005094:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005098:	3308      	adds	r3, #8
 800509a:	881a      	ldrh	r2, [r3, #0]
 800509c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800509e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80050a2:	330a      	adds	r3, #10
 80050a4:	881b      	ldrh	r3, [r3, #0]
 80050a6:	095b      	lsrs	r3, r3, #5
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	fbb2 f1f3 	udiv	r1, r2, r3
 80050ae:	fb03 f301 	mul.w	r3, r3, r1
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <find_volume+0x342>
		return FR_NO_FILESYSTEM;
 80050ba:	230d      	movs	r3, #13
 80050bc:	e1ae      	b.n	800541c <find_volume+0x6a0>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 80050be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050c0:	7d1b      	ldrb	r3, [r3, #20]
 80050c2:	021b      	lsls	r3, r3, #8
 80050c4:	b21a      	sxth	r2, r3
 80050c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050c8:	7cdb      	ldrb	r3, [r3, #19]
 80050ca:	b21b      	sxth	r3, r3
 80050cc:	4313      	orrs	r3, r2
 80050ce:	b21b      	sxth	r3, r3
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 80050d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d112      	bne.n	8005100 <find_volume+0x384>
 80050da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050dc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80050e0:	061a      	lsls	r2, r3, #24
 80050e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050e4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80050e8:	041b      	lsls	r3, r3, #16
 80050ea:	4313      	orrs	r3, r2
 80050ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050ee:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 80050f2:	0212      	lsls	r2, r2, #8
 80050f4:	4313      	orrs	r3, r2
 80050f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050f8:	f892 2020 	ldrb.w	r2, [r2, #32]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8005100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005102:	7bdb      	ldrb	r3, [r3, #15]
 8005104:	021b      	lsls	r3, r3, #8
 8005106:	b21a      	sxth	r2, r3
 8005108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800510a:	7b9b      	ldrb	r3, [r3, #14]
 800510c:	b21b      	sxth	r3, r3
 800510e:	4313      	orrs	r3, r2
 8005110:	b21b      	sxth	r3, r3
 8005112:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8005114:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005116:	2b00      	cmp	r3, #0
 8005118:	d101      	bne.n	800511e <find_volume+0x3a2>
 800511a:	230d      	movs	r3, #13
 800511c:	e17e      	b.n	800541c <find_volume+0x6a0>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800511e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005120:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005122:	441a      	add	r2, r3
 8005124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005126:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800512a:	3308      	adds	r3, #8
 800512c:	8819      	ldrh	r1, [r3, #0]
 800512e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005130:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005134:	330a      	adds	r3, #10
 8005136:	881b      	ldrh	r3, [r3, #0]
 8005138:	095b      	lsrs	r3, r3, #5
 800513a:	b29b      	uxth	r3, r3
 800513c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005140:	b29b      	uxth	r3, r3
 8005142:	4413      	add	r3, r2
 8005144:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8005146:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800514a:	429a      	cmp	r2, r3
 800514c:	d201      	bcs.n	8005152 <find_volume+0x3d6>
 800514e:	230d      	movs	r3, #13
 8005150:	e164      	b.n	800541c <find_volume+0x6a0>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8005152:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005156:	1ad2      	subs	r2, r2, r3
 8005158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800515a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800515e:	3302      	adds	r3, #2
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	fbb2 f3f3 	udiv	r3, r2, r3
 8005166:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8005168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800516a:	2b00      	cmp	r3, #0
 800516c:	d101      	bne.n	8005172 <find_volume+0x3f6>
 800516e:	230d      	movs	r3, #13
 8005170:	e154      	b.n	800541c <find_volume+0x6a0>
	fmt = FS_FAT12;
 8005172:	2301      	movs	r3, #1
 8005174:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8005178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517a:	f640 72f5 	movw	r2, #4085	; 0xff5
 800517e:	4293      	cmp	r3, r2
 8005180:	d902      	bls.n	8005188 <find_volume+0x40c>
 8005182:	2302      	movs	r3, #2
 8005184:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8005188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800518e:	4293      	cmp	r3, r2
 8005190:	d902      	bls.n	8005198 <find_volume+0x41c>
 8005192:	2303      	movs	r3, #3
 8005194:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8005198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519a:	1c9a      	adds	r2, r3, #2
 800519c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800519e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051a2:	3314      	adds	r3, #20
 80051a4:	601a      	str	r2, [r3, #0]
	fs->volbase = bsect;								/* Volume start sector */
 80051a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051ac:	331c      	adds	r3, #28
 80051ae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80051b0:	601a      	str	r2, [r3, #0]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80051b2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80051b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80051b6:	441a      	add	r2, r3
 80051b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051ba:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80051be:	601a      	str	r2, [r3, #0]
	fs->database = bsect + sysect;						/* Data start sector */
 80051c0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80051c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c4:	441a      	add	r2, r3
 80051c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051c8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80051cc:	3308      	adds	r3, #8
 80051ce:	601a      	str	r2, [r3, #0]
	if (fmt == FS_FAT32) {
 80051d0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80051d4:	2b03      	cmp	r3, #3
 80051d6:	d127      	bne.n	8005228 <find_volume+0x4ac>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80051d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051de:	3308      	adds	r3, #8
 80051e0:	881b      	ldrh	r3, [r3, #0]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d001      	beq.n	80051ea <find_volume+0x46e>
 80051e6:	230d      	movs	r3, #13
 80051e8:	e118      	b.n	800541c <find_volume+0x6a0>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 80051ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051ec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80051f0:	061a      	lsls	r2, r3, #24
 80051f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051f4:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80051f8:	041b      	lsls	r3, r3, #16
 80051fa:	4313      	orrs	r3, r2
 80051fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051fe:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8005202:	0212      	lsls	r2, r2, #8
 8005204:	4313      	orrs	r3, r2
 8005206:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005208:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800520c:	431a      	orrs	r2, r3
 800520e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005210:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005214:	3304      	adds	r3, #4
 8005216:	601a      	str	r2, [r3, #0]
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8005218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800521a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800521e:	3314      	adds	r3, #20
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	647b      	str	r3, [r7, #68]	; 0x44
 8005226:	e030      	b.n	800528a <find_volume+0x50e>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8005228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800522a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800522e:	3308      	adds	r3, #8
 8005230:	881b      	ldrh	r3, [r3, #0]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d101      	bne.n	800523a <find_volume+0x4be>
 8005236:	230d      	movs	r3, #13
 8005238:	e0f0      	b.n	800541c <find_volume+0x6a0>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800523a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800523c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005244:	441a      	add	r2, r3
 8005246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005248:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800524c:	3304      	adds	r3, #4
 800524e:	601a      	str	r2, [r3, #0]
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005250:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005254:	2b02      	cmp	r3, #2
 8005256:	d106      	bne.n	8005266 <find_volume+0x4ea>
 8005258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800525a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800525e:	3314      	adds	r3, #20
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	005b      	lsls	r3, r3, #1
 8005264:	e010      	b.n	8005288 <find_volume+0x50c>
 8005266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005268:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800526c:	3314      	adds	r3, #20
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	4613      	mov	r3, r2
 8005272:	005b      	lsls	r3, r3, #1
 8005274:	4413      	add	r3, r2
 8005276:	085a      	lsrs	r2, r3, #1
 8005278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800527a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800527e:	3314      	adds	r3, #20
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0301 	and.w	r3, r3, #1
 8005286:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8005288:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 800528a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800528c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005290:	3318      	adds	r3, #24
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005296:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800529a:	330a      	adds	r3, #10
 800529c:	881b      	ldrh	r3, [r3, #0]
 800529e:	4619      	mov	r1, r3
 80052a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052a2:	440b      	add	r3, r1
 80052a4:	1e59      	subs	r1, r3, #1
 80052a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052ac:	330a      	adds	r3, #10
 80052ae:	881b      	ldrh	r3, [r3, #0]
 80052b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d201      	bcs.n	80052bc <find_volume+0x540>
		return FR_NO_FILESYSTEM;
 80052b8:	230d      	movs	r3, #13
 80052ba:	e0af      	b.n	800541c <find_volume+0x6a0>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 80052bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052c2:	3310      	adds	r3, #16
 80052c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80052c8:	601a      	str	r2, [r3, #0]
 80052ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052d0:	3310      	adds	r3, #16
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052da:	330c      	adds	r3, #12
 80052dc:	601a      	str	r2, [r3, #0]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 80052de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052e4:	3305      	adds	r3, #5
 80052e6:	2280      	movs	r2, #128	; 0x80
 80052e8:	701a      	strb	r2, [r3, #0]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 80052ea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80052ee:	2b03      	cmp	r3, #3
 80052f0:	d17d      	bne.n	80053ee <find_volume+0x672>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 80052f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80052f8:	021b      	lsls	r3, r3, #8
 80052fa:	b21a      	sxth	r2, r3
 80052fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005302:	b21b      	sxth	r3, r3
 8005304:	4313      	orrs	r3, r2
 8005306:	b21b      	sxth	r3, r3
 8005308:	2b01      	cmp	r3, #1
 800530a:	d170      	bne.n	80053ee <find_volume+0x672>
		&& move_window(fs, bsect + 1) == FR_OK)
 800530c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800530e:	3301      	adds	r3, #1
 8005310:	4619      	mov	r1, r3
 8005312:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005314:	f7fd fee8 	bl	80030e8 <move_window>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d167      	bne.n	80053ee <find_volume+0x672>
	{
		fs->fsi_flag = 0;
 800531e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005320:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005324:	3305      	adds	r3, #5
 8005326:	2200      	movs	r2, #0
 8005328:	701a      	strb	r2, [r3, #0]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800532a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800532c:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8005330:	021b      	lsls	r3, r3, #8
 8005332:	b21a      	sxth	r2, r3
 8005334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005336:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800533a:	b21b      	sxth	r3, r3
 800533c:	4313      	orrs	r3, r2
 800533e:	b21b      	sxth	r3, r3
 8005340:	4a38      	ldr	r2, [pc, #224]	; (8005424 <find_volume+0x6a8>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d153      	bne.n	80053ee <find_volume+0x672>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8005346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005348:	78db      	ldrb	r3, [r3, #3]
 800534a:	061a      	lsls	r2, r3, #24
 800534c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800534e:	789b      	ldrb	r3, [r3, #2]
 8005350:	041b      	lsls	r3, r3, #16
 8005352:	4313      	orrs	r3, r2
 8005354:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005356:	7852      	ldrb	r2, [r2, #1]
 8005358:	0212      	lsls	r2, r2, #8
 800535a:	4313      	orrs	r3, r2
 800535c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800535e:	7812      	ldrb	r2, [r2, #0]
 8005360:	4313      	orrs	r3, r2
 8005362:	4a31      	ldr	r2, [pc, #196]	; (8005428 <find_volume+0x6ac>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d142      	bne.n	80053ee <find_volume+0x672>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8005368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800536a:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 800536e:	061a      	lsls	r2, r3, #24
 8005370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005372:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8005376:	041b      	lsls	r3, r3, #16
 8005378:	4313      	orrs	r3, r2
 800537a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800537c:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 8005380:	0212      	lsls	r2, r2, #8
 8005382:	4313      	orrs	r3, r2
 8005384:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005386:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 800538a:	4313      	orrs	r3, r2
 800538c:	4a27      	ldr	r2, [pc, #156]	; (800542c <find_volume+0x6b0>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d12d      	bne.n	80053ee <find_volume+0x672>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8005392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005394:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 8005398:	061a      	lsls	r2, r3, #24
 800539a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800539c:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 80053a0:	041b      	lsls	r3, r3, #16
 80053a2:	4313      	orrs	r3, r2
 80053a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053a6:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 80053aa:	0212      	lsls	r2, r2, #8
 80053ac:	4313      	orrs	r3, r2
 80053ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053b0:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 80053b4:	431a      	orrs	r2, r3
 80053b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053bc:	3310      	adds	r3, #16
 80053be:	601a      	str	r2, [r3, #0]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 80053c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053c2:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 80053c6:	061a      	lsls	r2, r3, #24
 80053c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053ca:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 80053ce:	041b      	lsls	r3, r3, #16
 80053d0:	4313      	orrs	r3, r2
 80053d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053d4:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 80053d8:	0212      	lsls	r2, r2, #8
 80053da:	4313      	orrs	r3, r2
 80053dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053de:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 80053e2:	431a      	orrs	r2, r3
 80053e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053ea:	330c      	adds	r3, #12
 80053ec:	601a      	str	r2, [r3, #0]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 80053ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053f4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80053f8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 80053fa:	4b0d      	ldr	r3, [pc, #52]	; (8005430 <find_volume+0x6b4>)
 80053fc:	881b      	ldrh	r3, [r3, #0]
 80053fe:	3301      	adds	r3, #1
 8005400:	b29a      	uxth	r2, r3
 8005402:	4b0b      	ldr	r3, [pc, #44]	; (8005430 <find_volume+0x6b4>)
 8005404:	801a      	strh	r2, [r3, #0]
 8005406:	4b0a      	ldr	r3, [pc, #40]	; (8005430 <find_volume+0x6b4>)
 8005408:	881a      	ldrh	r2, [r3, #0]
 800540a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800540c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005410:	3306      	adds	r3, #6
 8005412:	801a      	strh	r2, [r3, #0]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8005414:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005416:	f7fd fde5 	bl	8002fe4 <clear_lock>
#endif

	return FR_OK;
 800541a:	2300      	movs	r3, #0
}
 800541c:	4618      	mov	r0, r3
 800541e:	3758      	adds	r7, #88	; 0x58
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}
 8005424:	ffffaa55 	.word	0xffffaa55
 8005428:	41615252 	.word	0x41615252
 800542c:	61417272 	.word	0x61417272
 8005430:	20000070 	.word	0x20000070

08005434 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d02d      	beq.n	80054a2 <validate+0x6e>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d027      	beq.n	80054a2 <validate+0x6e>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800545e:	781b      	ldrb	r3, [r3, #0]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d01e      	beq.n	80054a2 <validate+0x6e>
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005470:	3306      	adds	r3, #6
 8005472:	881a      	ldrh	r2, [r3, #0]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800547a:	3304      	adds	r3, #4
 800547c:	881b      	ldrh	r3, [r3, #0]
 800547e:	429a      	cmp	r2, r3
 8005480:	d10f      	bne.n	80054a2 <validate+0x6e>
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800548e:	3301      	adds	r3, #1
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	4618      	mov	r0, r3
 8005494:	f7fd faf8 	bl	8002a88 <disk_status>
 8005498:	4603      	mov	r3, r0
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d001      	beq.n	80054a6 <validate+0x72>
		return FR_INVALID_OBJECT;
 80054a2:	2309      	movs	r3, #9
 80054a4:	e000      	b.n	80054a8 <validate+0x74>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3710      	adds	r7, #16
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b088      	sub	sp, #32
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	60f8      	str	r0, [r7, #12]
 80054b8:	60b9      	str	r1, [r7, #8]
 80054ba:	4613      	mov	r3, r2
 80054bc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 80054c2:	f107 0310 	add.w	r3, r7, #16
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7ff fba7 	bl	8004c1a <get_ldnumber>
 80054cc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	da01      	bge.n	80054d8 <f_mount+0x28>
 80054d4:	230b      	movs	r3, #11
 80054d6:	e02f      	b.n	8005538 <f_mount+0x88>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80054d8:	4a19      	ldr	r2, [pc, #100]	; (8005540 <f_mount+0x90>)
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054e0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80054e2:	69bb      	ldr	r3, [r7, #24]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d007      	beq.n	80054f8 <f_mount+0x48>
#if _FS_LOCK
		clear_lock(cfs);
 80054e8:	69b8      	ldr	r0, [r7, #24]
 80054ea:	f7fd fd7b 	bl	8002fe4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054f4:	2200      	movs	r2, #0
 80054f6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d004      	beq.n	8005508 <f_mount+0x58>
		fs->fs_type = 0;				/* Clear new fs object */
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005504:	2200      	movs	r2, #0
 8005506:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	490d      	ldr	r1, [pc, #52]	; (8005540 <f_mount+0x90>)
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d002      	beq.n	800551e <f_mount+0x6e>
 8005518:	79fb      	ldrb	r3, [r7, #7]
 800551a:	2b01      	cmp	r3, #1
 800551c:	d001      	beq.n	8005522 <f_mount+0x72>
 800551e:	2300      	movs	r3, #0
 8005520:	e00a      	b.n	8005538 <f_mount+0x88>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8005522:	f107 0108 	add.w	r1, r7, #8
 8005526:	f107 030c 	add.w	r3, r7, #12
 800552a:	2200      	movs	r2, #0
 800552c:	4618      	mov	r0, r3
 800552e:	f7ff fc25 	bl	8004d7c <find_volume>
 8005532:	4603      	mov	r3, r0
 8005534:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8005536:	7dfb      	ldrb	r3, [r7, #23]
}
 8005538:	4618      	mov	r0, r3
 800553a:	3720      	adds	r7, #32
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	2000006c 	.word	0x2000006c

08005544 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	f5ad 5d82 	sub.w	sp, sp, #4160	; 0x1040
 800554a:	b086      	sub	sp, #24
 800554c:	af00      	add	r7, sp, #0
 800554e:	f107 0318 	add.w	r3, r7, #24
 8005552:	3b0c      	subs	r3, #12
 8005554:	6018      	str	r0, [r3, #0]
 8005556:	f107 0318 	add.w	r3, r7, #24
 800555a:	3b10      	subs	r3, #16
 800555c:	6019      	str	r1, [r3, #0]
 800555e:	f107 0318 	add.w	r3, r7, #24
 8005562:	3b11      	subs	r3, #17
 8005564:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8005566:	f107 0318 	add.w	r3, r7, #24
 800556a:	3b0c      	subs	r3, #12
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d101      	bne.n	8005576 <f_open+0x32>
 8005572:	2309      	movs	r3, #9
 8005574:	e319      	b.n	8005baa <f_open+0x666>
	fp->fs = 0;			/* Clear file object */
 8005576:	f107 0318 	add.w	r3, r7, #24
 800557a:	3b0c      	subs	r3, #12
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005582:	2200      	movs	r2, #0
 8005584:	601a      	str	r2, [r3, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8005586:	f107 0318 	add.w	r3, r7, #24
 800558a:	3b11      	subs	r3, #17
 800558c:	f107 0218 	add.w	r2, r7, #24
 8005590:	3a11      	subs	r2, #17
 8005592:	7812      	ldrb	r2, [r2, #0]
 8005594:	f002 021f 	and.w	r2, r2, #31
 8005598:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800559a:	f107 0318 	add.w	r3, r7, #24
 800559e:	3b11      	subs	r3, #17
 80055a0:	781b      	ldrb	r3, [r3, #0]
 80055a2:	f023 0301 	bic.w	r3, r3, #1
 80055a6:	b2da      	uxtb	r2, r3
 80055a8:	f107 0118 	add.w	r1, r7, #24
 80055ac:	3910      	subs	r1, #16
 80055ae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80055b2:	3b18      	subs	r3, #24
 80055b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7ff fbdf 	bl	8004d7c <find_volume>
 80055be:	4603      	mov	r3, r0
 80055c0:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80055c4:	f102 0217 	add.w	r2, r2, #23
 80055c8:	7013      	strb	r3, [r2, #0]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 80055ca:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80055ce:	f103 0317 	add.w	r3, r3, #23
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f040 82e3 	bne.w	8005ba0 <f_open+0x65c>
		INIT_BUF(dj);
 80055da:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80055de:	3b18      	subs	r3, #24
 80055e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055e4:	3318      	adds	r3, #24
 80055e6:	f107 0218 	add.w	r2, r7, #24
 80055ea:	3a04      	subs	r2, #4
 80055ec:	601a      	str	r2, [r3, #0]
 80055ee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80055f2:	3b18      	subs	r3, #24
 80055f4:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80055f8:	4ad1      	ldr	r2, [pc, #836]	; (8005940 <f_open+0x3fc>)
 80055fa:	601a      	str	r2, [r3, #0]
		res = follow_path(&dj, path);	/* Follow the file path */
 80055fc:	f107 0318 	add.w	r3, r7, #24
 8005600:	3b10      	subs	r3, #16
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005608:	3b18      	subs	r3, #24
 800560a:	4611      	mov	r1, r2
 800560c:	4618      	mov	r0, r3
 800560e:	f7ff fa8b 	bl	8004b28 <follow_path>
 8005612:	4603      	mov	r3, r0
 8005614:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005618:	f102 0217 	add.w	r2, r2, #23
 800561c:	7013      	strb	r3, [r2, #0]
		dir = dj.dir;
 800561e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005622:	3b18      	subs	r3, #24
 8005624:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005628:	3314      	adds	r3, #20
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005630:	f102 0210 	add.w	r2, r2, #16
 8005634:	6013      	str	r3, [r2, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8005636:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800563a:	f103 0317 	add.w	r3, r3, #23
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d126      	bne.n	8005692 <f_open+0x14e>
			if (!dir)	/* Default directory itself */
 8005644:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8005648:	f103 0310 	add.w	r3, r3, #16
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d106      	bne.n	8005660 <f_open+0x11c>
				res = FR_INVALID_NAME;
 8005652:	2306      	movs	r3, #6
 8005654:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005658:	f102 0217 	add.w	r2, r2, #23
 800565c:	7013      	strb	r3, [r2, #0]
 800565e:	e018      	b.n	8005692 <f_open+0x14e>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8005660:	f107 0318 	add.w	r3, r7, #24
 8005664:	3b11      	subs	r3, #17
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	f023 0301 	bic.w	r3, r3, #1
 800566c:	2b00      	cmp	r3, #0
 800566e:	bf14      	ite	ne
 8005670:	2301      	movne	r3, #1
 8005672:	2300      	moveq	r3, #0
 8005674:	b2db      	uxtb	r3, r3
 8005676:	461a      	mov	r2, r3
 8005678:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800567c:	3b18      	subs	r3, #24
 800567e:	4611      	mov	r1, r2
 8005680:	4618      	mov	r0, r3
 8005682:	f7fd fb15 	bl	8002cb0 <chk_lock>
 8005686:	4603      	mov	r3, r0
 8005688:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800568c:	f102 0217 	add.w	r2, r2, #23
 8005690:	7013      	strb	r3, [r2, #0]
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8005692:	f107 0318 	add.w	r3, r7, #24
 8005696:	3b11      	subs	r3, #17
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	f003 031c 	and.w	r3, r3, #28
 800569e:	2b00      	cmp	r3, #0
 80056a0:	f000 8150 	beq.w	8005944 <f_open+0x400>
			if (res != FR_OK) {					/* No file, create new */
 80056a4:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80056a8:	f103 0317 	add.w	r3, r3, #23
 80056ac:	781b      	ldrb	r3, [r3, #0]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d030      	beq.n	8005714 <f_open+0x1d0>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 80056b2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80056b6:	f103 0317 	add.w	r3, r3, #23
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	2b04      	cmp	r3, #4
 80056be:	d112      	bne.n	80056e6 <f_open+0x1a2>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80056c0:	f7fd fb68 	bl	8002d94 <enq_lock>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d007      	beq.n	80056da <f_open+0x196>
 80056ca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80056ce:	3b18      	subs	r3, #24
 80056d0:	4618      	mov	r0, r3
 80056d2:	f7fe ff37 	bl	8004544 <dir_register>
 80056d6:	4603      	mov	r3, r0
 80056d8:	e000      	b.n	80056dc <f_open+0x198>
 80056da:	2312      	movs	r3, #18
 80056dc:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80056e0:	f102 0217 	add.w	r2, r2, #23
 80056e4:	7013      	strb	r3, [r2, #0]
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80056e6:	f107 0318 	add.w	r3, r7, #24
 80056ea:	3b11      	subs	r3, #17
 80056ec:	f107 0218 	add.w	r2, r7, #24
 80056f0:	3a11      	subs	r2, #17
 80056f2:	7812      	ldrb	r2, [r2, #0]
 80056f4:	f042 0208 	orr.w	r2, r2, #8
 80056f8:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 80056fa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80056fe:	3b18      	subs	r3, #24
 8005700:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005704:	3314      	adds	r3, #20
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800570c:	f102 0210 	add.w	r2, r2, #16
 8005710:	6013      	str	r3, [r2, #0]
 8005712:	e01f      	b.n	8005754 <f_open+0x210>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8005714:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8005718:	f103 0310 	add.w	r3, r3, #16
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	330b      	adds	r3, #11
 8005720:	781b      	ldrb	r3, [r3, #0]
 8005722:	f003 0311 	and.w	r3, r3, #17
 8005726:	2b00      	cmp	r3, #0
 8005728:	d006      	beq.n	8005738 <f_open+0x1f4>
					res = FR_DENIED;
 800572a:	2307      	movs	r3, #7
 800572c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005730:	f102 0217 	add.w	r2, r2, #23
 8005734:	7013      	strb	r3, [r2, #0]
 8005736:	e00d      	b.n	8005754 <f_open+0x210>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8005738:	f107 0318 	add.w	r3, r7, #24
 800573c:	3b11      	subs	r3, #17
 800573e:	781b      	ldrb	r3, [r3, #0]
 8005740:	f003 0304 	and.w	r3, r3, #4
 8005744:	2b00      	cmp	r3, #0
 8005746:	d005      	beq.n	8005754 <f_open+0x210>
						res = FR_EXIST;
 8005748:	2308      	movs	r3, #8
 800574a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800574e:	f102 0217 	add.w	r2, r2, #23
 8005752:	7013      	strb	r3, [r2, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8005754:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8005758:	f103 0317 	add.w	r3, r3, #23
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	2b00      	cmp	r3, #0
 8005760:	f040 8122 	bne.w	80059a8 <f_open+0x464>
 8005764:	f107 0318 	add.w	r3, r7, #24
 8005768:	3b11      	subs	r3, #17
 800576a:	781b      	ldrb	r3, [r3, #0]
 800576c:	f003 0308 	and.w	r3, r3, #8
 8005770:	2b00      	cmp	r3, #0
 8005772:	f000 8119 	beq.w	80059a8 <f_open+0x464>
				dw = GET_FATTIME();				/* Created time */
 8005776:	f000 fe73 	bl	8006460 <get_fattime>
 800577a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800577e:	f103 030c 	add.w	r3, r3, #12
 8005782:	6018      	str	r0, [r3, #0]
				ST_DWORD(dir + DIR_CrtTime, dw);
 8005784:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8005788:	f103 0310 	add.w	r3, r3, #16
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	330e      	adds	r3, #14
 8005790:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005794:	f102 020c 	add.w	r2, r2, #12
 8005798:	6812      	ldr	r2, [r2, #0]
 800579a:	b2d2      	uxtb	r2, r2
 800579c:	701a      	strb	r2, [r3, #0]
 800579e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80057a2:	f103 0310 	add.w	r3, r3, #16
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	330f      	adds	r3, #15
 80057aa:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80057ae:	f102 020c 	add.w	r2, r2, #12
 80057b2:	6812      	ldr	r2, [r2, #0]
 80057b4:	b292      	uxth	r2, r2
 80057b6:	0a12      	lsrs	r2, r2, #8
 80057b8:	b292      	uxth	r2, r2
 80057ba:	b2d2      	uxtb	r2, r2
 80057bc:	701a      	strb	r2, [r3, #0]
 80057be:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80057c2:	f103 0310 	add.w	r3, r3, #16
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	3310      	adds	r3, #16
 80057ca:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80057ce:	f102 020c 	add.w	r2, r2, #12
 80057d2:	6812      	ldr	r2, [r2, #0]
 80057d4:	0c12      	lsrs	r2, r2, #16
 80057d6:	b2d2      	uxtb	r2, r2
 80057d8:	701a      	strb	r2, [r3, #0]
 80057da:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80057de:	f103 0310 	add.w	r3, r3, #16
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	3311      	adds	r3, #17
 80057e6:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80057ea:	f102 020c 	add.w	r2, r2, #12
 80057ee:	6812      	ldr	r2, [r2, #0]
 80057f0:	0e12      	lsrs	r2, r2, #24
 80057f2:	b2d2      	uxtb	r2, r2
 80057f4:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 80057f6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80057fa:	f103 0310 	add.w	r3, r3, #16
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	330b      	adds	r3, #11
 8005802:	2200      	movs	r2, #0
 8005804:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8005806:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800580a:	f103 0310 	add.w	r3, r3, #16
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	331c      	adds	r3, #28
 8005812:	2200      	movs	r2, #0
 8005814:	701a      	strb	r2, [r3, #0]
 8005816:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800581a:	f103 0310 	add.w	r3, r3, #16
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	331d      	adds	r3, #29
 8005822:	2200      	movs	r2, #0
 8005824:	701a      	strb	r2, [r3, #0]
 8005826:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800582a:	f103 0310 	add.w	r3, r3, #16
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	331e      	adds	r3, #30
 8005832:	2200      	movs	r2, #0
 8005834:	701a      	strb	r2, [r3, #0]
 8005836:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800583a:	f103 0310 	add.w	r3, r3, #16
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	331f      	adds	r3, #31
 8005842:	2200      	movs	r2, #0
 8005844:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8005846:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800584a:	3b18      	subs	r3, #24
 800584c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005856:	f102 0210 	add.w	r2, r2, #16
 800585a:	6811      	ldr	r1, [r2, #0]
 800585c:	4618      	mov	r0, r3
 800585e:	f7fe fbb6 	bl	8003fce <ld_clust>
 8005862:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8005866:	f103 0308 	add.w	r3, r3, #8
 800586a:	6018      	str	r0, [r3, #0]
				st_clust(dir, 0);				/* cluster = 0 */
 800586c:	2100      	movs	r1, #0
 800586e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8005872:	f103 0310 	add.w	r3, r3, #16
 8005876:	6818      	ldr	r0, [r3, #0]
 8005878:	f7fe fbd7 	bl	800402a <st_clust>
				dj.fs->wflag = 1;
 800587c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005880:	3b18      	subs	r3, #24
 8005882:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800588c:	3304      	adds	r3, #4
 800588e:	2201      	movs	r2, #1
 8005890:	701a      	strb	r2, [r3, #0]
				if (cl) {						/* Remove the cluster chain if exist */
 8005892:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8005896:	f103 0308 	add.w	r3, r3, #8
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2b00      	cmp	r3, #0
 800589e:	f000 8083 	beq.w	80059a8 <f_open+0x464>
					dw = dj.fs->winsect;
 80058a2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80058a6:	3b18      	subs	r3, #24
 80058a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80058b2:	330c      	adds	r3, #12
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80058ba:	f102 020c 	add.w	r2, r2, #12
 80058be:	6013      	str	r3, [r2, #0]
					res = remove_chain(dj.fs, cl);
 80058c0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80058c4:	3b18      	subs	r3, #24
 80058c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80058d0:	f102 0208 	add.w	r2, r2, #8
 80058d4:	6811      	ldr	r1, [r2, #0]
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7fd ff8f 	bl	80037fa <remove_chain>
 80058dc:	4603      	mov	r3, r0
 80058de:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80058e2:	f102 0217 	add.w	r2, r2, #23
 80058e6:	7013      	strb	r3, [r2, #0]
					if (res == FR_OK) {
 80058e8:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80058ec:	f103 0317 	add.w	r3, r3, #23
 80058f0:	781b      	ldrb	r3, [r3, #0]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d158      	bne.n	80059a8 <f_open+0x464>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 80058f6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80058fa:	3b18      	subs	r3, #24
 80058fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005906:	f102 0208 	add.w	r2, r2, #8
 800590a:	6812      	ldr	r2, [r2, #0]
 800590c:	3a01      	subs	r2, #1
 800590e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005912:	330c      	adds	r3, #12
 8005914:	601a      	str	r2, [r3, #0]
						res = move_window(dj.fs, dw);
 8005916:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800591a:	3b18      	subs	r3, #24
 800591c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005926:	f102 020c 	add.w	r2, r2, #12
 800592a:	6811      	ldr	r1, [r2, #0]
 800592c:	4618      	mov	r0, r3
 800592e:	f7fd fbdb 	bl	80030e8 <move_window>
 8005932:	4603      	mov	r3, r0
 8005934:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005938:	f102 0217 	add.w	r2, r2, #23
 800593c:	7013      	strb	r3, [r2, #0]
 800593e:	e033      	b.n	80059a8 <f_open+0x464>
 8005940:	2000008c 	.word	0x2000008c
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8005944:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8005948:	f103 0317 	add.w	r3, r3, #23
 800594c:	781b      	ldrb	r3, [r3, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d12a      	bne.n	80059a8 <f_open+0x464>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8005952:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8005956:	f103 0310 	add.w	r3, r3, #16
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	330b      	adds	r3, #11
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	f003 0310 	and.w	r3, r3, #16
 8005964:	2b00      	cmp	r3, #0
 8005966:	d006      	beq.n	8005976 <f_open+0x432>
					res = FR_NO_FILE;
 8005968:	2304      	movs	r3, #4
 800596a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800596e:	f102 0217 	add.w	r2, r2, #23
 8005972:	7013      	strb	r3, [r2, #0]
 8005974:	e018      	b.n	80059a8 <f_open+0x464>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8005976:	f107 0318 	add.w	r3, r7, #24
 800597a:	3b11      	subs	r3, #17
 800597c:	781b      	ldrb	r3, [r3, #0]
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d010      	beq.n	80059a8 <f_open+0x464>
 8005986:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800598a:	f103 0310 	add.w	r3, r3, #16
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	330b      	adds	r3, #11
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	f003 0301 	and.w	r3, r3, #1
 8005998:	2b00      	cmp	r3, #0
 800599a:	d005      	beq.n	80059a8 <f_open+0x464>
						res = FR_DENIED;
 800599c:	2307      	movs	r3, #7
 800599e:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80059a2:	f102 0217 	add.w	r2, r2, #23
 80059a6:	7013      	strb	r3, [r2, #0]
				}
			}
		}
		if (res == FR_OK) {
 80059a8:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80059ac:	f103 0317 	add.w	r3, r3, #23
 80059b0:	781b      	ldrb	r3, [r3, #0]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d15b      	bne.n	8005a6e <f_open+0x52a>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80059b6:	f107 0318 	add.w	r3, r7, #24
 80059ba:	3b11      	subs	r3, #17
 80059bc:	781b      	ldrb	r3, [r3, #0]
 80059be:	f003 0308 	and.w	r3, r3, #8
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d009      	beq.n	80059da <f_open+0x496>
				mode |= FA__WRITTEN;
 80059c6:	f107 0318 	add.w	r3, r7, #24
 80059ca:	3b11      	subs	r3, #17
 80059cc:	f107 0218 	add.w	r2, r7, #24
 80059d0:	3a11      	subs	r2, #17
 80059d2:	7812      	ldrb	r2, [r2, #0]
 80059d4:	f042 0220 	orr.w	r2, r2, #32
 80059d8:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 80059da:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80059de:	3b18      	subs	r3, #24
 80059e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80059ea:	330c      	adds	r3, #12
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	f107 0318 	add.w	r3, r7, #24
 80059f2:	3b0c      	subs	r3, #12
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059fa:	331c      	adds	r3, #28
 80059fc:	601a      	str	r2, [r3, #0]
			fp->dir_ptr = dir;
 80059fe:	f107 0318 	add.w	r3, r7, #24
 8005a02:	3b0c      	subs	r3, #12
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005a0a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005a0e:	f102 0210 	add.w	r2, r2, #16
 8005a12:	6812      	ldr	r2, [r2, #0]
 8005a14:	601a      	str	r2, [r3, #0]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8005a16:	f107 0318 	add.w	r3, r7, #24
 8005a1a:	3b11      	subs	r3, #17
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	f023 0301 	bic.w	r3, r3, #1
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	bf14      	ite	ne
 8005a26:	2301      	movne	r3, #1
 8005a28:	2300      	moveq	r3, #0
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005a32:	3b18      	subs	r3, #24
 8005a34:	4611      	mov	r1, r2
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7fd f9d0 	bl	8002ddc <inc_lock>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	f107 0318 	add.w	r3, r7, #24
 8005a42:	3b0c      	subs	r3, #12
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005a4a:	3308      	adds	r3, #8
 8005a4c:	601a      	str	r2, [r3, #0]
			if (!fp->lockid) res = FR_INT_ERR;
 8005a4e:	f107 0318 	add.w	r3, r7, #24
 8005a52:	3b0c      	subs	r3, #12
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005a5a:	3308      	adds	r3, #8
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d105      	bne.n	8005a6e <f_open+0x52a>
 8005a62:	2302      	movs	r3, #2
 8005a64:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005a68:	f102 0217 	add.w	r2, r2, #23
 8005a6c:	7013      	strb	r3, [r2, #0]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8005a6e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8005a72:	f103 0317 	add.w	r3, r3, #23
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f040 8091 	bne.w	8005ba0 <f_open+0x65c>
			fp->flag = mode;					/* File access mode */
 8005a7e:	f107 0318 	add.w	r3, r7, #24
 8005a82:	3b0c      	subs	r3, #12
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a8a:	3306      	adds	r3, #6
 8005a8c:	f107 0218 	add.w	r2, r7, #24
 8005a90:	3a11      	subs	r2, #17
 8005a92:	7812      	ldrb	r2, [r2, #0]
 8005a94:	701a      	strb	r2, [r3, #0]
			fp->err = 0;						/* Clear error flag */
 8005a96:	f107 0318 	add.w	r3, r7, #24
 8005a9a:	3b0c      	subs	r3, #12
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005aa2:	3307      	adds	r3, #7
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	701a      	strb	r2, [r3, #0]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8005aa8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005aac:	3b18      	subs	r3, #24
 8005aae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005ab8:	f102 0210 	add.w	r2, r2, #16
 8005abc:	6811      	ldr	r1, [r2, #0]
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7fe fa85 	bl	8003fce <ld_clust>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	f107 0318 	add.w	r3, r7, #24
 8005aca:	3b0c      	subs	r3, #12
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ad2:	3310      	adds	r3, #16
 8005ad4:	601a      	str	r2, [r3, #0]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8005ad6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8005ada:	f103 0310 	add.w	r3, r3, #16
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	331f      	adds	r3, #31
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	061a      	lsls	r2, r3, #24
 8005ae6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8005aea:	f103 0310 	add.w	r3, r3, #16
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	331e      	adds	r3, #30
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	041b      	lsls	r3, r3, #16
 8005af6:	4313      	orrs	r3, r2
 8005af8:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005afc:	f102 0210 	add.w	r2, r2, #16
 8005b00:	6812      	ldr	r2, [r2, #0]
 8005b02:	321d      	adds	r2, #29
 8005b04:	7812      	ldrb	r2, [r2, #0]
 8005b06:	0212      	lsls	r2, r2, #8
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005b0e:	f102 0210 	add.w	r2, r2, #16
 8005b12:	6812      	ldr	r2, [r2, #0]
 8005b14:	321c      	adds	r2, #28
 8005b16:	7812      	ldrb	r2, [r2, #0]
 8005b18:	431a      	orrs	r2, r3
 8005b1a:	f107 0318 	add.w	r3, r7, #24
 8005b1e:	3b0c      	subs	r3, #12
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b26:	330c      	adds	r3, #12
 8005b28:	601a      	str	r2, [r3, #0]
			fp->fptr = 0;						/* File pointer */
 8005b2a:	f107 0318 	add.w	r3, r7, #24
 8005b2e:	3b0c      	subs	r3, #12
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b36:	3308      	adds	r3, #8
 8005b38:	2200      	movs	r2, #0
 8005b3a:	601a      	str	r2, [r3, #0]
			fp->dsect = 0;
 8005b3c:	f107 0318 	add.w	r3, r7, #24
 8005b40:	3b0c      	subs	r3, #12
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b48:	3318      	adds	r3, #24
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	601a      	str	r2, [r3, #0]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8005b4e:	f107 0318 	add.w	r3, r7, #24
 8005b52:	3b0c      	subs	r3, #12
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005b5a:	3304      	adds	r3, #4
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	601a      	str	r2, [r3, #0]
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8005b60:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005b64:	3b18      	subs	r3, #24
 8005b66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	f107 0318 	add.w	r3, r7, #24
 8005b70:	3b0c      	subs	r3, #12
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b78:	601a      	str	r2, [r3, #0]
			fp->id = fp->fs->id;
 8005b7a:	f107 0318 	add.w	r3, r7, #24
 8005b7e:	3b0c      	subs	r3, #12
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b8c:	3306      	adds	r3, #6
 8005b8e:	881a      	ldrh	r2, [r3, #0]
 8005b90:	f107 0318 	add.w	r3, r7, #24
 8005b94:	3b0c      	subs	r3, #12
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b9c:	3304      	adds	r3, #4
 8005b9e:	801a      	strh	r2, [r3, #0]
		}
	}

	LEAVE_FF(dj.fs, res);
 8005ba0:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8005ba4:	f103 0317 	add.w	r3, r3, #23
 8005ba8:	781b      	ldrb	r3, [r3, #0]
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	f507 5782 	add.w	r7, r7, #4160	; 0x1040
 8005bb0:	3718      	adds	r7, #24
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop

08005bb8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b08a      	sub	sp, #40	; 0x28
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	607a      	str	r2, [r7, #4]
 8005bc4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8005bd0:	68f8      	ldr	r0, [r7, #12]
 8005bd2:	f7ff fc2f 	bl	8005434 <validate>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8005bda:	7dfb      	ldrb	r3, [r7, #23]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d001      	beq.n	8005be4 <f_write+0x2c>
 8005be0:	7dfb      	ldrb	r3, [r7, #23]
 8005be2:	e258      	b.n	8006096 <f_write+0x4de>
	if (fp->err)							/* Check error */
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bea:	3307      	adds	r3, #7
 8005bec:	781b      	ldrb	r3, [r3, #0]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d005      	beq.n	8005bfe <f_write+0x46>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bf8:	3307      	adds	r3, #7
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	e24b      	b.n	8006096 <f_write+0x4de>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c04:	3306      	adds	r3, #6
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	f003 0302 	and.w	r3, r3, #2
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d101      	bne.n	8005c14 <f_write+0x5c>
		LEAVE_FF(fp->fs, FR_DENIED);
 8005c10:	2307      	movs	r3, #7
 8005c12:	e240      	b.n	8006096 <f_write+0x4de>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c1a:	3308      	adds	r3, #8
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	441a      	add	r2, r3
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c28:	3308      	adds	r3, #8
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	f080 8208 	bcs.w	8006042 <f_write+0x48a>
 8005c32:	2300      	movs	r3, #0
 8005c34:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8005c36:	e204      	b.n	8006042 <f_write+0x48a>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c3e:	3308      	adds	r3, #8
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c4e:	330a      	adds	r3, #10
 8005c50:	881b      	ldrh	r3, [r3, #0]
 8005c52:	fbb2 f1f3 	udiv	r1, r2, r3
 8005c56:	fb03 f301 	mul.w	r3, r3, r1
 8005c5a:	1ad3      	subs	r3, r2, r3
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f040 818d 	bne.w	8005f7c <f_write+0x3c4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c68:	3308      	adds	r3, #8
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c78:	330a      	adds	r3, #10
 8005c7a:	881b      	ldrh	r3, [r3, #0]
 8005c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c80:	b2da      	uxtb	r2, r3
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c8e:	3302      	adds	r3, #2
 8005c90:	781b      	ldrb	r3, [r3, #0]
 8005c92:	3b01      	subs	r3, #1
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	4013      	ands	r3, r2
 8005c98:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 8005c9a:	7dbb      	ldrb	r3, [r7, #22]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d167      	bne.n	8005d70 <f_write+0x1b8>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ca6:	3308      	adds	r3, #8
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d112      	bne.n	8005cd4 <f_write+0x11c>
					clst = fp->sclust;		/* Follow from the origin */
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cb4:	3310      	adds	r3, #16
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8005cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d129      	bne.n	8005d14 <f_write+0x15c>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2100      	movs	r1, #0
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f7fd fdfd 	bl	80038ca <create_chain>
 8005cd0:	6278      	str	r0, [r7, #36]	; 0x24
 8005cd2:	e01f      	b.n	8005d14 <f_write+0x15c>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8005cda:	3304      	adds	r3, #4
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d00a      	beq.n	8005cf8 <f_write+0x140>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ce8:	3308      	adds	r3, #8
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4619      	mov	r1, r3
 8005cee:	68f8      	ldr	r0, [r7, #12]
 8005cf0:	f7fd fe9c 	bl	8003a2c <clmt_clust>
 8005cf4:	6278      	str	r0, [r7, #36]	; 0x24
 8005cf6:	e00d      	b.n	8005d14 <f_write+0x15c>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d06:	3314      	adds	r3, #20
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4619      	mov	r1, r3
 8005d0c:	4610      	mov	r0, r2
 8005d0e:	f7fd fddc 	bl	80038ca <create_chain>
 8005d12:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8005d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	f000 8198 	beq.w	800604c <f_write+0x494>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8005d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d107      	bne.n	8005d32 <f_write+0x17a>
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d28:	3307      	adds	r3, #7
 8005d2a:	2202      	movs	r2, #2
 8005d2c:	701a      	strb	r2, [r3, #0]
 8005d2e:	2302      	movs	r3, #2
 8005d30:	e1b1      	b.n	8006096 <f_write+0x4de>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8005d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d38:	d107      	bne.n	8005d4a <f_write+0x192>
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d40:	3307      	adds	r3, #7
 8005d42:	2201      	movs	r2, #1
 8005d44:	701a      	strb	r2, [r3, #0]
 8005d46:	2301      	movs	r3, #1
 8005d48:	e1a5      	b.n	8006096 <f_write+0x4de>
				fp->clust = clst;			/* Update current cluster */
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d50:	3314      	adds	r3, #20
 8005d52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d54:	601a      	str	r2, [r3, #0]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d5c:	3310      	adds	r3, #16
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d105      	bne.n	8005d70 <f_write+0x1b8>
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d6a:	3310      	adds	r3, #16
 8005d6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d6e:	601a      	str	r2, [r3, #0]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d76:	3306      	adds	r3, #6
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d028      	beq.n	8005dd4 <f_write+0x21c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d8e:	3301      	adds	r3, #1
 8005d90:	7818      	ldrb	r0, [r3, #0]
 8005d92:	68f9      	ldr	r1, [r7, #12]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d9a:	3318      	adds	r3, #24
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	2301      	movs	r3, #1
 8005da0:	f7fc fed2 	bl	8002b48 <disk_write>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d007      	beq.n	8005dba <f_write+0x202>
					ABORT(fp->fs, FR_DISK_ERR);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005db0:	3307      	adds	r3, #7
 8005db2:	2201      	movs	r2, #1
 8005db4:	701a      	strb	r2, [r3, #0]
 8005db6:	2301      	movs	r3, #1
 8005db8:	e16d      	b.n	8006096 <f_write+0x4de>
				fp->flag &= ~FA__DIRTY;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005dc0:	3306      	adds	r3, #6
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dc8:	b2da      	uxtb	r2, r3
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005dd0:	3306      	adds	r3, #6
 8005dd2:	701a      	strb	r2, [r3, #0]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005de2:	3314      	adds	r3, #20
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4619      	mov	r1, r3
 8005de8:	4610      	mov	r0, r2
 8005dea:	f7fd fa80 	bl	80032ee <clust2sect>
 8005dee:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d107      	bne.n	8005e06 <f_write+0x24e>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005dfc:	3307      	adds	r3, #7
 8005dfe:	2202      	movs	r2, #2
 8005e00:	701a      	strb	r2, [r3, #0]
 8005e02:	2302      	movs	r3, #2
 8005e04:	e147      	b.n	8006096 <f_write+0x4de>
			sect += csect;
 8005e06:	7dbb      	ldrb	r3, [r7, #22]
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e1a:	330a      	adds	r3, #10
 8005e1c:	881b      	ldrh	r3, [r3, #0]
 8005e1e:	461a      	mov	r2, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e26:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d074      	beq.n	8005f18 <f_write+0x360>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8005e2e:	7dba      	ldrb	r2, [r7, #22]
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	441a      	add	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e40:	3302      	adds	r3, #2
 8005e42:	781b      	ldrb	r3, [r3, #0]
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d90b      	bls.n	8005e60 <f_write+0x2a8>
					cc = fp->fs->csize - csect;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e54:	3302      	adds	r3, #2
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	461a      	mov	r2, r3
 8005e5a:	7dbb      	ldrb	r3, [r7, #22]
 8005e5c:	1ad3      	subs	r3, r2, r3
 8005e5e:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	7818      	ldrb	r0, [r3, #0]
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	693a      	ldr	r2, [r7, #16]
 8005e74:	69b9      	ldr	r1, [r7, #24]
 8005e76:	f7fc fe67 	bl	8002b48 <disk_write>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d007      	beq.n	8005e90 <f_write+0x2d8>
					ABORT(fp->fs, FR_DISK_ERR);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e86:	3307      	adds	r3, #7
 8005e88:	2201      	movs	r2, #1
 8005e8a:	701a      	strb	r2, [r3, #0]
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e102      	b.n	8006096 <f_write+0x4de>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e96:	3318      	adds	r3, #24
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	1ad2      	subs	r2, r2, r3
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d22b      	bcs.n	8005efc <f_write+0x344>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8005ea4:	68f8      	ldr	r0, [r7, #12]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005eac:	3318      	adds	r3, #24
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	1ad2      	subs	r2, r2, r3
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ec0:	330a      	adds	r3, #10
 8005ec2:	881b      	ldrh	r3, [r3, #0]
 8005ec4:	fb03 f302 	mul.w	r3, r3, r2
 8005ec8:	69ba      	ldr	r2, [r7, #24]
 8005eca:	18d1      	adds	r1, r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ed8:	330a      	adds	r3, #10
 8005eda:	881b      	ldrh	r3, [r3, #0]
 8005edc:	461a      	mov	r2, r3
 8005ede:	f7fc fe71 	bl	8002bc4 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ee8:	3306      	adds	r3, #6
 8005eea:	781b      	ldrb	r3, [r3, #0]
 8005eec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ef0:	b2da      	uxtb	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ef8:	3306      	adds	r3, #6
 8005efa:	701a      	strb	r2, [r3, #0]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f08:	330a      	adds	r3, #10
 8005f0a:	881b      	ldrh	r3, [r3, #0]
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	fb03 f302 	mul.w	r3, r3, r2
 8005f14:	623b      	str	r3, [r7, #32]
				continue;
 8005f16:	e07a      	b.n	800600e <f_write+0x456>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f1e:	3318      	adds	r3, #24
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d023      	beq.n	8005f70 <f_write+0x3b8>
				if (fp->fptr < fp->fsize &&
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f2e:	3308      	adds	r3, #8
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f38:	330c      	adds	r3, #12
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d217      	bcs.n	8005f70 <f_write+0x3b8>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f4c:	3301      	adds	r3, #1
 8005f4e:	7818      	ldrb	r0, [r3, #0]
 8005f50:	68f9      	ldr	r1, [r7, #12]
 8005f52:	2301      	movs	r3, #1
 8005f54:	693a      	ldr	r2, [r7, #16]
 8005f56:	f7fc fdd7 	bl	8002b08 <disk_read>
 8005f5a:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d007      	beq.n	8005f70 <f_write+0x3b8>
						ABORT(fp->fs, FR_DISK_ERR);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f66:	3307      	adds	r3, #7
 8005f68:	2201      	movs	r2, #1
 8005f6a:	701a      	strb	r2, [r3, #0]
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e092      	b.n	8006096 <f_write+0x4de>
			}
#endif
			fp->dsect = sect;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f76:	3318      	adds	r3, #24
 8005f78:	693a      	ldr	r2, [r7, #16]
 8005f7a:	601a      	str	r2, [r3, #0]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f88:	330a      	adds	r3, #10
 8005f8a:	881b      	ldrh	r3, [r3, #0]
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f94:	3308      	adds	r3, #8
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fa4:	330a      	adds	r3, #10
 8005fa6:	881b      	ldrh	r3, [r3, #0]
 8005fa8:	fbb2 f1f3 	udiv	r1, r2, r3
 8005fac:	fb03 f301 	mul.w	r3, r3, r1
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	1ac3      	subs	r3, r0, r3
 8005fb4:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8005fb6:	6a3a      	ldr	r2, [r7, #32]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d901      	bls.n	8005fc2 <f_write+0x40a>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fc8:	3308      	adds	r3, #8
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fd8:	330a      	adds	r3, #10
 8005fda:	881b      	ldrh	r3, [r3, #0]
 8005fdc:	fbb2 f1f3 	udiv	r1, r2, r3
 8005fe0:	fb03 f301 	mul.w	r3, r3, r1
 8005fe4:	1ad3      	subs	r3, r2, r3
 8005fe6:	68fa      	ldr	r2, [r7, #12]
 8005fe8:	4413      	add	r3, r2
 8005fea:	6a3a      	ldr	r2, [r7, #32]
 8005fec:	69b9      	ldr	r1, [r7, #24]
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f7fc fde8 	bl	8002bc4 <mem_cpy>
		fp->flag |= FA__DIRTY;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ffa:	3306      	adds	r3, #6
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006002:	b2da      	uxtb	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800600a:	3306      	adds	r3, #6
 800600c:	701a      	strb	r2, [r3, #0]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800600e:	69ba      	ldr	r2, [r7, #24]
 8006010:	6a3b      	ldr	r3, [r7, #32]
 8006012:	4413      	add	r3, r2
 8006014:	61bb      	str	r3, [r7, #24]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800601c:	3308      	adds	r3, #8
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	6a3b      	ldr	r3, [r7, #32]
 8006022:	441a      	add	r2, r3
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800602a:	3308      	adds	r3, #8
 800602c:	601a      	str	r2, [r3, #0]
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	6a3b      	ldr	r3, [r7, #32]
 8006034:	441a      	add	r2, r3
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	601a      	str	r2, [r3, #0]
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	6a3b      	ldr	r3, [r7, #32]
 800603e:	1ad3      	subs	r3, r2, r3
 8006040:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2b00      	cmp	r3, #0
 8006046:	f47f adf7 	bne.w	8005c38 <f_write+0x80>
 800604a:	e000      	b.n	800604e <f_write+0x496>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800604c:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006054:	3308      	adds	r3, #8
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800605e:	330c      	adds	r3, #12
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	429a      	cmp	r2, r3
 8006064:	d909      	bls.n	800607a <f_write+0x4c2>
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800606c:	3308      	adds	r3, #8
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006076:	330c      	adds	r3, #12
 8006078:	601a      	str	r2, [r3, #0]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006080:	3306      	adds	r3, #6
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	f043 0320 	orr.w	r3, r3, #32
 8006088:	b2da      	uxtb	r2, r3
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006090:	3306      	adds	r3, #6
 8006092:	701a      	strb	r2, [r3, #0]

	LEAVE_FF(fp->fs, FR_OK);
 8006094:	2300      	movs	r3, #0
}
 8006096:	4618      	mov	r0, r3
 8006098:	3728      	adds	r7, #40	; 0x28
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}

0800609e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800609e:	b580      	push	{r7, lr}
 80060a0:	b086      	sub	sp, #24
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f7ff f9c4 	bl	8005434 <validate>
 80060ac:	4603      	mov	r3, r0
 80060ae:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80060b0:	7dfb      	ldrb	r3, [r7, #23]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	f040 80d0 	bne.w	8006258 <f_sync+0x1ba>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80060be:	3306      	adds	r3, #6
 80060c0:	781b      	ldrb	r3, [r3, #0]
 80060c2:	f003 0320 	and.w	r3, r3, #32
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	f000 80c6 	beq.w	8006258 <f_sync+0x1ba>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80060d2:	3306      	adds	r3, #6
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d022      	beq.n	8006124 <f_sync+0x86>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80060ea:	3301      	adds	r3, #1
 80060ec:	7818      	ldrb	r0, [r3, #0]
 80060ee:	6879      	ldr	r1, [r7, #4]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80060f6:	3318      	adds	r3, #24
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	2301      	movs	r3, #1
 80060fc:	f7fc fd24 	bl	8002b48 <disk_write>
 8006100:	4603      	mov	r3, r0
 8006102:	2b00      	cmp	r3, #0
 8006104:	d001      	beq.n	800610a <f_sync+0x6c>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8006106:	2301      	movs	r3, #1
 8006108:	e0a7      	b.n	800625a <f_sync+0x1bc>
				fp->flag &= ~FA__DIRTY;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006110:	3306      	adds	r3, #6
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006118:	b2da      	uxtb	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006120:	3306      	adds	r3, #6
 8006122:	701a      	strb	r2, [r3, #0]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006132:	331c      	adds	r3, #28
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4619      	mov	r1, r3
 8006138:	4610      	mov	r0, r2
 800613a:	f7fc ffd5 	bl	80030e8 <move_window>
 800613e:	4603      	mov	r3, r0
 8006140:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8006142:	7dfb      	ldrb	r3, [r7, #23]
 8006144:	2b00      	cmp	r3, #0
 8006146:	f040 8087 	bne.w	8006258 <f_sync+0x1ba>
				dir = fp->dir_ptr;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	330b      	adds	r3, #11
 8006158:	693a      	ldr	r2, [r7, #16]
 800615a:	320b      	adds	r2, #11
 800615c:	7812      	ldrb	r2, [r2, #0]
 800615e:	f042 0220 	orr.w	r2, r2, #32
 8006162:	b2d2      	uxtb	r2, r2
 8006164:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	f103 021c 	add.w	r2, r3, #28
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006172:	330c      	adds	r3, #12
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	b2db      	uxtb	r3, r3
 8006178:	7013      	strb	r3, [r2, #0]
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	f103 021d 	add.w	r2, r3, #29
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006186:	330c      	adds	r3, #12
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	b29b      	uxth	r3, r3
 800618c:	0a1b      	lsrs	r3, r3, #8
 800618e:	b29b      	uxth	r3, r3
 8006190:	b2db      	uxtb	r3, r3
 8006192:	7013      	strb	r3, [r2, #0]
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	f103 021e 	add.w	r2, r3, #30
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061a0:	330c      	adds	r3, #12
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	0c1b      	lsrs	r3, r3, #16
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	7013      	strb	r3, [r2, #0]
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	f103 021f 	add.w	r2, r3, #31
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061b6:	330c      	adds	r3, #12
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	0e1b      	lsrs	r3, r3, #24
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	7013      	strb	r3, [r2, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061c6:	3310      	adds	r3, #16
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4619      	mov	r1, r3
 80061cc:	6938      	ldr	r0, [r7, #16]
 80061ce:	f7fd ff2c 	bl	800402a <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 80061d2:	f000 f945 	bl	8006460 <get_fattime>
 80061d6:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	3316      	adds	r3, #22
 80061dc:	68fa      	ldr	r2, [r7, #12]
 80061de:	b2d2      	uxtb	r2, r2
 80061e0:	701a      	strb	r2, [r3, #0]
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	3317      	adds	r3, #23
 80061e6:	68fa      	ldr	r2, [r7, #12]
 80061e8:	b292      	uxth	r2, r2
 80061ea:	0a12      	lsrs	r2, r2, #8
 80061ec:	b292      	uxth	r2, r2
 80061ee:	b2d2      	uxtb	r2, r2
 80061f0:	701a      	strb	r2, [r3, #0]
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	3318      	adds	r3, #24
 80061f6:	68fa      	ldr	r2, [r7, #12]
 80061f8:	0c12      	lsrs	r2, r2, #16
 80061fa:	b2d2      	uxtb	r2, r2
 80061fc:	701a      	strb	r2, [r3, #0]
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	3319      	adds	r3, #25
 8006202:	68fa      	ldr	r2, [r7, #12]
 8006204:	0e12      	lsrs	r2, r2, #24
 8006206:	b2d2      	uxtb	r2, r2
 8006208:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	3312      	adds	r3, #18
 800620e:	2200      	movs	r2, #0
 8006210:	701a      	strb	r2, [r3, #0]
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	3313      	adds	r3, #19
 8006216:	2200      	movs	r2, #0
 8006218:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006220:	3306      	adds	r3, #6
 8006222:	781b      	ldrb	r3, [r3, #0]
 8006224:	f023 0320 	bic.w	r3, r3, #32
 8006228:	b2da      	uxtb	r2, r3
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006230:	3306      	adds	r3, #6
 8006232:	701a      	strb	r2, [r3, #0]
				fp->fs->wflag = 1;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006240:	3304      	adds	r3, #4
 8006242:	2201      	movs	r2, #1
 8006244:	701a      	strb	r2, [r3, #0]
				res = sync_fs(fp->fs);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4618      	mov	r0, r3
 8006250:	f7fc ff7e 	bl	8003150 <sync_fs>
 8006254:	4603      	mov	r3, r0
 8006256:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8006258:	7dfb      	ldrb	r3, [r7, #23]
}
 800625a:	4618      	mov	r0, r3
 800625c:	3718      	adds	r7, #24
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}

08006262 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8006262:	b580      	push	{r7, lr}
 8006264:	b084      	sub	sp, #16
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7ff ff17 	bl	800609e <f_sync>
 8006270:	4603      	mov	r3, r0
 8006272:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8006274:	7bfb      	ldrb	r3, [r7, #15]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d119      	bne.n	80062ae <f_close+0x4c>
#endif
	{
		res = validate(fp);				/* Lock volume */
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f7ff f8da 	bl	8005434 <validate>
 8006280:	4603      	mov	r3, r0
 8006282:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006284:	7bfb      	ldrb	r3, [r7, #15]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d111      	bne.n	80062ae <f_close+0x4c>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006290:	3308      	adds	r3, #8
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4618      	mov	r0, r3
 8006296:	f7fc fe61 	bl	8002f5c <dec_lock>
 800629a:	4603      	mov	r3, r0
 800629c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800629e:	7bfb      	ldrb	r3, [r7, #15]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d104      	bne.n	80062ae <f_close+0x4c>
#endif
				fp->fs = 0;				/* Invalidate file object */
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062aa:	2200      	movs	r2, #0
 80062ac:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80062ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3710      	adds	r7, #16
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}

080062b8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b087      	sub	sp, #28
 80062bc:	af00      	add	r7, sp, #0
 80062be:	60f8      	str	r0, [r7, #12]
 80062c0:	60b9      	str	r1, [r7, #8]
 80062c2:	4613      	mov	r3, r2
 80062c4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80062c6:	2301      	movs	r3, #1
 80062c8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80062ca:	2300      	movs	r3, #0
 80062cc:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 80062ce:	4b1e      	ldr	r3, [pc, #120]	; (8006348 <FATFS_LinkDriverEx+0x90>)
 80062d0:	7a5b      	ldrb	r3, [r3, #9]
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d831      	bhi.n	800633c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80062d8:	4b1b      	ldr	r3, [pc, #108]	; (8006348 <FATFS_LinkDriverEx+0x90>)
 80062da:	7a5b      	ldrb	r3, [r3, #9]
 80062dc:	b2db      	uxtb	r3, r3
 80062de:	461a      	mov	r2, r3
 80062e0:	4b19      	ldr	r3, [pc, #100]	; (8006348 <FATFS_LinkDriverEx+0x90>)
 80062e2:	2100      	movs	r1, #0
 80062e4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 80062e6:	4b18      	ldr	r3, [pc, #96]	; (8006348 <FATFS_LinkDriverEx+0x90>)
 80062e8:	7a5b      	ldrb	r3, [r3, #9]
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	4a16      	ldr	r2, [pc, #88]	; (8006348 <FATFS_LinkDriverEx+0x90>)
 80062ee:	009b      	lsls	r3, r3, #2
 80062f0:	4413      	add	r3, r2
 80062f2:	68fa      	ldr	r2, [r7, #12]
 80062f4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 80062f6:	4b14      	ldr	r3, [pc, #80]	; (8006348 <FATFS_LinkDriverEx+0x90>)
 80062f8:	7a5b      	ldrb	r3, [r3, #9]
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	461a      	mov	r2, r3
 80062fe:	4b12      	ldr	r3, [pc, #72]	; (8006348 <FATFS_LinkDriverEx+0x90>)
 8006300:	4413      	add	r3, r2
 8006302:	79fa      	ldrb	r2, [r7, #7]
 8006304:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8006306:	4b10      	ldr	r3, [pc, #64]	; (8006348 <FATFS_LinkDriverEx+0x90>)
 8006308:	7a5b      	ldrb	r3, [r3, #9]
 800630a:	b2db      	uxtb	r3, r3
 800630c:	1c5a      	adds	r2, r3, #1
 800630e:	b2d1      	uxtb	r1, r2
 8006310:	4a0d      	ldr	r2, [pc, #52]	; (8006348 <FATFS_LinkDriverEx+0x90>)
 8006312:	7251      	strb	r1, [r2, #9]
 8006314:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8006316:	7dbb      	ldrb	r3, [r7, #22]
 8006318:	3330      	adds	r3, #48	; 0x30
 800631a:	b2da      	uxtb	r2, r3
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	3301      	adds	r3, #1
 8006324:	223a      	movs	r2, #58	; 0x3a
 8006326:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	3302      	adds	r3, #2
 800632c:	222f      	movs	r2, #47	; 0x2f
 800632e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	3303      	adds	r3, #3
 8006334:	2200      	movs	r2, #0
 8006336:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006338:	2300      	movs	r3, #0
 800633a:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800633c:	7dfb      	ldrb	r3, [r7, #23]
}
 800633e:	4618      	mov	r0, r3
 8006340:	371c      	adds	r7, #28
 8006342:	46bd      	mov	sp, r7
 8006344:	bc80      	pop	{r7}
 8006346:	4770      	bx	lr
 8006348:	2000028c 	.word	0x2000028c

0800634c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006356:	2200      	movs	r2, #0
 8006358:	6839      	ldr	r1, [r7, #0]
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f7ff ffac 	bl	80062b8 <FATFS_LinkDriverEx>
 8006360:	4603      	mov	r3, r0
}
 8006362:	4618      	mov	r0, r3
 8006364:	3708      	adds	r7, #8
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
	...

0800636c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 800636c:	b480      	push	{r7}
 800636e:	b085      	sub	sp, #20
 8006370:	af00      	add	r7, sp, #0
 8006372:	4603      	mov	r3, r0
 8006374:	6039      	str	r1, [r7, #0]
 8006376:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8006378:	88fb      	ldrh	r3, [r7, #6]
 800637a:	2b7f      	cmp	r3, #127	; 0x7f
 800637c:	d802      	bhi.n	8006384 <ff_convert+0x18>
		c = chr;
 800637e:	88fb      	ldrh	r3, [r7, #6]
 8006380:	81fb      	strh	r3, [r7, #14]
 8006382:	e025      	b.n	80063d0 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00b      	beq.n	80063a2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800638a:	88fb      	ldrh	r3, [r7, #6]
 800638c:	2bff      	cmp	r3, #255	; 0xff
 800638e:	d805      	bhi.n	800639c <ff_convert+0x30>
 8006390:	88fb      	ldrh	r3, [r7, #6]
 8006392:	3b80      	subs	r3, #128	; 0x80
 8006394:	4a11      	ldr	r2, [pc, #68]	; (80063dc <ff_convert+0x70>)
 8006396:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800639a:	e000      	b.n	800639e <ff_convert+0x32>
 800639c:	2300      	movs	r3, #0
 800639e:	81fb      	strh	r3, [r7, #14]
 80063a0:	e016      	b.n	80063d0 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 80063a2:	2300      	movs	r3, #0
 80063a4:	81fb      	strh	r3, [r7, #14]
 80063a6:	e009      	b.n	80063bc <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80063a8:	89fb      	ldrh	r3, [r7, #14]
 80063aa:	4a0c      	ldr	r2, [pc, #48]	; (80063dc <ff_convert+0x70>)
 80063ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063b0:	88fa      	ldrh	r2, [r7, #6]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d006      	beq.n	80063c4 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80063b6:	89fb      	ldrh	r3, [r7, #14]
 80063b8:	3301      	adds	r3, #1
 80063ba:	81fb      	strh	r3, [r7, #14]
 80063bc:	89fb      	ldrh	r3, [r7, #14]
 80063be:	2b7f      	cmp	r3, #127	; 0x7f
 80063c0:	d9f2      	bls.n	80063a8 <ff_convert+0x3c>
 80063c2:	e000      	b.n	80063c6 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80063c4:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80063c6:	89fb      	ldrh	r3, [r7, #14]
 80063c8:	3380      	adds	r3, #128	; 0x80
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80063d0:	89fb      	ldrh	r3, [r7, #14]
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3714      	adds	r7, #20
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bc80      	pop	{r7}
 80063da:	4770      	bx	lr
 80063dc:	08007a18 	.word	0x08007a18

080063e0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b085      	sub	sp, #20
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	4603      	mov	r3, r0
 80063e8:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 80063ea:	2300      	movs	r3, #0
 80063ec:	60fb      	str	r3, [r7, #12]
 80063ee:	e002      	b.n	80063f6 <ff_wtoupper+0x16>
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	3301      	adds	r3, #1
 80063f4:	60fb      	str	r3, [r7, #12]
 80063f6:	4a0f      	ldr	r2, [pc, #60]	; (8006434 <ff_wtoupper+0x54>)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d006      	beq.n	8006410 <ff_wtoupper+0x30>
 8006402:	4a0c      	ldr	r2, [pc, #48]	; (8006434 <ff_wtoupper+0x54>)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800640a:	88fa      	ldrh	r2, [r7, #6]
 800640c:	429a      	cmp	r2, r3
 800640e:	d1ef      	bne.n	80063f0 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 8006410:	4a08      	ldr	r2, [pc, #32]	; (8006434 <ff_wtoupper+0x54>)
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d004      	beq.n	8006426 <ff_wtoupper+0x46>
 800641c:	4a06      	ldr	r2, [pc, #24]	; (8006438 <ff_wtoupper+0x58>)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006424:	e000      	b.n	8006428 <ff_wtoupper+0x48>
 8006426:	88fb      	ldrh	r3, [r7, #6]
}
 8006428:	4618      	mov	r0, r3
 800642a:	3714      	adds	r7, #20
 800642c:	46bd      	mov	sp, r7
 800642e:	bc80      	pop	{r7}
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	08007b18 	.word	0x08007b18
 8006438:	08007cf8 	.word	0x08007cf8

0800643c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800643c:	b580      	push	{r7, lr}
 800643e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006440:	4904      	ldr	r1, [pc, #16]	; (8006454 <MX_FATFS_Init+0x18>)
 8006442:	4805      	ldr	r0, [pc, #20]	; (8006458 <MX_FATFS_Init+0x1c>)
 8006444:	f7ff ff82 	bl	800634c <FATFS_LinkDriver>
 8006448:	4603      	mov	r3, r0
 800644a:	461a      	mov	r2, r3
 800644c:	4b03      	ldr	r3, [pc, #12]	; (800645c <MX_FATFS_Init+0x20>)
 800644e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8006450:	bf00      	nop
 8006452:	bd80      	pop	{r7, pc}
 8006454:	200002ac 	.word	0x200002ac
 8006458:	2000003c 	.word	0x2000003c
 800645c:	200002b0 	.word	0x200002b0

08006460 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006460:	b480      	push	{r7}
 8006462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006464:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 8006466:	4618      	mov	r0, r3
 8006468:	46bd      	mov	sp, r7
 800646a:	bc80      	pop	{r7}
 800646c:	4770      	bx	lr
	...

08006470 <SELECT>:
static uint8_t PowerFlag = 0;                           /* Power condition Flag */


/* SPI Chip Select */
static void SELECT(void)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8006474:	2200      	movs	r2, #0
 8006476:	2101      	movs	r1, #1
 8006478:	4802      	ldr	r0, [pc, #8]	; (8006484 <SELECT+0x14>)
 800647a:	f7fa ff07 	bl	800128c <HAL_GPIO_WritePin>
}
 800647e:	bf00      	nop
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	40010c00 	.word	0x40010c00

08006488 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 800648c:	2201      	movs	r2, #1
 800648e:	2101      	movs	r1, #1
 8006490:	4802      	ldr	r0, [pc, #8]	; (800649c <DESELECT+0x14>)
 8006492:	f7fa fefb 	bl	800128c <HAL_GPIO_WritePin>
}
 8006496:	bf00      	nop
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	40010c00 	.word	0x40010c00

080064a0 <SPI_TxByte>:

/* SPI Transmit*/
static void SPI_TxByte(BYTE data)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	4603      	mov	r3, r0
 80064a8:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80064aa:	bf00      	nop
 80064ac:	4808      	ldr	r0, [pc, #32]	; (80064d0 <SPI_TxByte+0x30>)
 80064ae:	f7fb fed7 	bl	8002260 <HAL_SPI_GetState>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	d1f9      	bne.n	80064ac <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 80064b8:	1df9      	adds	r1, r7, #7
 80064ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80064be:	2201      	movs	r2, #1
 80064c0:	4803      	ldr	r0, [pc, #12]	; (80064d0 <SPI_TxByte+0x30>)
 80064c2:	f7fb fbfb 	bl	8001cbc <HAL_SPI_Transmit>
}
 80064c6:	bf00      	nop
 80064c8:	3708      	adds	r7, #8
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	200037ac 	.word	0x200037ac

080064d4 <SPI_RxByte>:

/* SPI Data send / receive return type function */
static uint8_t SPI_RxByte(void)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 80064da:	23ff      	movs	r3, #255	; 0xff
 80064dc:	71fb      	strb	r3, [r7, #7]
  data = 0;
 80064de:	2300      	movs	r3, #0
 80064e0:	71bb      	strb	r3, [r7, #6]
  
  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 80064e2:	bf00      	nop
 80064e4:	4809      	ldr	r0, [pc, #36]	; (800650c <SPI_RxByte+0x38>)
 80064e6:	f7fb febb 	bl	8002260 <HAL_SPI_GetState>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d1f9      	bne.n	80064e4 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 80064f0:	1dba      	adds	r2, r7, #6
 80064f2:	1df9      	adds	r1, r7, #7
 80064f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80064f8:	9300      	str	r3, [sp, #0]
 80064fa:	2301      	movs	r3, #1
 80064fc:	4803      	ldr	r0, [pc, #12]	; (800650c <SPI_RxByte+0x38>)
 80064fe:	f7fb fd0f 	bl	8001f20 <HAL_SPI_TransmitReceive>
  
  return data;
 8006502:	79bb      	ldrb	r3, [r7, #6]
}
 8006504:	4618      	mov	r0, r3
 8006506:	3708      	adds	r7, #8
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}
 800650c:	200037ac 	.word	0x200037ac

08006510 <SPI_RxBytePtr>:

/* SPI Data send / receive pointer type function*/
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b082      	sub	sp, #8
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8006518:	f7ff ffdc 	bl	80064d4 <SPI_RxByte>
 800651c:	4603      	mov	r3, r0
 800651e:	461a      	mov	r2, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	701a      	strb	r2, [r3, #0]
}
 8006524:	bf00      	nop
 8006526:	3708      	adds	r7, #8
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <SD_ReadyWait>:

/* SD CARD Ready wait */
static uint8_t SD_ReadyWait(void) 
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b082      	sub	sp, #8
 8006530:	af00      	add	r7, sp, #0
  uint8_t res;
  
  /* 500ms Counter preparation*/
  Timer2 = 50;
 8006532:	4b0b      	ldr	r3, [pc, #44]	; (8006560 <SD_ReadyWait+0x34>)
 8006534:	2232      	movs	r2, #50	; 0x32
 8006536:	701a      	strb	r2, [r3, #0]

  SPI_RxByte();
 8006538:	f7ff ffcc 	bl	80064d4 <SPI_RxByte>
  
  do
  {
    /* 0xFF SPI communication until a value is received */
    res = SPI_RxByte();
 800653c:	f7ff ffca 	bl	80064d4 <SPI_RxByte>
 8006540:	4603      	mov	r3, r0
 8006542:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8006544:	79fb      	ldrb	r3, [r7, #7]
 8006546:	2bff      	cmp	r3, #255	; 0xff
 8006548:	d004      	beq.n	8006554 <SD_ReadyWait+0x28>
 800654a:	4b05      	ldr	r3, [pc, #20]	; (8006560 <SD_ReadyWait+0x34>)
 800654c:	781b      	ldrb	r3, [r3, #0]
 800654e:	b2db      	uxtb	r3, r3
 8006550:	2b00      	cmp	r3, #0
 8006552:	d1f3      	bne.n	800653c <SD_ReadyWait+0x10>
  
  return res;
 8006554:	79fb      	ldrb	r3, [r7, #7]
}
 8006556:	4618      	mov	r0, r3
 8006558:	3708      	adds	r7, #8
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}
 800655e:	bf00      	nop
 8006560:	200048fc 	.word	0x200048fc

08006564 <SD_PowerOn>:

/*Power on*/
static void SD_PowerOn(void) 
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b086      	sub	sp, #24
 8006568:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 800656a:	f641 73ff 	movw	r3, #8191	; 0x1fff
 800656e:	617b      	str	r3, [r7, #20]
  

  DESELECT();
 8006570:	f7ff ff8a 	bl	8006488 <DESELECT>
  
  for(int i = 0; i < 10; i++)
 8006574:	2300      	movs	r3, #0
 8006576:	613b      	str	r3, [r7, #16]
 8006578:	e005      	b.n	8006586 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 800657a:	20ff      	movs	r0, #255	; 0xff
 800657c:	f7ff ff90 	bl	80064a0 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	3301      	adds	r3, #1
 8006584:	613b      	str	r3, [r7, #16]
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	2b09      	cmp	r3, #9
 800658a:	ddf6      	ble.n	800657a <SD_PowerOn+0x16>
  }
  
  /* SPI Chips Select */
  SELECT();
 800658c:	f7ff ff70 	bl	8006470 <SELECT>
  
  /*  GO_IDLE_STATE State transitions*/
  cmd_arg[0] = (CMD0 | 0x40);
 8006590:	2340      	movs	r3, #64	; 0x40
 8006592:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8006594:	2300      	movs	r3, #0
 8006596:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8006598:	2300      	movs	r3, #0
 800659a:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 800659c:	2300      	movs	r3, #0
 800659e:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 80065a0:	2300      	movs	r3, #0
 80065a2:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 80065a4:	2395      	movs	r3, #149	; 0x95
 80065a6:	727b      	strb	r3, [r7, #9]
  
  /* Command transmission*/
  for (int i = 0; i < 6; i++)
 80065a8:	2300      	movs	r3, #0
 80065aa:	60fb      	str	r3, [r7, #12]
 80065ac:	e009      	b.n	80065c2 <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 80065ae:	1d3a      	adds	r2, r7, #4
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	4413      	add	r3, r2
 80065b4:	781b      	ldrb	r3, [r3, #0]
 80065b6:	4618      	mov	r0, r3
 80065b8:	f7ff ff72 	bl	80064a0 <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	3301      	adds	r3, #1
 80065c0:	60fb      	str	r3, [r7, #12]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2b05      	cmp	r3, #5
 80065c6:	ddf2      	ble.n	80065ae <SD_PowerOn+0x4a>
  }
  
  /* Answer waiting*/
  while ((SPI_RxByte() != 0x01) && Count)
 80065c8:	e002      	b.n	80065d0 <SD_PowerOn+0x6c>
  {
    Count--;
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	3b01      	subs	r3, #1
 80065ce:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 80065d0:	f7ff ff80 	bl	80064d4 <SPI_RxByte>
 80065d4:	4603      	mov	r3, r0
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d002      	beq.n	80065e0 <SD_PowerOn+0x7c>
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d1f4      	bne.n	80065ca <SD_PowerOn+0x66>
  }
  
  DESELECT();
 80065e0:	f7ff ff52 	bl	8006488 <DESELECT>
  SPI_TxByte(0XFF);
 80065e4:	20ff      	movs	r0, #255	; 0xff
 80065e6:	f7ff ff5b 	bl	80064a0 <SPI_TxByte>
  
  PowerFlag = 1;
 80065ea:	4b03      	ldr	r3, [pc, #12]	; (80065f8 <SD_PowerOn+0x94>)
 80065ec:	2201      	movs	r2, #1
 80065ee:	701a      	strb	r2, [r3, #0]
}
 80065f0:	bf00      	nop
 80065f2:	3718      	adds	r7, #24
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}
 80065f8:	20000299 	.word	0x20000299

080065fc <SD_PowerOff>:

/*   */
static void SD_PowerOff(void) 
{
 80065fc:	b480      	push	{r7}
 80065fe:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8006600:	4b03      	ldr	r3, [pc, #12]	; (8006610 <SD_PowerOff+0x14>)
 8006602:	2200      	movs	r2, #0
 8006604:	701a      	strb	r2, [r3, #0]
}
 8006606:	bf00      	nop
 8006608:	46bd      	mov	sp, r7
 800660a:	bc80      	pop	{r7}
 800660c:	4770      	bx	lr
 800660e:	bf00      	nop
 8006610:	20000299 	.word	0x20000299

08006614 <SD_CheckPower>:

/*    */
static uint8_t SD_CheckPower(void) 
{
 8006614:	b480      	push	{r7}
 8006616:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8006618:	4b02      	ldr	r3, [pc, #8]	; (8006624 <SD_CheckPower+0x10>)
 800661a:	781b      	ldrb	r3, [r3, #0]
}
 800661c:	4618      	mov	r0, r3
 800661e:	46bd      	mov	sp, r7
 8006620:	bc80      	pop	{r7}
 8006622:	4770      	bx	lr
 8006624:	20000299 	.word	0x20000299

08006628 <SD_RxDataBlock>:

/*    */
static bool SD_RxDataBlock(BYTE *buff, UINT btr) 
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  uint8_t token;
  
  /* 100ms  */
  Timer1 = 10;
 8006632:	4b17      	ldr	r3, [pc, #92]	; (8006690 <SD_RxDataBlock+0x68>)
 8006634:	220a      	movs	r2, #10
 8006636:	701a      	strb	r2, [r3, #0]

  /*   */		
  do 
  {    
    token = SPI_RxByte();
 8006638:	f7ff ff4c 	bl	80064d4 <SPI_RxByte>
 800663c:	4603      	mov	r3, r0
 800663e:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8006640:	7bfb      	ldrb	r3, [r7, #15]
 8006642:	2bff      	cmp	r3, #255	; 0xff
 8006644:	d104      	bne.n	8006650 <SD_RxDataBlock+0x28>
 8006646:	4b12      	ldr	r3, [pc, #72]	; (8006690 <SD_RxDataBlock+0x68>)
 8006648:	781b      	ldrb	r3, [r3, #0]
 800664a:	b2db      	uxtb	r3, r3
 800664c:	2b00      	cmp	r3, #0
 800664e:	d1f3      	bne.n	8006638 <SD_RxDataBlock+0x10>
  
  /* 0xFE  Token     */
  if(token != 0xFE)
 8006650:	7bfb      	ldrb	r3, [r7, #15]
 8006652:	2bfe      	cmp	r3, #254	; 0xfe
 8006654:	d001      	beq.n	800665a <SD_RxDataBlock+0x32>
    return FALSE;
 8006656:	2300      	movs	r3, #0
 8006658:	e016      	b.n	8006688 <SD_RxDataBlock+0x60>
  
  /*    */
  do 
  {     
    SPI_RxBytePtr(buff++);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	1c5a      	adds	r2, r3, #1
 800665e:	607a      	str	r2, [r7, #4]
 8006660:	4618      	mov	r0, r3
 8006662:	f7ff ff55 	bl	8006510 <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	1c5a      	adds	r2, r3, #1
 800666a:	607a      	str	r2, [r7, #4]
 800666c:	4618      	mov	r0, r3
 800666e:	f7ff ff4f 	bl	8006510 <SPI_RxBytePtr>
  } while(btr -= 2);
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	3b02      	subs	r3, #2
 8006676:	603b      	str	r3, [r7, #0]
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d1ed      	bne.n	800665a <SD_RxDataBlock+0x32>
  
  SPI_RxByte(); /* CRC  */
 800667e:	f7ff ff29 	bl	80064d4 <SPI_RxByte>
  SPI_RxByte();
 8006682:	f7ff ff27 	bl	80064d4 <SPI_RxByte>
  
  return TRUE;
 8006686:	2301      	movs	r3, #1
}
 8006688:	4618      	mov	r0, r3
 800668a:	3710      	adds	r7, #16
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	200048fd 	.word	0x200048fd

08006694 <SD_TxDataBlock>:

/*    */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b084      	sub	sp, #16
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
 800669c:	460b      	mov	r3, r1
 800669e:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 80066a0:	2300      	movs	r3, #0
 80066a2:	737b      	strb	r3, [r7, #13]
    
  /* SD   */
  if (SD_ReadyWait() != 0xFF)
 80066a4:	f7ff ff42 	bl	800652c <SD_ReadyWait>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2bff      	cmp	r3, #255	; 0xff
 80066ac:	d001      	beq.n	80066b2 <SD_TxDataBlock+0x1e>
    return FALSE;
 80066ae:	2300      	movs	r3, #0
 80066b0:	e040      	b.n	8006734 <SD_TxDataBlock+0xa0>
  
  /*   */
  SPI_TxByte(token);      
 80066b2:	78fb      	ldrb	r3, [r7, #3]
 80066b4:	4618      	mov	r0, r3
 80066b6:	f7ff fef3 	bl	80064a0 <SPI_TxByte>
  
  /*    */
  if (token != 0xFD) 
 80066ba:	78fb      	ldrb	r3, [r7, #3]
 80066bc:	2bfd      	cmp	r3, #253	; 0xfd
 80066be:	d031      	beq.n	8006724 <SD_TxDataBlock+0x90>
  { 
    wc = 0;
 80066c0:	2300      	movs	r3, #0
 80066c2:	73bb      	strb	r3, [r7, #14]
    
    /* 512    */
    do 
    { 
      SPI_TxByte(*buff++);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	1c5a      	adds	r2, r3, #1
 80066c8:	607a      	str	r2, [r7, #4]
 80066ca:	781b      	ldrb	r3, [r3, #0]
 80066cc:	4618      	mov	r0, r3
 80066ce:	f7ff fee7 	bl	80064a0 <SPI_TxByte>
      SPI_TxByte(*buff++);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	1c5a      	adds	r2, r3, #1
 80066d6:	607a      	str	r2, [r7, #4]
 80066d8:	781b      	ldrb	r3, [r3, #0]
 80066da:	4618      	mov	r0, r3
 80066dc:	f7ff fee0 	bl	80064a0 <SPI_TxByte>
    } while (--wc);
 80066e0:	7bbb      	ldrb	r3, [r7, #14]
 80066e2:	3b01      	subs	r3, #1
 80066e4:	73bb      	strb	r3, [r7, #14]
 80066e6:	7bbb      	ldrb	r3, [r7, #14]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1eb      	bne.n	80066c4 <SD_TxDataBlock+0x30>
    
    SPI_RxByte();       /* CRC  */
 80066ec:	f7ff fef2 	bl	80064d4 <SPI_RxByte>
    SPI_RxByte();
 80066f0:	f7ff fef0 	bl	80064d4 <SPI_RxByte>
    
    /*    */        
    while (i <= 64) 
 80066f4:	e00b      	b.n	800670e <SD_TxDataBlock+0x7a>
    {			
      resp = SPI_RxByte();
 80066f6:	f7ff feed 	bl	80064d4 <SPI_RxByte>
 80066fa:	4603      	mov	r3, r0
 80066fc:	73fb      	strb	r3, [r7, #15]
      
      /*    */
      if ((resp & 0x1F) == 0x05) 
 80066fe:	7bfb      	ldrb	r3, [r7, #15]
 8006700:	f003 031f 	and.w	r3, r3, #31
 8006704:	2b05      	cmp	r3, #5
 8006706:	d006      	beq.n	8006716 <SD_TxDataBlock+0x82>
        break;
      
      i++;
 8006708:	7b7b      	ldrb	r3, [r7, #13]
 800670a:	3301      	adds	r3, #1
 800670c:	737b      	strb	r3, [r7, #13]
    while (i <= 64) 
 800670e:	7b7b      	ldrb	r3, [r7, #13]
 8006710:	2b40      	cmp	r3, #64	; 0x40
 8006712:	d9f0      	bls.n	80066f6 <SD_TxDataBlock+0x62>
 8006714:	e000      	b.n	8006718 <SD_TxDataBlock+0x84>
        break;
 8006716:	bf00      	nop
    }
    
    /* SPI   Clear */
    while (SPI_RxByte() == 0);
 8006718:	bf00      	nop
 800671a:	f7ff fedb 	bl	80064d4 <SPI_RxByte>
 800671e:	4603      	mov	r3, r0
 8006720:	2b00      	cmp	r3, #0
 8006722:	d0fa      	beq.n	800671a <SD_TxDataBlock+0x86>
  }
  
  if ((resp & 0x1F) == 0x05)
 8006724:	7bfb      	ldrb	r3, [r7, #15]
 8006726:	f003 031f 	and.w	r3, r3, #31
 800672a:	2b05      	cmp	r3, #5
 800672c:	d101      	bne.n	8006732 <SD_TxDataBlock+0x9e>
    return TRUE;
 800672e:	2301      	movs	r3, #1
 8006730:	e000      	b.n	8006734 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8006732:	2300      	movs	r3, #0
}
 8006734:	4618      	mov	r0, r3
 8006736:	3710      	adds	r7, #16
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}

0800673c <SD_SendCmd>:
#endif /* _READONLY */

/* CMD   */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg) 
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	4603      	mov	r3, r0
 8006744:	6039      	str	r1, [r7, #0]
 8006746:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  
  /* SD  */
  if (SD_ReadyWait() != 0xFF)
 8006748:	f7ff fef0 	bl	800652c <SD_ReadyWait>
 800674c:	4603      	mov	r3, r0
 800674e:	2bff      	cmp	r3, #255	; 0xff
 8006750:	d001      	beq.n	8006756 <SD_SendCmd+0x1a>
    return 0xFF;
 8006752:	23ff      	movs	r3, #255	; 0xff
 8006754:	e040      	b.n	80067d8 <SD_SendCmd+0x9c>
  
  /*    */
  SPI_TxByte(cmd); 			/* Command */
 8006756:	79fb      	ldrb	r3, [r7, #7]
 8006758:	4618      	mov	r0, r3
 800675a:	f7ff fea1 	bl	80064a0 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	0e1b      	lsrs	r3, r3, #24
 8006762:	b2db      	uxtb	r3, r3
 8006764:	4618      	mov	r0, r3
 8006766:	f7ff fe9b 	bl	80064a0 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	0c1b      	lsrs	r3, r3, #16
 800676e:	b2db      	uxtb	r3, r3
 8006770:	4618      	mov	r0, r3
 8006772:	f7ff fe95 	bl	80064a0 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	0a1b      	lsrs	r3, r3, #8
 800677a:	b2db      	uxtb	r3, r3
 800677c:	4618      	mov	r0, r3
 800677e:	f7ff fe8f 	bl	80064a0 <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	b2db      	uxtb	r3, r3
 8006786:	4618      	mov	r0, r3
 8006788:	f7ff fe8a 	bl	80064a0 <SPI_TxByte>
  
  /*  CRC  */
  crc = 0;  
 800678c:	2300      	movs	r3, #0
 800678e:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 8006790:	79fb      	ldrb	r3, [r7, #7]
 8006792:	2b40      	cmp	r3, #64	; 0x40
 8006794:	d101      	bne.n	800679a <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8006796:	2395      	movs	r3, #149	; 0x95
 8006798:	73fb      	strb	r3, [r7, #15]
  
  if (cmd == CMD8)
 800679a:	79fb      	ldrb	r3, [r7, #7]
 800679c:	2b48      	cmp	r3, #72	; 0x48
 800679e:	d101      	bne.n	80067a4 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 80067a0:	2387      	movs	r3, #135	; 0x87
 80067a2:	73fb      	strb	r3, [r7, #15]
  
  /* CRC  */
  SPI_TxByte(crc);
 80067a4:	7bfb      	ldrb	r3, [r7, #15]
 80067a6:	4618      	mov	r0, r3
 80067a8:	f7ff fe7a 	bl	80064a0 <SPI_TxByte>
  
  /* CMD12 Stop Reading       */
  if (cmd == CMD12)
 80067ac:	79fb      	ldrb	r3, [r7, #7]
 80067ae:	2b4c      	cmp	r3, #76	; 0x4c
 80067b0:	d101      	bne.n	80067b6 <SD_SendCmd+0x7a>
    SPI_RxByte();
 80067b2:	f7ff fe8f 	bl	80064d4 <SPI_RxByte>
  
  /* 10    . */
  uint8_t n = 10; 
 80067b6:	230a      	movs	r3, #10
 80067b8:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 80067ba:	f7ff fe8b 	bl	80064d4 <SPI_RxByte>
 80067be:	4603      	mov	r3, r0
 80067c0:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 80067c2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	da05      	bge.n	80067d6 <SD_SendCmd+0x9a>
 80067ca:	7bbb      	ldrb	r3, [r7, #14]
 80067cc:	3b01      	subs	r3, #1
 80067ce:	73bb      	strb	r3, [r7, #14]
 80067d0:	7bbb      	ldrb	r3, [r7, #14]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d1f1      	bne.n	80067ba <SD_SendCmd+0x7e>
  
  return res;
 80067d6:	7b7b      	ldrb	r3, [r7, #13]
}
 80067d8:	4618      	mov	r0, r3
 80067da:	3710      	adds	r7, #16
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}

080067e0 <SD_disk_initialize>:
  user_diskio.c  .
-----------------------------------------------------------------------*/

/* SD  */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 80067e0:	b590      	push	{r4, r7, lr}
 80067e2:	b085      	sub	sp, #20
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	4603      	mov	r3, r0
 80067e8:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  
  /*    */
  if(drv)
 80067ea:	79fb      	ldrb	r3, [r7, #7]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d001      	beq.n	80067f4 <SD_disk_initialize+0x14>
    return STA_NOINIT;  
 80067f0:	2301      	movs	r3, #1
 80067f2:	e0d5      	b.n	80069a0 <SD_disk_initialize+0x1c0>
  
  /* SD  */
  if(Stat & STA_NODISK)
 80067f4:	4b6c      	ldr	r3, [pc, #432]	; (80069a8 <SD_disk_initialize+0x1c8>)
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d003      	beq.n	800680a <SD_disk_initialize+0x2a>
    return Stat;        
 8006802:	4b69      	ldr	r3, [pc, #420]	; (80069a8 <SD_disk_initialize+0x1c8>)
 8006804:	781b      	ldrb	r3, [r3, #0]
 8006806:	b2db      	uxtb	r3, r3
 8006808:	e0ca      	b.n	80069a0 <SD_disk_initialize+0x1c0>
  
  /* SD Power On */
  SD_PowerOn();         
 800680a:	f7ff feab 	bl	8006564 <SD_PowerOn>
  
  /* SPI   Chip Select */
  SELECT();             
 800680e:	f7ff fe2f 	bl	8006470 <SELECT>
  
  /* SD   */
  type = 0;
 8006812:	2300      	movs	r3, #0
 8006814:	73bb      	strb	r3, [r7, #14]
  
  /* Idle   */
  if (SD_SendCmd(CMD0, 0) == 1) 
 8006816:	2100      	movs	r1, #0
 8006818:	2040      	movs	r0, #64	; 0x40
 800681a:	f7ff ff8f 	bl	800673c <SD_SendCmd>
 800681e:	4603      	mov	r3, r0
 8006820:	2b01      	cmp	r3, #1
 8006822:	f040 80a5 	bne.w	8006970 <SD_disk_initialize+0x190>
  { 
    /*  1  */
    Timer1 = 100;
 8006826:	4b61      	ldr	r3, [pc, #388]	; (80069ac <SD_disk_initialize+0x1cc>)
 8006828:	2264      	movs	r2, #100	; 0x64
 800682a:	701a      	strb	r2, [r3, #0]
    
    /* SD     */
    if (SD_SendCmd(CMD8, 0x1AA) == 1) 
 800682c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006830:	2048      	movs	r0, #72	; 0x48
 8006832:	f7ff ff83 	bl	800673c <SD_SendCmd>
 8006836:	4603      	mov	r3, r0
 8006838:	2b01      	cmp	r3, #1
 800683a:	d158      	bne.n	80068ee <SD_disk_initialize+0x10e>
    { 
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 800683c:	2300      	movs	r3, #0
 800683e:	73fb      	strb	r3, [r7, #15]
 8006840:	e00c      	b.n	800685c <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8006842:	7bfc      	ldrb	r4, [r7, #15]
 8006844:	f7ff fe46 	bl	80064d4 <SPI_RxByte>
 8006848:	4603      	mov	r3, r0
 800684a:	461a      	mov	r2, r3
 800684c:	f107 0310 	add.w	r3, r7, #16
 8006850:	4423      	add	r3, r4
 8006852:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8006856:	7bfb      	ldrb	r3, [r7, #15]
 8006858:	3301      	adds	r3, #1
 800685a:	73fb      	strb	r3, [r7, #15]
 800685c:	7bfb      	ldrb	r3, [r7, #15]
 800685e:	2b03      	cmp	r3, #3
 8006860:	d9ef      	bls.n	8006842 <SD_disk_initialize+0x62>
      }
      
      if (ocr[2] == 0x01 && ocr[3] == 0xAA) 
 8006862:	7abb      	ldrb	r3, [r7, #10]
 8006864:	2b01      	cmp	r3, #1
 8006866:	f040 8083 	bne.w	8006970 <SD_disk_initialize+0x190>
 800686a:	7afb      	ldrb	r3, [r7, #11]
 800686c:	2baa      	cmp	r3, #170	; 0xaa
 800686e:	d17f      	bne.n	8006970 <SD_disk_initialize+0x190>
      { 
        /* 2.7-3.6V   */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 8006870:	2100      	movs	r1, #0
 8006872:	2077      	movs	r0, #119	; 0x77
 8006874:	f7ff ff62 	bl	800673c <SD_SendCmd>
 8006878:	4603      	mov	r3, r0
 800687a:	2b01      	cmp	r3, #1
 800687c:	d807      	bhi.n	800688e <SD_disk_initialize+0xae>
 800687e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8006882:	2069      	movs	r0, #105	; 0x69
 8006884:	f7ff ff5a 	bl	800673c <SD_SendCmd>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d005      	beq.n	800689a <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 800688e:	4b47      	ldr	r3, [pc, #284]	; (80069ac <SD_disk_initialize+0x1cc>)
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	b2db      	uxtb	r3, r3
 8006894:	2b00      	cmp	r3, #0
 8006896:	d1eb      	bne.n	8006870 <SD_disk_initialize+0x90>
 8006898:	e000      	b.n	800689c <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 800689a:	bf00      	nop
        
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0) 
 800689c:	4b43      	ldr	r3, [pc, #268]	; (80069ac <SD_disk_initialize+0x1cc>)
 800689e:	781b      	ldrb	r3, [r3, #0]
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d064      	beq.n	8006970 <SD_disk_initialize+0x190>
 80068a6:	2100      	movs	r1, #0
 80068a8:	207a      	movs	r0, #122	; 0x7a
 80068aa:	f7ff ff47 	bl	800673c <SD_SendCmd>
 80068ae:	4603      	mov	r3, r0
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d15d      	bne.n	8006970 <SD_disk_initialize+0x190>
        { 
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 80068b4:	2300      	movs	r3, #0
 80068b6:	73fb      	strb	r3, [r7, #15]
 80068b8:	e00c      	b.n	80068d4 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 80068ba:	7bfc      	ldrb	r4, [r7, #15]
 80068bc:	f7ff fe0a 	bl	80064d4 <SPI_RxByte>
 80068c0:	4603      	mov	r3, r0
 80068c2:	461a      	mov	r2, r3
 80068c4:	f107 0310 	add.w	r3, r7, #16
 80068c8:	4423      	add	r3, r4
 80068ca:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80068ce:	7bfb      	ldrb	r3, [r7, #15]
 80068d0:	3301      	adds	r3, #1
 80068d2:	73fb      	strb	r3, [r7, #15]
 80068d4:	7bfb      	ldrb	r3, [r7, #15]
 80068d6:	2b03      	cmp	r3, #3
 80068d8:	d9ef      	bls.n	80068ba <SD_disk_initialize+0xda>
          }
          
          type = (ocr[0] & 0x40) ? 6 : 2;
 80068da:	7a3b      	ldrb	r3, [r7, #8]
 80068dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d001      	beq.n	80068e8 <SD_disk_initialize+0x108>
 80068e4:	2306      	movs	r3, #6
 80068e6:	e000      	b.n	80068ea <SD_disk_initialize+0x10a>
 80068e8:	2302      	movs	r3, #2
 80068ea:	73bb      	strb	r3, [r7, #14]
 80068ec:	e040      	b.n	8006970 <SD_disk_initialize+0x190>
      }
    } 
    else 
    { 
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 80068ee:	2100      	movs	r1, #0
 80068f0:	2077      	movs	r0, #119	; 0x77
 80068f2:	f7ff ff23 	bl	800673c <SD_SendCmd>
 80068f6:	4603      	mov	r3, r0
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d808      	bhi.n	800690e <SD_disk_initialize+0x12e>
 80068fc:	2100      	movs	r1, #0
 80068fe:	2069      	movs	r0, #105	; 0x69
 8006900:	f7ff ff1c 	bl	800673c <SD_SendCmd>
 8006904:	4603      	mov	r3, r0
 8006906:	2b01      	cmp	r3, #1
 8006908:	d801      	bhi.n	800690e <SD_disk_initialize+0x12e>
 800690a:	2302      	movs	r3, #2
 800690c:	e000      	b.n	8006910 <SD_disk_initialize+0x130>
 800690e:	2301      	movs	r3, #1
 8006910:	73bb      	strb	r3, [r7, #14]
      
      do {
        if (type == 2) 
 8006912:	7bbb      	ldrb	r3, [r7, #14]
 8006914:	2b02      	cmp	r3, #2
 8006916:	d10e      	bne.n	8006936 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 8006918:	2100      	movs	r1, #0
 800691a:	2077      	movs	r0, #119	; 0x77
 800691c:	f7ff ff0e 	bl	800673c <SD_SendCmd>
 8006920:	4603      	mov	r3, r0
 8006922:	2b01      	cmp	r3, #1
 8006924:	d80e      	bhi.n	8006944 <SD_disk_initialize+0x164>
 8006926:	2100      	movs	r1, #0
 8006928:	2069      	movs	r0, #105	; 0x69
 800692a:	f7ff ff07 	bl	800673c <SD_SendCmd>
 800692e:	4603      	mov	r3, r0
 8006930:	2b00      	cmp	r3, #0
 8006932:	d107      	bne.n	8006944 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8006934:	e00d      	b.n	8006952 <SD_disk_initialize+0x172>
        } 
        else 
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8006936:	2100      	movs	r1, #0
 8006938:	2041      	movs	r0, #65	; 0x41
 800693a:	f7ff feff 	bl	800673c <SD_SendCmd>
 800693e:	4603      	mov	r3, r0
 8006940:	2b00      	cmp	r3, #0
 8006942:	d005      	beq.n	8006950 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8006944:	4b19      	ldr	r3, [pc, #100]	; (80069ac <SD_disk_initialize+0x1cc>)
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	b2db      	uxtb	r3, r3
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1e1      	bne.n	8006912 <SD_disk_initialize+0x132>
 800694e:	e000      	b.n	8006952 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8006950:	bf00      	nop
      
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) 
 8006952:	4b16      	ldr	r3, [pc, #88]	; (80069ac <SD_disk_initialize+0x1cc>)
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	b2db      	uxtb	r3, r3
 8006958:	2b00      	cmp	r3, #0
 800695a:	d007      	beq.n	800696c <SD_disk_initialize+0x18c>
 800695c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006960:	2050      	movs	r0, #80	; 0x50
 8006962:	f7ff feeb 	bl	800673c <SD_SendCmd>
 8006966:	4603      	mov	r3, r0
 8006968:	2b00      	cmp	r3, #0
 800696a:	d001      	beq.n	8006970 <SD_disk_initialize+0x190>
      {
        /*    */
        type = 0;
 800696c:	2300      	movs	r3, #0
 800696e:	73bb      	strb	r3, [r7, #14]
      }
    }
  }
  
  CardType = type;
 8006970:	4a0f      	ldr	r2, [pc, #60]	; (80069b0 <SD_disk_initialize+0x1d0>)
 8006972:	7bbb      	ldrb	r3, [r7, #14]
 8006974:	7013      	strb	r3, [r2, #0]
  
  DESELECT();
 8006976:	f7ff fd87 	bl	8006488 <DESELECT>
  
  SPI_RxByte(); /* Idle   (Release DO) */
 800697a:	f7ff fdab 	bl	80064d4 <SPI_RxByte>
  
  if (type) 
 800697e:	7bbb      	ldrb	r3, [r7, #14]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d008      	beq.n	8006996 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT; 
 8006984:	4b08      	ldr	r3, [pc, #32]	; (80069a8 <SD_disk_initialize+0x1c8>)
 8006986:	781b      	ldrb	r3, [r3, #0]
 8006988:	b2db      	uxtb	r3, r3
 800698a:	f023 0301 	bic.w	r3, r3, #1
 800698e:	b2da      	uxtb	r2, r3
 8006990:	4b05      	ldr	r3, [pc, #20]	; (80069a8 <SD_disk_initialize+0x1c8>)
 8006992:	701a      	strb	r2, [r3, #0]
 8006994:	e001      	b.n	800699a <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8006996:	f7ff fe31 	bl	80065fc <SD_PowerOff>
  }
  
  return Stat;
 800699a:	4b03      	ldr	r3, [pc, #12]	; (80069a8 <SD_disk_initialize+0x1c8>)
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	b2db      	uxtb	r3, r3
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3714      	adds	r7, #20
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bd90      	pop	{r4, r7, pc}
 80069a8:	20000005 	.word	0x20000005
 80069ac:	200048fd 	.word	0x200048fd
 80069b0:	20000298 	.word	0x20000298

080069b4 <SD_disk_status>:

/*    */
DSTATUS SD_disk_status(BYTE drv) 
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	4603      	mov	r3, r0
 80069bc:	71fb      	strb	r3, [r7, #7]
  if (drv)
 80069be:	79fb      	ldrb	r3, [r7, #7]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d001      	beq.n	80069c8 <SD_disk_status+0x14>
    return STA_NOINIT; 
 80069c4:	2301      	movs	r3, #1
 80069c6:	e002      	b.n	80069ce <SD_disk_status+0x1a>
  
  return Stat;
 80069c8:	4b03      	ldr	r3, [pc, #12]	; (80069d8 <SD_disk_status+0x24>)
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	b2db      	uxtb	r3, r3
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	370c      	adds	r7, #12
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bc80      	pop	{r7}
 80069d6:	4770      	bx	lr
 80069d8:	20000005 	.word	0x20000005

080069dc <SD_disk_read>:

/*   */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	60b9      	str	r1, [r7, #8]
 80069e4:	607a      	str	r2, [r7, #4]
 80069e6:	603b      	str	r3, [r7, #0]
 80069e8:	4603      	mov	r3, r0
 80069ea:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 80069ec:	7bfb      	ldrb	r3, [r7, #15]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d102      	bne.n	80069f8 <SD_disk_read+0x1c>
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d101      	bne.n	80069fc <SD_disk_read+0x20>
    return RES_PARERR;
 80069f8:	2304      	movs	r3, #4
 80069fa:	e051      	b.n	8006aa0 <SD_disk_read+0xc4>
  
  if (Stat & STA_NOINIT)
 80069fc:	4b2a      	ldr	r3, [pc, #168]	; (8006aa8 <SD_disk_read+0xcc>)
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	f003 0301 	and.w	r3, r3, #1
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d001      	beq.n	8006a0e <SD_disk_read+0x32>
    return RES_NOTRDY;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	e048      	b.n	8006aa0 <SD_disk_read+0xc4>
  
  if (!(CardType & 4))
 8006a0e:	4b27      	ldr	r3, [pc, #156]	; (8006aac <SD_disk_read+0xd0>)
 8006a10:	781b      	ldrb	r3, [r3, #0]
 8006a12:	f003 0304 	and.w	r3, r3, #4
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d102      	bne.n	8006a20 <SD_disk_read+0x44>
    sector *= 512;      /*  sector Byte addressing   */
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	025b      	lsls	r3, r3, #9
 8006a1e:	607b      	str	r3, [r7, #4]
  
  SELECT();
 8006a20:	f7ff fd26 	bl	8006470 <SELECT>
  
  if (count == 1) 
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d111      	bne.n	8006a4e <SD_disk_read+0x72>
  { 
    /*    */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 8006a2a:	6879      	ldr	r1, [r7, #4]
 8006a2c:	2051      	movs	r0, #81	; 0x51
 8006a2e:	f7ff fe85 	bl	800673c <SD_SendCmd>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d129      	bne.n	8006a8c <SD_disk_read+0xb0>
 8006a38:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006a3c:	68b8      	ldr	r0, [r7, #8]
 8006a3e:	f7ff fdf3 	bl	8006628 <SD_RxDataBlock>
 8006a42:	4603      	mov	r3, r0
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d021      	beq.n	8006a8c <SD_disk_read+0xb0>
      count = 0;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	603b      	str	r3, [r7, #0]
 8006a4c:	e01e      	b.n	8006a8c <SD_disk_read+0xb0>
  } 
  else 
  { 
    /*    */
    if (SD_SendCmd(CMD18, sector) == 0) 
 8006a4e:	6879      	ldr	r1, [r7, #4]
 8006a50:	2052      	movs	r0, #82	; 0x52
 8006a52:	f7ff fe73 	bl	800673c <SD_SendCmd>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d117      	bne.n	8006a8c <SD_disk_read+0xb0>
    {       
      do {
        if (!SD_RxDataBlock(buff, 512))
 8006a5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006a60:	68b8      	ldr	r0, [r7, #8]
 8006a62:	f7ff fde1 	bl	8006628 <SD_RxDataBlock>
 8006a66:	4603      	mov	r3, r0
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d00a      	beq.n	8006a82 <SD_disk_read+0xa6>
          break;
        
        buff += 512;
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006a72:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	3b01      	subs	r3, #1
 8006a78:	603b      	str	r3, [r7, #0]
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d1ed      	bne.n	8006a5c <SD_disk_read+0x80>
 8006a80:	e000      	b.n	8006a84 <SD_disk_read+0xa8>
          break;
 8006a82:	bf00      	nop
      
      /* STOP_TRANSMISSION,     ,    */
      SD_SendCmd(CMD12, 0); 
 8006a84:	2100      	movs	r1, #0
 8006a86:	204c      	movs	r0, #76	; 0x4c
 8006a88:	f7ff fe58 	bl	800673c <SD_SendCmd>
    }
  }
  
  DESELECT();
 8006a8c:	f7ff fcfc 	bl	8006488 <DESELECT>
  SPI_RxByte(); /* Idle (Release DO) */
 8006a90:	f7ff fd20 	bl	80064d4 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	bf14      	ite	ne
 8006a9a:	2301      	movne	r3, #1
 8006a9c:	2300      	moveq	r3, #0
 8006a9e:	b2db      	uxtb	r3, r3
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3710      	adds	r7, #16
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	20000005 	.word	0x20000005
 8006aac:	20000298 	.word	0x20000298

08006ab0 <SD_disk_write>:

/*   */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	60b9      	str	r1, [r7, #8]
 8006ab8:	607a      	str	r2, [r7, #4]
 8006aba:	603b      	str	r3, [r7, #0]
 8006abc:	4603      	mov	r3, r0
 8006abe:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8006ac0:	7bfb      	ldrb	r3, [r7, #15]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d102      	bne.n	8006acc <SD_disk_write+0x1c>
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d101      	bne.n	8006ad0 <SD_disk_write+0x20>
    return RES_PARERR;
 8006acc:	2304      	movs	r3, #4
 8006ace:	e06b      	b.n	8006ba8 <SD_disk_write+0xf8>
  
  if (Stat & STA_NOINIT)
 8006ad0:	4b37      	ldr	r3, [pc, #220]	; (8006bb0 <SD_disk_write+0x100>)
 8006ad2:	781b      	ldrb	r3, [r3, #0]
 8006ad4:	b2db      	uxtb	r3, r3
 8006ad6:	f003 0301 	and.w	r3, r3, #1
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d001      	beq.n	8006ae2 <SD_disk_write+0x32>
    return RES_NOTRDY;
 8006ade:	2303      	movs	r3, #3
 8006ae0:	e062      	b.n	8006ba8 <SD_disk_write+0xf8>
  
  if (Stat & STA_PROTECT)
 8006ae2:	4b33      	ldr	r3, [pc, #204]	; (8006bb0 <SD_disk_write+0x100>)
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	f003 0304 	and.w	r3, r3, #4
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d001      	beq.n	8006af4 <SD_disk_write+0x44>
    return RES_WRPRT;
 8006af0:	2302      	movs	r3, #2
 8006af2:	e059      	b.n	8006ba8 <SD_disk_write+0xf8>
  
  if (!(CardType & 4))
 8006af4:	4b2f      	ldr	r3, [pc, #188]	; (8006bb4 <SD_disk_write+0x104>)
 8006af6:	781b      	ldrb	r3, [r3, #0]
 8006af8:	f003 0304 	and.w	r3, r3, #4
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d102      	bne.n	8006b06 <SD_disk_write+0x56>
    sector *= 512; /*  sector Byte addressing   */
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	025b      	lsls	r3, r3, #9
 8006b04:	607b      	str	r3, [r7, #4]
  
  SELECT();
 8006b06:	f7ff fcb3 	bl	8006470 <SELECT>
  
  if (count == 1) 
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d110      	bne.n	8006b32 <SD_disk_write+0x82>
  { 
    /*    */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8006b10:	6879      	ldr	r1, [r7, #4]
 8006b12:	2058      	movs	r0, #88	; 0x58
 8006b14:	f7ff fe12 	bl	800673c <SD_SendCmd>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d13a      	bne.n	8006b94 <SD_disk_write+0xe4>
 8006b1e:	21fe      	movs	r1, #254	; 0xfe
 8006b20:	68b8      	ldr	r0, [r7, #8]
 8006b22:	f7ff fdb7 	bl	8006694 <SD_TxDataBlock>
 8006b26:	4603      	mov	r3, r0
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d033      	beq.n	8006b94 <SD_disk_write+0xe4>
      count = 0;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	603b      	str	r3, [r7, #0]
 8006b30:	e030      	b.n	8006b94 <SD_disk_write+0xe4>
  } 
  else 
  { 
    /*    */
    if (CardType & 2) 
 8006b32:	4b20      	ldr	r3, [pc, #128]	; (8006bb4 <SD_disk_write+0x104>)
 8006b34:	781b      	ldrb	r3, [r3, #0]
 8006b36:	f003 0302 	and.w	r3, r3, #2
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d007      	beq.n	8006b4e <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8006b3e:	2100      	movs	r1, #0
 8006b40:	2077      	movs	r0, #119	; 0x77
 8006b42:	f7ff fdfb 	bl	800673c <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8006b46:	6839      	ldr	r1, [r7, #0]
 8006b48:	2057      	movs	r0, #87	; 0x57
 8006b4a:	f7ff fdf7 	bl	800673c <SD_SendCmd>
    }
    
    if (SD_SendCmd(CMD25, sector) == 0) 
 8006b4e:	6879      	ldr	r1, [r7, #4]
 8006b50:	2059      	movs	r0, #89	; 0x59
 8006b52:	f7ff fdf3 	bl	800673c <SD_SendCmd>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d11b      	bne.n	8006b94 <SD_disk_write+0xe4>
    {       
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8006b5c:	21fc      	movs	r1, #252	; 0xfc
 8006b5e:	68b8      	ldr	r0, [r7, #8]
 8006b60:	f7ff fd98 	bl	8006694 <SD_TxDataBlock>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d00a      	beq.n	8006b80 <SD_disk_write+0xd0>
          break;
        
        buff += 512;
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006b70:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	3b01      	subs	r3, #1
 8006b76:	603b      	str	r3, [r7, #0]
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1ee      	bne.n	8006b5c <SD_disk_write+0xac>
 8006b7e:	e000      	b.n	8006b82 <SD_disk_write+0xd2>
          break;
 8006b80:	bf00      	nop
      
      if(!SD_TxDataBlock(0, 0xFD))
 8006b82:	21fd      	movs	r1, #253	; 0xfd
 8006b84:	2000      	movs	r0, #0
 8006b86:	f7ff fd85 	bl	8006694 <SD_TxDataBlock>
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d101      	bne.n	8006b94 <SD_disk_write+0xe4>
      {        
        count = 1;
 8006b90:	2301      	movs	r3, #1
 8006b92:	603b      	str	r3, [r7, #0]
      }
    }
  }
  
  DESELECT();
 8006b94:	f7ff fc78 	bl	8006488 <DESELECT>
  SPI_RxByte();
 8006b98:	f7ff fc9c 	bl	80064d4 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	bf14      	ite	ne
 8006ba2:	2301      	movne	r3, #1
 8006ba4:	2300      	moveq	r3, #0
 8006ba6:	b2db      	uxtb	r3, r3
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3710      	adds	r7, #16
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	20000005 	.word	0x20000005
 8006bb4:	20000298 	.word	0x20000298

08006bb8 <SD_disk_ioctl>:
#endif /* _READONLY */

/*   */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8006bb8:	b590      	push	{r4, r7, lr}
 8006bba:	b08b      	sub	sp, #44	; 0x2c
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	603a      	str	r2, [r7, #0]
 8006bc2:	71fb      	strb	r3, [r7, #7]
 8006bc4:	460b      	mov	r3, r1
 8006bc6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	623b      	str	r3, [r7, #32]
  WORD csize;
  
  if (drv)
 8006bcc:	79fb      	ldrb	r3, [r7, #7]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d001      	beq.n	8006bd6 <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8006bd2:	2304      	movs	r3, #4
 8006bd4:	e117      	b.n	8006e06 <SD_disk_ioctl+0x24e>
  
  res = RES_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
  if (ctrl == CTRL_POWER) 
 8006bdc:	79bb      	ldrb	r3, [r7, #6]
 8006bde:	2b05      	cmp	r3, #5
 8006be0:	d126      	bne.n	8006c30 <SD_disk_ioctl+0x78>
  {
    switch (*ptr) 
 8006be2:	6a3b      	ldr	r3, [r7, #32]
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	2b01      	cmp	r3, #1
 8006be8:	d00e      	beq.n	8006c08 <SD_disk_ioctl+0x50>
 8006bea:	2b02      	cmp	r3, #2
 8006bec:	d012      	beq.n	8006c14 <SD_disk_ioctl+0x5c>
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d11a      	bne.n	8006c28 <SD_disk_ioctl+0x70>
    {
    case 0:
      if (SD_CheckPower())
 8006bf2:	f7ff fd0f 	bl	8006614 <SD_CheckPower>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d001      	beq.n	8006c00 <SD_disk_ioctl+0x48>
        SD_PowerOff();          /* Power Off */
 8006bfc:	f7ff fcfe 	bl	80065fc <SD_PowerOff>
      res = RES_OK;
 8006c00:	2300      	movs	r3, #0
 8006c02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8006c06:	e0fc      	b.n	8006e02 <SD_disk_ioctl+0x24a>
    case 1:
      SD_PowerOn();             /* Power On */
 8006c08:	f7ff fcac 	bl	8006564 <SD_PowerOn>
      res = RES_OK;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8006c12:	e0f6      	b.n	8006e02 <SD_disk_ioctl+0x24a>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 8006c14:	6a3b      	ldr	r3, [r7, #32]
 8006c16:	1c5c      	adds	r4, r3, #1
 8006c18:	f7ff fcfc 	bl	8006614 <SD_CheckPower>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 8006c20:	2300      	movs	r3, #0
 8006c22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8006c26:	e0ec      	b.n	8006e02 <SD_disk_ioctl+0x24a>
    default:
      res = RES_PARERR;
 8006c28:	2304      	movs	r3, #4
 8006c2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006c2e:	e0e8      	b.n	8006e02 <SD_disk_ioctl+0x24a>
    }
  } 
  else 
  {
    if (Stat & STA_NOINIT)
 8006c30:	4b77      	ldr	r3, [pc, #476]	; (8006e10 <SD_disk_ioctl+0x258>)
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	f003 0301 	and.w	r3, r3, #1
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d001      	beq.n	8006c42 <SD_disk_ioctl+0x8a>
      return RES_NOTRDY;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	e0e1      	b.n	8006e06 <SD_disk_ioctl+0x24e>
    
    SELECT();
 8006c42:	f7ff fc15 	bl	8006470 <SELECT>
    
    switch (ctrl) 
 8006c46:	79bb      	ldrb	r3, [r7, #6]
 8006c48:	2b0d      	cmp	r3, #13
 8006c4a:	f200 80cb 	bhi.w	8006de4 <SD_disk_ioctl+0x22c>
 8006c4e:	a201      	add	r2, pc, #4	; (adr r2, 8006c54 <SD_disk_ioctl+0x9c>)
 8006c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c54:	08006d4f 	.word	0x08006d4f
 8006c58:	08006c8d 	.word	0x08006c8d
 8006c5c:	08006d3f 	.word	0x08006d3f
 8006c60:	08006de5 	.word	0x08006de5
 8006c64:	08006de5 	.word	0x08006de5
 8006c68:	08006de5 	.word	0x08006de5
 8006c6c:	08006de5 	.word	0x08006de5
 8006c70:	08006de5 	.word	0x08006de5
 8006c74:	08006de5 	.word	0x08006de5
 8006c78:	08006de5 	.word	0x08006de5
 8006c7c:	08006de5 	.word	0x08006de5
 8006c80:	08006d61 	.word	0x08006d61
 8006c84:	08006d85 	.word	0x08006d85
 8006c88:	08006da9 	.word	0x08006da9
    {
    case GET_SECTOR_COUNT: 
      /* SD  Sector  (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16)) 
 8006c8c:	2100      	movs	r1, #0
 8006c8e:	2049      	movs	r0, #73	; 0x49
 8006c90:	f7ff fd54 	bl	800673c <SD_SendCmd>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	f040 80a8 	bne.w	8006dec <SD_disk_ioctl+0x234>
 8006c9c:	f107 030c 	add.w	r3, r7, #12
 8006ca0:	2110      	movs	r1, #16
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f7ff fcc0 	bl	8006628 <SD_RxDataBlock>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	f000 809e 	beq.w	8006dec <SD_disk_ioctl+0x234>
      {
        if ((csd[0] >> 6) == 1) 
 8006cb0:	7b3b      	ldrb	r3, [r7, #12]
 8006cb2:	099b      	lsrs	r3, r3, #6
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d10e      	bne.n	8006cd8 <SD_disk_ioctl+0x120>
        { 
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8006cba:	7d7b      	ldrb	r3, [r7, #21]
 8006cbc:	b29a      	uxth	r2, r3
 8006cbe:	7d3b      	ldrb	r3, [r7, #20]
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	021b      	lsls	r3, r3, #8
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	4413      	add	r3, r2
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	3301      	adds	r3, #1
 8006ccc:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8006cce:	8bfb      	ldrh	r3, [r7, #30]
 8006cd0:	029a      	lsls	r2, r3, #10
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	601a      	str	r2, [r3, #0]
 8006cd6:	e02e      	b.n	8006d36 <SD_disk_ioctl+0x17e>
        } 
        else 
        { 
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8006cd8:	7c7b      	ldrb	r3, [r7, #17]
 8006cda:	f003 030f 	and.w	r3, r3, #15
 8006cde:	b2da      	uxtb	r2, r3
 8006ce0:	7dbb      	ldrb	r3, [r7, #22]
 8006ce2:	09db      	lsrs	r3, r3, #7
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	4413      	add	r3, r2
 8006ce8:	b2da      	uxtb	r2, r3
 8006cea:	7d7b      	ldrb	r3, [r7, #21]
 8006cec:	005b      	lsls	r3, r3, #1
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	f003 0306 	and.w	r3, r3, #6
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	4413      	add	r3, r2
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	3302      	adds	r3, #2
 8006cfc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8006d00:	7d3b      	ldrb	r3, [r7, #20]
 8006d02:	099b      	lsrs	r3, r3, #6
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	b29a      	uxth	r2, r3
 8006d08:	7cfb      	ldrb	r3, [r7, #19]
 8006d0a:	b29b      	uxth	r3, r3
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	4413      	add	r3, r2
 8006d12:	b29a      	uxth	r2, r3
 8006d14:	7cbb      	ldrb	r3, [r7, #18]
 8006d16:	029b      	lsls	r3, r3, #10
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	4413      	add	r3, r2
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	3301      	adds	r3, #1
 8006d26:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8006d28:	8bfa      	ldrh	r2, [r7, #30]
 8006d2a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006d2e:	3b09      	subs	r3, #9
 8006d30:	409a      	lsls	r2, r3
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	601a      	str	r2, [r3, #0]
        }
        
        res = RES_OK;
 8006d36:	2300      	movs	r3, #0
 8006d38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 8006d3c:	e056      	b.n	8006dec <SD_disk_ioctl+0x234>
      
    case GET_SECTOR_SIZE: 
      /*    (WORD) */
      *(WORD*) buff = 512;
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d44:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8006d46:	2300      	movs	r3, #0
 8006d48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8006d4c:	e055      	b.n	8006dfa <SD_disk_ioctl+0x242>
      
    case CTRL_SYNC: 
      /*   */
      if (SD_ReadyWait() == 0xFF)
 8006d4e:	f7ff fbed 	bl	800652c <SD_ReadyWait>
 8006d52:	4603      	mov	r3, r0
 8006d54:	2bff      	cmp	r3, #255	; 0xff
 8006d56:	d14b      	bne.n	8006df0 <SD_disk_ioctl+0x238>
        res = RES_OK;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8006d5e:	e047      	b.n	8006df0 <SD_disk_ioctl+0x238>
      
    case MMC_GET_CSD: 
      /* CSD   (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8006d60:	2100      	movs	r1, #0
 8006d62:	2049      	movs	r0, #73	; 0x49
 8006d64:	f7ff fcea 	bl	800673c <SD_SendCmd>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d142      	bne.n	8006df4 <SD_disk_ioctl+0x23c>
 8006d6e:	2110      	movs	r1, #16
 8006d70:	6a38      	ldr	r0, [r7, #32]
 8006d72:	f7ff fc59 	bl	8006628 <SD_RxDataBlock>
 8006d76:	4603      	mov	r3, r0
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d03b      	beq.n	8006df4 <SD_disk_ioctl+0x23c>
        res = RES_OK;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8006d82:	e037      	b.n	8006df4 <SD_disk_ioctl+0x23c>
      
    case MMC_GET_CID: 
      /* CID   (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8006d84:	2100      	movs	r1, #0
 8006d86:	204a      	movs	r0, #74	; 0x4a
 8006d88:	f7ff fcd8 	bl	800673c <SD_SendCmd>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d132      	bne.n	8006df8 <SD_disk_ioctl+0x240>
 8006d92:	2110      	movs	r1, #16
 8006d94:	6a38      	ldr	r0, [r7, #32]
 8006d96:	f7ff fc47 	bl	8006628 <SD_RxDataBlock>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d02b      	beq.n	8006df8 <SD_disk_ioctl+0x240>
        res = RES_OK;
 8006da0:	2300      	movs	r3, #0
 8006da2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8006da6:	e027      	b.n	8006df8 <SD_disk_ioctl+0x240>
      
    case MMC_GET_OCR: 
      /* OCR   (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0) 
 8006da8:	2100      	movs	r1, #0
 8006daa:	207a      	movs	r0, #122	; 0x7a
 8006dac:	f7ff fcc6 	bl	800673c <SD_SendCmd>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d116      	bne.n	8006de4 <SD_disk_ioctl+0x22c>
      {         
        for (n = 0; n < 4; n++)
 8006db6:	2300      	movs	r3, #0
 8006db8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006dbc:	e00b      	b.n	8006dd6 <SD_disk_ioctl+0x21e>
        {
          *ptr++ = SPI_RxByte();
 8006dbe:	6a3c      	ldr	r4, [r7, #32]
 8006dc0:	1c63      	adds	r3, r4, #1
 8006dc2:	623b      	str	r3, [r7, #32]
 8006dc4:	f7ff fb86 	bl	80064d4 <SPI_RxByte>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8006dcc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006dd6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006dda:	2b03      	cmp	r3, #3
 8006ddc:	d9ef      	bls.n	8006dbe <SD_disk_ioctl+0x206>
        }
        
        res = RES_OK;
 8006dde:	2300      	movs	r3, #0
 8006de0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }     
      
    default:
      res = RES_PARERR;
 8006de4:	2304      	movs	r3, #4
 8006de6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006dea:	e006      	b.n	8006dfa <SD_disk_ioctl+0x242>
      break;
 8006dec:	bf00      	nop
 8006dee:	e004      	b.n	8006dfa <SD_disk_ioctl+0x242>
      break;
 8006df0:	bf00      	nop
 8006df2:	e002      	b.n	8006dfa <SD_disk_ioctl+0x242>
      break;
 8006df4:	bf00      	nop
 8006df6:	e000      	b.n	8006dfa <SD_disk_ioctl+0x242>
      break;
 8006df8:	bf00      	nop
    }
    
    DESELECT();
 8006dfa:	f7ff fb45 	bl	8006488 <DESELECT>
    SPI_RxByte();
 8006dfe:	f7ff fb69 	bl	80064d4 <SPI_RxByte>
  }
  
  return res;
 8006e02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	372c      	adds	r7, #44	; 0x2c
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd90      	pop	{r4, r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	20000005 	.word	0x20000005

08006e14 <HAL_ADC_ConvCpltCallback>:
	int samples = 132300;
	int laco = 0;
	uint8_t closed = 0x00;
	uint8_t headerSet = 0x00;
void HAL_ADC_ConvCpltCallback( ADC_HandleTypeDef* hadc1)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
	adcValue=buffer;
 8006e1c:	4b05      	ldr	r3, [pc, #20]	; (8006e34 <HAL_ADC_ConvCpltCallback+0x20>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	461a      	mov	r2, r3
 8006e22:	4b05      	ldr	r3, [pc, #20]	; (8006e38 <HAL_ADC_ConvCpltCallback+0x24>)
 8006e24:	601a      	str	r2, [r3, #0]
	HAL_ADC_Stop(hadc1);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f7f9 faca 	bl	80003c0 <HAL_ADC_Stop>
}
 8006e2c:	bf00      	nop
 8006e2e:	3708      	adds	r7, #8
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}
 8006e34:	20003760 	.word	0x20003760
 8006e38:	20003888 	.word	0x20003888

08006e3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006e40:	f7f9 f984 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006e44:	f000 f81c 	bl	8006e80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006e48:	f000 f964 	bl	8007114 <MX_GPIO_Init>
  MX_ADC1_Init();
 8006e4c:	f000 f874 	bl	8006f38 <MX_ADC1_Init>
  MX_SPI1_Init();
 8006e50:	f000 f8b0 	bl	8006fb4 <MX_SPI1_Init>
  MX_FATFS_Init();
 8006e54:	f7ff faf2 	bl	800643c <MX_FATFS_Init>
  MX_DMA_Init();
 8006e58:	f000 f92e 	bl	80070b8 <MX_DMA_Init>
  MX_TIM2_Init();
 8006e5c:	f000 f8e0 	bl	8007020 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_ADC_Start_DMA(&hadc1,&buffer,1);
 8006e60:	2201      	movs	r2, #1
 8006e62:	4904      	ldr	r1, [pc, #16]	; (8006e74 <main+0x38>)
 8006e64:	4804      	ldr	r0, [pc, #16]	; (8006e78 <main+0x3c>)
 8006e66:	f7f9 fad7 	bl	8000418 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim2);
 8006e6a:	4804      	ldr	r0, [pc, #16]	; (8006e7c <main+0x40>)
 8006e6c:	f7fb fab8 	bl	80023e0 <HAL_TIM_Base_Start_IT>
  //HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_RESET);
  //writeS();
  //HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_SET);

	while (1)
 8006e70:	e7fe      	b.n	8006e70 <main+0x34>
 8006e72:	bf00      	nop
 8006e74:	20003760 	.word	0x20003760
 8006e78:	2000372c 	.word	0x2000372c
 8006e7c:	20003804 	.word	0x20003804

08006e80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b094      	sub	sp, #80	; 0x50
 8006e84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006e86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006e8a:	2228      	movs	r2, #40	; 0x28
 8006e8c:	2100      	movs	r1, #0
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f000 fd32 	bl	80078f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006e94:	f107 0314 	add.w	r3, r7, #20
 8006e98:	2200      	movs	r2, #0
 8006e9a:	601a      	str	r2, [r3, #0]
 8006e9c:	605a      	str	r2, [r3, #4]
 8006e9e:	609a      	str	r2, [r3, #8]
 8006ea0:	60da      	str	r2, [r3, #12]
 8006ea2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006ea4:	1d3b      	adds	r3, r7, #4
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	601a      	str	r2, [r3, #0]
 8006eaa:	605a      	str	r2, [r3, #4]
 8006eac:	609a      	str	r2, [r3, #8]
 8006eae:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006eb4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006ec2:	2302      	movs	r3, #2
 8006ec4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006ec6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006eca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006ecc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8006ed0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006ed2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f7fa f9f0 	bl	80012bc <HAL_RCC_OscConfig>
 8006edc:	4603      	mov	r3, r0
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d001      	beq.n	8006ee6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8006ee2:	f000 fa47 	bl	8007374 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006ee6:	230f      	movs	r3, #15
 8006ee8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006eea:	2302      	movs	r3, #2
 8006eec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006ef2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ef6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006efc:	f107 0314 	add.w	r3, r7, #20
 8006f00:	2102      	movs	r1, #2
 8006f02:	4618      	mov	r0, r3
 8006f04:	f7fa fc5a 	bl	80017bc <HAL_RCC_ClockConfig>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d001      	beq.n	8006f12 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8006f0e:	f000 fa31 	bl	8007374 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8006f12:	2302      	movs	r3, #2
 8006f14:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8006f16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f1a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006f1c:	1d3b      	adds	r3, r7, #4
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f7fa fdb6 	bl	8001a90 <HAL_RCCEx_PeriphCLKConfig>
 8006f24:	4603      	mov	r3, r0
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d001      	beq.n	8006f2e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8006f2a:	f000 fa23 	bl	8007374 <Error_Handler>
  }
}
 8006f2e:	bf00      	nop
 8006f30:	3750      	adds	r7, #80	; 0x50
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}
	...

08006f38 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b084      	sub	sp, #16
 8006f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006f3e:	1d3b      	adds	r3, r7, #4
 8006f40:	2200      	movs	r2, #0
 8006f42:	601a      	str	r2, [r3, #0]
 8006f44:	605a      	str	r2, [r3, #4]
 8006f46:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8006f48:	4b18      	ldr	r3, [pc, #96]	; (8006fac <MX_ADC1_Init+0x74>)
 8006f4a:	4a19      	ldr	r2, [pc, #100]	; (8006fb0 <MX_ADC1_Init+0x78>)
 8006f4c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8006f4e:	4b17      	ldr	r3, [pc, #92]	; (8006fac <MX_ADC1_Init+0x74>)
 8006f50:	2200      	movs	r2, #0
 8006f52:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006f54:	4b15      	ldr	r3, [pc, #84]	; (8006fac <MX_ADC1_Init+0x74>)
 8006f56:	2201      	movs	r2, #1
 8006f58:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006f5a:	4b14      	ldr	r3, [pc, #80]	; (8006fac <MX_ADC1_Init+0x74>)
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006f60:	4b12      	ldr	r3, [pc, #72]	; (8006fac <MX_ADC1_Init+0x74>)
 8006f62:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8006f66:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006f68:	4b10      	ldr	r3, [pc, #64]	; (8006fac <MX_ADC1_Init+0x74>)
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8006f6e:	4b0f      	ldr	r3, [pc, #60]	; (8006fac <MX_ADC1_Init+0x74>)
 8006f70:	2201      	movs	r2, #1
 8006f72:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006f74:	480d      	ldr	r0, [pc, #52]	; (8006fac <MX_ADC1_Init+0x74>)
 8006f76:	f7f9 f94b 	bl	8000210 <HAL_ADC_Init>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d001      	beq.n	8006f84 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8006f80:	f000 f9f8 	bl	8007374 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8006f84:	2300      	movs	r3, #0
 8006f86:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8006f8c:	2306      	movs	r3, #6
 8006f8e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006f90:	1d3b      	adds	r3, r7, #4
 8006f92:	4619      	mov	r1, r3
 8006f94:	4805      	ldr	r0, [pc, #20]	; (8006fac <MX_ADC1_Init+0x74>)
 8006f96:	f7f9 fb2f 	bl	80005f8 <HAL_ADC_ConfigChannel>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d001      	beq.n	8006fa4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8006fa0:	f000 f9e8 	bl	8007374 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8006fa4:	bf00      	nop
 8006fa6:	3710      	adds	r7, #16
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}
 8006fac:	2000372c 	.word	0x2000372c
 8006fb0:	40012400 	.word	0x40012400

08006fb4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8006fb8:	4b17      	ldr	r3, [pc, #92]	; (8007018 <MX_SPI1_Init+0x64>)
 8006fba:	4a18      	ldr	r2, [pc, #96]	; (800701c <MX_SPI1_Init+0x68>)
 8006fbc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006fbe:	4b16      	ldr	r3, [pc, #88]	; (8007018 <MX_SPI1_Init+0x64>)
 8006fc0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006fc4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8006fc6:	4b14      	ldr	r3, [pc, #80]	; (8007018 <MX_SPI1_Init+0x64>)
 8006fc8:	2200      	movs	r2, #0
 8006fca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006fcc:	4b12      	ldr	r3, [pc, #72]	; (8007018 <MX_SPI1_Init+0x64>)
 8006fce:	2200      	movs	r2, #0
 8006fd0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006fd2:	4b11      	ldr	r3, [pc, #68]	; (8007018 <MX_SPI1_Init+0x64>)
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006fd8:	4b0f      	ldr	r3, [pc, #60]	; (8007018 <MX_SPI1_Init+0x64>)
 8006fda:	2200      	movs	r2, #0
 8006fdc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006fde:	4b0e      	ldr	r3, [pc, #56]	; (8007018 <MX_SPI1_Init+0x64>)
 8006fe0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fe4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8006fe6:	4b0c      	ldr	r3, [pc, #48]	; (8007018 <MX_SPI1_Init+0x64>)
 8006fe8:	2208      	movs	r2, #8
 8006fea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006fec:	4b0a      	ldr	r3, [pc, #40]	; (8007018 <MX_SPI1_Init+0x64>)
 8006fee:	2200      	movs	r2, #0
 8006ff0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006ff2:	4b09      	ldr	r3, [pc, #36]	; (8007018 <MX_SPI1_Init+0x64>)
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006ff8:	4b07      	ldr	r3, [pc, #28]	; (8007018 <MX_SPI1_Init+0x64>)
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8006ffe:	4b06      	ldr	r3, [pc, #24]	; (8007018 <MX_SPI1_Init+0x64>)
 8007000:	220a      	movs	r2, #10
 8007002:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8007004:	4804      	ldr	r0, [pc, #16]	; (8007018 <MX_SPI1_Init+0x64>)
 8007006:	f7fa fdf9 	bl	8001bfc <HAL_SPI_Init>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d001      	beq.n	8007014 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8007010:	f000 f9b0 	bl	8007374 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8007014:	bf00      	nop
 8007016:	bd80      	pop	{r7, pc}
 8007018:	200037ac 	.word	0x200037ac
 800701c:	40013000 	.word	0x40013000

08007020 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b086      	sub	sp, #24
 8007024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007026:	f107 0308 	add.w	r3, r7, #8
 800702a:	2200      	movs	r2, #0
 800702c:	601a      	str	r2, [r3, #0]
 800702e:	605a      	str	r2, [r3, #4]
 8007030:	609a      	str	r2, [r3, #8]
 8007032:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007034:	463b      	mov	r3, r7
 8007036:	2200      	movs	r2, #0
 8007038:	601a      	str	r2, [r3, #0]
 800703a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800703c:	4b1d      	ldr	r3, [pc, #116]	; (80070b4 <MX_TIM2_Init+0x94>)
 800703e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007042:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2;
 8007044:	4b1b      	ldr	r3, [pc, #108]	; (80070b4 <MX_TIM2_Init+0x94>)
 8007046:	2202      	movs	r2, #2
 8007048:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800704a:	4b1a      	ldr	r3, [pc, #104]	; (80070b4 <MX_TIM2_Init+0x94>)
 800704c:	2200      	movs	r2, #0
 800704e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8007050:	4b18      	ldr	r3, [pc, #96]	; (80070b4 <MX_TIM2_Init+0x94>)
 8007052:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007056:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007058:	4b16      	ldr	r3, [pc, #88]	; (80070b4 <MX_TIM2_Init+0x94>)
 800705a:	2200      	movs	r2, #0
 800705c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800705e:	4b15      	ldr	r3, [pc, #84]	; (80070b4 <MX_TIM2_Init+0x94>)
 8007060:	2200      	movs	r2, #0
 8007062:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007064:	4813      	ldr	r0, [pc, #76]	; (80070b4 <MX_TIM2_Init+0x94>)
 8007066:	f7fb f990 	bl	800238a <HAL_TIM_Base_Init>
 800706a:	4603      	mov	r3, r0
 800706c:	2b00      	cmp	r3, #0
 800706e:	d001      	beq.n	8007074 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8007070:	f000 f980 	bl	8007374 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007074:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007078:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800707a:	f107 0308 	add.w	r3, r7, #8
 800707e:	4619      	mov	r1, r3
 8007080:	480c      	ldr	r0, [pc, #48]	; (80070b4 <MX_TIM2_Init+0x94>)
 8007082:	f7fb fad8 	bl	8002636 <HAL_TIM_ConfigClockSource>
 8007086:	4603      	mov	r3, r0
 8007088:	2b00      	cmp	r3, #0
 800708a:	d001      	beq.n	8007090 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800708c:	f000 f972 	bl	8007374 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007090:	2300      	movs	r3, #0
 8007092:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007094:	2300      	movs	r3, #0
 8007096:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007098:	463b      	mov	r3, r7
 800709a:	4619      	mov	r1, r3
 800709c:	4805      	ldr	r0, [pc, #20]	; (80070b4 <MX_TIM2_Init+0x94>)
 800709e:	f7fb fc9d 	bl	80029dc <HAL_TIMEx_MasterConfigSynchronization>
 80070a2:	4603      	mov	r3, r0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d001      	beq.n	80070ac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80070a8:	f000 f964 	bl	8007374 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80070ac:	bf00      	nop
 80070ae:	3718      	adds	r7, #24
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}
 80070b4:	20003804 	.word	0x20003804

080070b8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80070be:	4a14      	ldr	r2, [pc, #80]	; (8007110 <MX_DMA_Init+0x58>)
 80070c0:	4b13      	ldr	r3, [pc, #76]	; (8007110 <MX_DMA_Init+0x58>)
 80070c2:	695b      	ldr	r3, [r3, #20]
 80070c4:	f043 0301 	orr.w	r3, r3, #1
 80070c8:	6153      	str	r3, [r2, #20]
 80070ca:	4b11      	ldr	r3, [pc, #68]	; (8007110 <MX_DMA_Init+0x58>)
 80070cc:	695b      	ldr	r3, [r3, #20]
 80070ce:	f003 0301 	and.w	r3, r3, #1
 80070d2:	607b      	str	r3, [r7, #4]
 80070d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80070d6:	2200      	movs	r2, #0
 80070d8:	2100      	movs	r1, #0
 80070da:	200b      	movs	r0, #11
 80070dc:	f7f9 fd4b 	bl	8000b76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80070e0:	200b      	movs	r0, #11
 80070e2:	f7f9 fd64 	bl	8000bae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80070e6:	2200      	movs	r2, #0
 80070e8:	2100      	movs	r1, #0
 80070ea:	200c      	movs	r0, #12
 80070ec:	f7f9 fd43 	bl	8000b76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80070f0:	200c      	movs	r0, #12
 80070f2:	f7f9 fd5c 	bl	8000bae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80070f6:	2200      	movs	r2, #0
 80070f8:	2100      	movs	r1, #0
 80070fa:	200d      	movs	r0, #13
 80070fc:	f7f9 fd3b 	bl	8000b76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8007100:	200d      	movs	r0, #13
 8007102:	f7f9 fd54 	bl	8000bae <HAL_NVIC_EnableIRQ>

}
 8007106:	bf00      	nop
 8007108:	3708      	adds	r7, #8
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
 800710e:	bf00      	nop
 8007110:	40021000 	.word	0x40021000

08007114 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b088      	sub	sp, #32
 8007118:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800711a:	f107 0310 	add.w	r3, r7, #16
 800711e:	2200      	movs	r2, #0
 8007120:	601a      	str	r2, [r3, #0]
 8007122:	605a      	str	r2, [r3, #4]
 8007124:	609a      	str	r2, [r3, #8]
 8007126:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007128:	4a2d      	ldr	r2, [pc, #180]	; (80071e0 <MX_GPIO_Init+0xcc>)
 800712a:	4b2d      	ldr	r3, [pc, #180]	; (80071e0 <MX_GPIO_Init+0xcc>)
 800712c:	699b      	ldr	r3, [r3, #24]
 800712e:	f043 0310 	orr.w	r3, r3, #16
 8007132:	6193      	str	r3, [r2, #24]
 8007134:	4b2a      	ldr	r3, [pc, #168]	; (80071e0 <MX_GPIO_Init+0xcc>)
 8007136:	699b      	ldr	r3, [r3, #24]
 8007138:	f003 0310 	and.w	r3, r3, #16
 800713c:	60fb      	str	r3, [r7, #12]
 800713e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007140:	4a27      	ldr	r2, [pc, #156]	; (80071e0 <MX_GPIO_Init+0xcc>)
 8007142:	4b27      	ldr	r3, [pc, #156]	; (80071e0 <MX_GPIO_Init+0xcc>)
 8007144:	699b      	ldr	r3, [r3, #24]
 8007146:	f043 0320 	orr.w	r3, r3, #32
 800714a:	6193      	str	r3, [r2, #24]
 800714c:	4b24      	ldr	r3, [pc, #144]	; (80071e0 <MX_GPIO_Init+0xcc>)
 800714e:	699b      	ldr	r3, [r3, #24]
 8007150:	f003 0320 	and.w	r3, r3, #32
 8007154:	60bb      	str	r3, [r7, #8]
 8007156:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007158:	4a21      	ldr	r2, [pc, #132]	; (80071e0 <MX_GPIO_Init+0xcc>)
 800715a:	4b21      	ldr	r3, [pc, #132]	; (80071e0 <MX_GPIO_Init+0xcc>)
 800715c:	699b      	ldr	r3, [r3, #24]
 800715e:	f043 0304 	orr.w	r3, r3, #4
 8007162:	6193      	str	r3, [r2, #24]
 8007164:	4b1e      	ldr	r3, [pc, #120]	; (80071e0 <MX_GPIO_Init+0xcc>)
 8007166:	699b      	ldr	r3, [r3, #24]
 8007168:	f003 0304 	and.w	r3, r3, #4
 800716c:	607b      	str	r3, [r7, #4]
 800716e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007170:	4a1b      	ldr	r2, [pc, #108]	; (80071e0 <MX_GPIO_Init+0xcc>)
 8007172:	4b1b      	ldr	r3, [pc, #108]	; (80071e0 <MX_GPIO_Init+0xcc>)
 8007174:	699b      	ldr	r3, [r3, #24]
 8007176:	f043 0308 	orr.w	r3, r3, #8
 800717a:	6193      	str	r3, [r2, #24]
 800717c:	4b18      	ldr	r3, [pc, #96]	; (80071e0 <MX_GPIO_Init+0xcc>)
 800717e:	699b      	ldr	r3, [r3, #24]
 8007180:	f003 0308 	and.w	r3, r3, #8
 8007184:	603b      	str	r3, [r7, #0]
 8007186:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8007188:	2200      	movs	r2, #0
 800718a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800718e:	4815      	ldr	r0, [pc, #84]	; (80071e4 <MX_GPIO_Init+0xd0>)
 8007190:	f7fa f87c 	bl	800128c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8007194:	2200      	movs	r2, #0
 8007196:	2101      	movs	r1, #1
 8007198:	4813      	ldr	r0, [pc, #76]	; (80071e8 <MX_GPIO_Init+0xd4>)
 800719a:	f7fa f877 	bl	800128c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800719e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80071a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80071a4:	2301      	movs	r3, #1
 80071a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071a8:	2300      	movs	r3, #0
 80071aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071ac:	2302      	movs	r3, #2
 80071ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80071b0:	f107 0310 	add.w	r3, r7, #16
 80071b4:	4619      	mov	r1, r3
 80071b6:	480b      	ldr	r0, [pc, #44]	; (80071e4 <MX_GPIO_Init+0xd0>)
 80071b8:	f7f9 ff0e 	bl	8000fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80071bc:	2301      	movs	r3, #1
 80071be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80071c0:	2301      	movs	r3, #1
 80071c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071c4:	2300      	movs	r3, #0
 80071c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071c8:	2302      	movs	r3, #2
 80071ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071cc:	f107 0310 	add.w	r3, r7, #16
 80071d0:	4619      	mov	r1, r3
 80071d2:	4805      	ldr	r0, [pc, #20]	; (80071e8 <MX_GPIO_Init+0xd4>)
 80071d4:	f7f9 ff00 	bl	8000fd8 <HAL_GPIO_Init>

}
 80071d8:	bf00      	nop
 80071da:	3720      	adds	r7, #32
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}
 80071e0:	40021000 	.word	0x40021000
 80071e4:	40011000 	.word	0x40011000
 80071e8:	40010c00 	.word	0x40010c00

080071ec <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b082      	sub	sp, #8
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc1,&buffer,1);
 80071f4:	2201      	movs	r2, #1
 80071f6:	494f      	ldr	r1, [pc, #316]	; (8007334 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80071f8:	484f      	ldr	r0, [pc, #316]	; (8007338 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80071fa:	f7f9 f90d 	bl	8000418 <HAL_ADC_Start_DMA>
	if(headerSet == 0x00){
 80071fe:	4b4f      	ldr	r3, [pc, #316]	; (800733c <HAL_TIM_PeriodElapsedCallback+0x150>)
 8007200:	781b      	ldrb	r3, [r3, #0]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d112      	bne.n	800722c <HAL_TIM_PeriodElapsedCallback+0x40>
		  f_mount(&fs, "", 0);
 8007206:	2200      	movs	r2, #0
 8007208:	494d      	ldr	r1, [pc, #308]	; (8007340 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800720a:	484e      	ldr	r0, [pc, #312]	; (8007344 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800720c:	f7fe f950 	bl	80054b0 <f_mount>
		  f_open(&fil, "0:3.wav", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8007210:	2213      	movs	r2, #19
 8007212:	494d      	ldr	r1, [pc, #308]	; (8007348 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8007214:	484d      	ldr	r0, [pc, #308]	; (800734c <HAL_TIM_PeriodElapsedCallback+0x160>)
 8007216:	f7fe f995 	bl	8005544 <f_open>
		  f_write(&fil,header,44,&bw);
 800721a:	4b4d      	ldr	r3, [pc, #308]	; (8007350 <HAL_TIM_PeriodElapsedCallback+0x164>)
 800721c:	222c      	movs	r2, #44	; 0x2c
 800721e:	494d      	ldr	r1, [pc, #308]	; (8007354 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8007220:	484a      	ldr	r0, [pc, #296]	; (800734c <HAL_TIM_PeriodElapsedCallback+0x160>)
 8007222:	f7fe fcc9 	bl	8005bb8 <f_write>
		  headerSet = 0x01;
 8007226:	4b45      	ldr	r3, [pc, #276]	; (800733c <HAL_TIM_PeriodElapsedCallback+0x150>)
 8007228:	2201      	movs	r2, #1
 800722a:	701a      	strb	r2, [r3, #0]
	}
	if(laco == 0){
 800722c:	4b4a      	ldr	r3, [pc, #296]	; (8007358 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d105      	bne.n	8007240 <HAL_TIM_PeriodElapsedCallback+0x54>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_RESET);
 8007234:	2200      	movs	r2, #0
 8007236:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800723a:	4848      	ldr	r0, [pc, #288]	; (800735c <HAL_TIM_PeriodElapsedCallback+0x170>)
 800723c:	f7fa f826 	bl	800128c <HAL_GPIO_WritePin>
	}
	if(laco < samples){
 8007240:	4b45      	ldr	r3, [pc, #276]	; (8007358 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	4b46      	ldr	r3, [pc, #280]	; (8007360 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	429a      	cmp	r2, r3
 800724a:	da5f      	bge.n	800730c <HAL_TIM_PeriodElapsedCallback+0x120>

		HAL_ADC_Start_DMA(&hadc1,&buffer,1);
 800724c:	2201      	movs	r2, #1
 800724e:	4939      	ldr	r1, [pc, #228]	; (8007334 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8007250:	4839      	ldr	r0, [pc, #228]	; (8007338 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8007252:	f7f9 f8e1 	bl	8000418 <HAL_ADC_Start_DMA>
		if(adcValue >= 0x061A && adcValue <= 0x088b){
 8007256:	4b43      	ldr	r3, [pc, #268]	; (8007364 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f240 6219 	movw	r2, #1561	; 0x619
 800725e:	4293      	cmp	r3, r2
 8007260:	dd11      	ble.n	8007286 <HAL_TIM_PeriodElapsedCallback+0x9a>
 8007262:	4b40      	ldr	r3, [pc, #256]	; (8007364 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f640 028b 	movw	r2, #2187	; 0x88b
 800726a:	4293      	cmp	r3, r2
 800726c:	dc0b      	bgt.n	8007286 <HAL_TIM_PeriodElapsedCallback+0x9a>
			buff[count] = (0x07);
 800726e:	4b3e      	ldr	r3, [pc, #248]	; (8007368 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a3e      	ldr	r2, [pc, #248]	; (800736c <HAL_TIM_PeriodElapsedCallback+0x180>)
 8007274:	2107      	movs	r1, #7
 8007276:	54d1      	strb	r1, [r2, r3]
		    buff[count+1] = (0x53);
 8007278:	4b3b      	ldr	r3, [pc, #236]	; (8007368 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	3301      	adds	r3, #1
 800727e:	4a3b      	ldr	r2, [pc, #236]	; (800736c <HAL_TIM_PeriodElapsedCallback+0x180>)
 8007280:	2153      	movs	r1, #83	; 0x53
 8007282:	54d1      	strb	r1, [r2, r3]
 8007284:	e00f      	b.n	80072a6 <HAL_TIM_PeriodElapsedCallback+0xba>
		}else{
			buff[count] = (adcValue >> 8);
 8007286:	4b38      	ldr	r3, [pc, #224]	; (8007368 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a36      	ldr	r2, [pc, #216]	; (8007364 <HAL_TIM_PeriodElapsedCallback+0x178>)
 800728c:	6812      	ldr	r2, [r2, #0]
 800728e:	1212      	asrs	r2, r2, #8
 8007290:	b2d1      	uxtb	r1, r2
 8007292:	4a36      	ldr	r2, [pc, #216]	; (800736c <HAL_TIM_PeriodElapsedCallback+0x180>)
 8007294:	54d1      	strb	r1, [r2, r3]
		    buff[count+1] = (adcValue);
 8007296:	4b34      	ldr	r3, [pc, #208]	; (8007368 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	3301      	adds	r3, #1
 800729c:	4a31      	ldr	r2, [pc, #196]	; (8007364 <HAL_TIM_PeriodElapsedCallback+0x178>)
 800729e:	6812      	ldr	r2, [r2, #0]
 80072a0:	b2d1      	uxtb	r1, r2
 80072a2:	4a32      	ldr	r2, [pc, #200]	; (800736c <HAL_TIM_PeriodElapsedCallback+0x180>)
 80072a4:	54d1      	strb	r1, [r2, r3]
		}
		count++;
 80072a6:	4b30      	ldr	r3, [pc, #192]	; (8007368 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	3301      	adds	r3, #1
 80072ac:	4a2e      	ldr	r2, [pc, #184]	; (8007368 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80072ae:	6013      	str	r3, [r2, #0]
		count++;
 80072b0:	4b2d      	ldr	r3, [pc, #180]	; (8007368 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	3301      	adds	r3, #1
 80072b6:	4a2c      	ldr	r2, [pc, #176]	; (8007368 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80072b8:	6013      	str	r3, [r2, #0]
		if(count >= 999){
 80072ba:	4b2b      	ldr	r3, [pc, #172]	; (8007368 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f240 32e6 	movw	r2, #998	; 0x3e6
 80072c2:	4293      	cmp	r3, r2
 80072c4:	dd0a      	ble.n	80072dc <HAL_TIM_PeriodElapsedCallback+0xf0>
			f_write(&fil,buff,1000,&bw);
 80072c6:	4b22      	ldr	r3, [pc, #136]	; (8007350 <HAL_TIM_PeriodElapsedCallback+0x164>)
 80072c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80072cc:	4927      	ldr	r1, [pc, #156]	; (800736c <HAL_TIM_PeriodElapsedCallback+0x180>)
 80072ce:	481f      	ldr	r0, [pc, #124]	; (800734c <HAL_TIM_PeriodElapsedCallback+0x160>)
 80072d0:	f7fe fc72 	bl	8005bb8 <f_write>
			count = 0;
 80072d4:	4b24      	ldr	r3, [pc, #144]	; (8007368 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80072d6:	2200      	movs	r2, #0
 80072d8:	601a      	str	r2, [r3, #0]
 80072da:	e011      	b.n	8007300 <HAL_TIM_PeriodElapsedCallback+0x114>
		}else if(laco == samples-1){
 80072dc:	4b20      	ldr	r3, [pc, #128]	; (8007360 <HAL_TIM_PeriodElapsedCallback+0x174>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	1e5a      	subs	r2, r3, #1
 80072e2:	4b1d      	ldr	r3, [pc, #116]	; (8007358 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d10a      	bne.n	8007300 <HAL_TIM_PeriodElapsedCallback+0x114>
			f_write(&fil,buff,count,&bw);
 80072ea:	4b1f      	ldr	r3, [pc, #124]	; (8007368 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	461a      	mov	r2, r3
 80072f0:	4b17      	ldr	r3, [pc, #92]	; (8007350 <HAL_TIM_PeriodElapsedCallback+0x164>)
 80072f2:	491e      	ldr	r1, [pc, #120]	; (800736c <HAL_TIM_PeriodElapsedCallback+0x180>)
 80072f4:	4815      	ldr	r0, [pc, #84]	; (800734c <HAL_TIM_PeriodElapsedCallback+0x160>)
 80072f6:	f7fe fc5f 	bl	8005bb8 <f_write>
			count = 0;
 80072fa:	4b1b      	ldr	r3, [pc, #108]	; (8007368 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80072fc:	2200      	movs	r2, #0
 80072fe:	601a      	str	r2, [r3, #0]
		}
		laco++;
 8007300:	4b15      	ldr	r3, [pc, #84]	; (8007358 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	3301      	adds	r3, #1
 8007306:	4a14      	ldr	r2, [pc, #80]	; (8007358 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8007308:	6013      	str	r3, [r2, #0]
			f_close(&fil);
			closed = 0x01;
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_SET);
		}
	}
}
 800730a:	e00f      	b.n	800732c <HAL_TIM_PeriodElapsedCallback+0x140>
		if(closed == 0x00){
 800730c:	4b18      	ldr	r3, [pc, #96]	; (8007370 <HAL_TIM_PeriodElapsedCallback+0x184>)
 800730e:	781b      	ldrb	r3, [r3, #0]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d10b      	bne.n	800732c <HAL_TIM_PeriodElapsedCallback+0x140>
			f_close(&fil);
 8007314:	480d      	ldr	r0, [pc, #52]	; (800734c <HAL_TIM_PeriodElapsedCallback+0x160>)
 8007316:	f7fe ffa4 	bl	8006262 <f_close>
			closed = 0x01;
 800731a:	4b15      	ldr	r3, [pc, #84]	; (8007370 <HAL_TIM_PeriodElapsedCallback+0x184>)
 800731c:	2201      	movs	r2, #1
 800731e:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_SET);
 8007320:	2201      	movs	r2, #1
 8007322:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007326:	480d      	ldr	r0, [pc, #52]	; (800735c <HAL_TIM_PeriodElapsedCallback+0x170>)
 8007328:	f7f9 ffb0 	bl	800128c <HAL_GPIO_WritePin>
}
 800732c:	bf00      	nop
 800732e:	3708      	adds	r7, #8
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}
 8007334:	20003760 	.word	0x20003760
 8007338:	2000372c 	.word	0x2000372c
 800733c:	200002a5 	.word	0x200002a5
 8007340:	0800797c 	.word	0x0800797c
 8007344:	20002310 	.word	0x20002310
 8007348:	08007980 	.word	0x08007980
 800734c:	2000388c 	.word	0x2000388c
 8007350:	200037a8 	.word	0x200037a8
 8007354:	2000000c 	.word	0x2000000c
 8007358:	200002a0 	.word	0x200002a0
 800735c:	40011000 	.word	0x40011000
 8007360:	20000008 	.word	0x20000008
 8007364:	20003888 	.word	0x20003888
 8007368:	2000029c 	.word	0x2000029c
 800736c:	20003340 	.word	0x20003340
 8007370:	200002a4 	.word	0x200002a4

08007374 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007374:	b480      	push	{r7}
 8007376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007378:	bf00      	nop
 800737a:	46bd      	mov	sp, r7
 800737c:	bc80      	pop	{r7}
 800737e:	4770      	bx	lr

08007380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007380:	b480      	push	{r7}
 8007382:	b085      	sub	sp, #20
 8007384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8007386:	4a15      	ldr	r2, [pc, #84]	; (80073dc <HAL_MspInit+0x5c>)
 8007388:	4b14      	ldr	r3, [pc, #80]	; (80073dc <HAL_MspInit+0x5c>)
 800738a:	699b      	ldr	r3, [r3, #24]
 800738c:	f043 0301 	orr.w	r3, r3, #1
 8007390:	6193      	str	r3, [r2, #24]
 8007392:	4b12      	ldr	r3, [pc, #72]	; (80073dc <HAL_MspInit+0x5c>)
 8007394:	699b      	ldr	r3, [r3, #24]
 8007396:	f003 0301 	and.w	r3, r3, #1
 800739a:	60bb      	str	r3, [r7, #8]
 800739c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800739e:	4a0f      	ldr	r2, [pc, #60]	; (80073dc <HAL_MspInit+0x5c>)
 80073a0:	4b0e      	ldr	r3, [pc, #56]	; (80073dc <HAL_MspInit+0x5c>)
 80073a2:	69db      	ldr	r3, [r3, #28]
 80073a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073a8:	61d3      	str	r3, [r2, #28]
 80073aa:	4b0c      	ldr	r3, [pc, #48]	; (80073dc <HAL_MspInit+0x5c>)
 80073ac:	69db      	ldr	r3, [r3, #28]
 80073ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073b2:	607b      	str	r3, [r7, #4]
 80073b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80073b6:	4b0a      	ldr	r3, [pc, #40]	; (80073e0 <HAL_MspInit+0x60>)
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	60fb      	str	r3, [r7, #12]
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80073c2:	60fb      	str	r3, [r7, #12]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80073ca:	60fb      	str	r3, [r7, #12]
 80073cc:	4a04      	ldr	r2, [pc, #16]	; (80073e0 <HAL_MspInit+0x60>)
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80073d2:	bf00      	nop
 80073d4:	3714      	adds	r7, #20
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bc80      	pop	{r7}
 80073da:	4770      	bx	lr
 80073dc:	40021000 	.word	0x40021000
 80073e0:	40010000 	.word	0x40010000

080073e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b088      	sub	sp, #32
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073ec:	f107 0310 	add.w	r3, r7, #16
 80073f0:	2200      	movs	r2, #0
 80073f2:	601a      	str	r2, [r3, #0]
 80073f4:	605a      	str	r2, [r3, #4]
 80073f6:	609a      	str	r2, [r3, #8]
 80073f8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a29      	ldr	r2, [pc, #164]	; (80074a4 <HAL_ADC_MspInit+0xc0>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d14a      	bne.n	800749a <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8007404:	4a28      	ldr	r2, [pc, #160]	; (80074a8 <HAL_ADC_MspInit+0xc4>)
 8007406:	4b28      	ldr	r3, [pc, #160]	; (80074a8 <HAL_ADC_MspInit+0xc4>)
 8007408:	699b      	ldr	r3, [r3, #24]
 800740a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800740e:	6193      	str	r3, [r2, #24]
 8007410:	4b25      	ldr	r3, [pc, #148]	; (80074a8 <HAL_ADC_MspInit+0xc4>)
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007418:	60fb      	str	r3, [r7, #12]
 800741a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800741c:	4a22      	ldr	r2, [pc, #136]	; (80074a8 <HAL_ADC_MspInit+0xc4>)
 800741e:	4b22      	ldr	r3, [pc, #136]	; (80074a8 <HAL_ADC_MspInit+0xc4>)
 8007420:	699b      	ldr	r3, [r3, #24]
 8007422:	f043 0304 	orr.w	r3, r3, #4
 8007426:	6193      	str	r3, [r2, #24]
 8007428:	4b1f      	ldr	r3, [pc, #124]	; (80074a8 <HAL_ADC_MspInit+0xc4>)
 800742a:	699b      	ldr	r3, [r3, #24]
 800742c:	f003 0304 	and.w	r3, r3, #4
 8007430:	60bb      	str	r3, [r7, #8]
 8007432:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007434:	2301      	movs	r3, #1
 8007436:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007438:	2303      	movs	r3, #3
 800743a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800743c:	f107 0310 	add.w	r3, r7, #16
 8007440:	4619      	mov	r1, r3
 8007442:	481a      	ldr	r0, [pc, #104]	; (80074ac <HAL_ADC_MspInit+0xc8>)
 8007444:	f7f9 fdc8 	bl	8000fd8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8007448:	4b19      	ldr	r3, [pc, #100]	; (80074b0 <HAL_ADC_MspInit+0xcc>)
 800744a:	4a1a      	ldr	r2, [pc, #104]	; (80074b4 <HAL_ADC_MspInit+0xd0>)
 800744c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800744e:	4b18      	ldr	r3, [pc, #96]	; (80074b0 <HAL_ADC_MspInit+0xcc>)
 8007450:	2200      	movs	r2, #0
 8007452:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007454:	4b16      	ldr	r3, [pc, #88]	; (80074b0 <HAL_ADC_MspInit+0xcc>)
 8007456:	2200      	movs	r2, #0
 8007458:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800745a:	4b15      	ldr	r3, [pc, #84]	; (80074b0 <HAL_ADC_MspInit+0xcc>)
 800745c:	2280      	movs	r2, #128	; 0x80
 800745e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007460:	4b13      	ldr	r3, [pc, #76]	; (80074b0 <HAL_ADC_MspInit+0xcc>)
 8007462:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007466:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007468:	4b11      	ldr	r3, [pc, #68]	; (80074b0 <HAL_ADC_MspInit+0xcc>)
 800746a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800746e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8007470:	4b0f      	ldr	r3, [pc, #60]	; (80074b0 <HAL_ADC_MspInit+0xcc>)
 8007472:	2220      	movs	r2, #32
 8007474:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8007476:	4b0e      	ldr	r3, [pc, #56]	; (80074b0 <HAL_ADC_MspInit+0xcc>)
 8007478:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800747c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800747e:	480c      	ldr	r0, [pc, #48]	; (80074b0 <HAL_ADC_MspInit+0xcc>)
 8007480:	f7f9 fbb0 	bl	8000be4 <HAL_DMA_Init>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d001      	beq.n	800748e <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 800748a:	f7ff ff73 	bl	8007374 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	4a07      	ldr	r2, [pc, #28]	; (80074b0 <HAL_ADC_MspInit+0xcc>)
 8007492:	621a      	str	r2, [r3, #32]
 8007494:	4a06      	ldr	r2, [pc, #24]	; (80074b0 <HAL_ADC_MspInit+0xcc>)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800749a:	bf00      	nop
 800749c:	3720      	adds	r7, #32
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
 80074a2:	bf00      	nop
 80074a4:	40012400 	.word	0x40012400
 80074a8:	40021000 	.word	0x40021000
 80074ac:	40010800 	.word	0x40010800
 80074b0:	20003764 	.word	0x20003764
 80074b4:	40020008 	.word	0x40020008

080074b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b088      	sub	sp, #32
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074c0:	f107 0310 	add.w	r3, r7, #16
 80074c4:	2200      	movs	r2, #0
 80074c6:	601a      	str	r2, [r3, #0]
 80074c8:	605a      	str	r2, [r3, #4]
 80074ca:	609a      	str	r2, [r3, #8]
 80074cc:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a42      	ldr	r2, [pc, #264]	; (80075dc <HAL_SPI_MspInit+0x124>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d17d      	bne.n	80075d4 <HAL_SPI_MspInit+0x11c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80074d8:	4a41      	ldr	r2, [pc, #260]	; (80075e0 <HAL_SPI_MspInit+0x128>)
 80074da:	4b41      	ldr	r3, [pc, #260]	; (80075e0 <HAL_SPI_MspInit+0x128>)
 80074dc:	699b      	ldr	r3, [r3, #24]
 80074de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80074e2:	6193      	str	r3, [r2, #24]
 80074e4:	4b3e      	ldr	r3, [pc, #248]	; (80075e0 <HAL_SPI_MspInit+0x128>)
 80074e6:	699b      	ldr	r3, [r3, #24]
 80074e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80074ec:	60fb      	str	r3, [r7, #12]
 80074ee:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074f0:	4a3b      	ldr	r2, [pc, #236]	; (80075e0 <HAL_SPI_MspInit+0x128>)
 80074f2:	4b3b      	ldr	r3, [pc, #236]	; (80075e0 <HAL_SPI_MspInit+0x128>)
 80074f4:	699b      	ldr	r3, [r3, #24]
 80074f6:	f043 0304 	orr.w	r3, r3, #4
 80074fa:	6193      	str	r3, [r2, #24]
 80074fc:	4b38      	ldr	r3, [pc, #224]	; (80075e0 <HAL_SPI_MspInit+0x128>)
 80074fe:	699b      	ldr	r3, [r3, #24]
 8007500:	f003 0304 	and.w	r3, r3, #4
 8007504:	60bb      	str	r3, [r7, #8]
 8007506:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8007508:	23a0      	movs	r3, #160	; 0xa0
 800750a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800750c:	2302      	movs	r3, #2
 800750e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007510:	2303      	movs	r3, #3
 8007512:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007514:	f107 0310 	add.w	r3, r7, #16
 8007518:	4619      	mov	r1, r3
 800751a:	4832      	ldr	r0, [pc, #200]	; (80075e4 <HAL_SPI_MspInit+0x12c>)
 800751c:	f7f9 fd5c 	bl	8000fd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007520:	2340      	movs	r3, #64	; 0x40
 8007522:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007524:	2300      	movs	r3, #0
 8007526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007528:	2300      	movs	r3, #0
 800752a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800752c:	f107 0310 	add.w	r3, r7, #16
 8007530:	4619      	mov	r1, r3
 8007532:	482c      	ldr	r0, [pc, #176]	; (80075e4 <HAL_SPI_MspInit+0x12c>)
 8007534:	f7f9 fd50 	bl	8000fd8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8007538:	4b2b      	ldr	r3, [pc, #172]	; (80075e8 <HAL_SPI_MspInit+0x130>)
 800753a:	4a2c      	ldr	r2, [pc, #176]	; (80075ec <HAL_SPI_MspInit+0x134>)
 800753c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800753e:	4b2a      	ldr	r3, [pc, #168]	; (80075e8 <HAL_SPI_MspInit+0x130>)
 8007540:	2200      	movs	r2, #0
 8007542:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007544:	4b28      	ldr	r3, [pc, #160]	; (80075e8 <HAL_SPI_MspInit+0x130>)
 8007546:	2200      	movs	r2, #0
 8007548:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800754a:	4b27      	ldr	r3, [pc, #156]	; (80075e8 <HAL_SPI_MspInit+0x130>)
 800754c:	2280      	movs	r2, #128	; 0x80
 800754e:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007550:	4b25      	ldr	r3, [pc, #148]	; (80075e8 <HAL_SPI_MspInit+0x130>)
 8007552:	2200      	movs	r2, #0
 8007554:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007556:	4b24      	ldr	r3, [pc, #144]	; (80075e8 <HAL_SPI_MspInit+0x130>)
 8007558:	2200      	movs	r2, #0
 800755a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800755c:	4b22      	ldr	r3, [pc, #136]	; (80075e8 <HAL_SPI_MspInit+0x130>)
 800755e:	2200      	movs	r2, #0
 8007560:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8007562:	4b21      	ldr	r3, [pc, #132]	; (80075e8 <HAL_SPI_MspInit+0x130>)
 8007564:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8007568:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800756a:	481f      	ldr	r0, [pc, #124]	; (80075e8 <HAL_SPI_MspInit+0x130>)
 800756c:	f7f9 fb3a 	bl	8000be4 <HAL_DMA_Init>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d001      	beq.n	800757a <HAL_SPI_MspInit+0xc2>
    {
      Error_Handler();
 8007576:	f7ff fefd 	bl	8007374 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a1a      	ldr	r2, [pc, #104]	; (80075e8 <HAL_SPI_MspInit+0x130>)
 800757e:	64da      	str	r2, [r3, #76]	; 0x4c
 8007580:	4a19      	ldr	r2, [pc, #100]	; (80075e8 <HAL_SPI_MspInit+0x130>)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6253      	str	r3, [r2, #36]	; 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8007586:	4b1a      	ldr	r3, [pc, #104]	; (80075f0 <HAL_SPI_MspInit+0x138>)
 8007588:	4a1a      	ldr	r2, [pc, #104]	; (80075f4 <HAL_SPI_MspInit+0x13c>)
 800758a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800758c:	4b18      	ldr	r3, [pc, #96]	; (80075f0 <HAL_SPI_MspInit+0x138>)
 800758e:	2210      	movs	r2, #16
 8007590:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007592:	4b17      	ldr	r3, [pc, #92]	; (80075f0 <HAL_SPI_MspInit+0x138>)
 8007594:	2200      	movs	r2, #0
 8007596:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007598:	4b15      	ldr	r3, [pc, #84]	; (80075f0 <HAL_SPI_MspInit+0x138>)
 800759a:	2280      	movs	r2, #128	; 0x80
 800759c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800759e:	4b14      	ldr	r3, [pc, #80]	; (80075f0 <HAL_SPI_MspInit+0x138>)
 80075a0:	2200      	movs	r2, #0
 80075a2:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80075a4:	4b12      	ldr	r3, [pc, #72]	; (80075f0 <HAL_SPI_MspInit+0x138>)
 80075a6:	2200      	movs	r2, #0
 80075a8:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80075aa:	4b11      	ldr	r3, [pc, #68]	; (80075f0 <HAL_SPI_MspInit+0x138>)
 80075ac:	2200      	movs	r2, #0
 80075ae:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80075b0:	4b0f      	ldr	r3, [pc, #60]	; (80075f0 <HAL_SPI_MspInit+0x138>)
 80075b2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80075b6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80075b8:	480d      	ldr	r0, [pc, #52]	; (80075f0 <HAL_SPI_MspInit+0x138>)
 80075ba:	f7f9 fb13 	bl	8000be4 <HAL_DMA_Init>
 80075be:	4603      	mov	r3, r0
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d001      	beq.n	80075c8 <HAL_SPI_MspInit+0x110>
    {
      Error_Handler();
 80075c4:	f7ff fed6 	bl	8007374 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	4a09      	ldr	r2, [pc, #36]	; (80075f0 <HAL_SPI_MspInit+0x138>)
 80075cc:	649a      	str	r2, [r3, #72]	; 0x48
 80075ce:	4a08      	ldr	r2, [pc, #32]	; (80075f0 <HAL_SPI_MspInit+0x138>)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80075d4:	bf00      	nop
 80075d6:	3720      	adds	r7, #32
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}
 80075dc:	40013000 	.word	0x40013000
 80075e0:	40021000 	.word	0x40021000
 80075e4:	40010800 	.word	0x40010800
 80075e8:	20003844 	.word	0x20003844
 80075ec:	4002001c 	.word	0x4002001c
 80075f0:	200048b8 	.word	0x200048b8
 80075f4:	40020030 	.word	0x40020030

080075f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b084      	sub	sp, #16
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007608:	d113      	bne.n	8007632 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800760a:	4a0c      	ldr	r2, [pc, #48]	; (800763c <HAL_TIM_Base_MspInit+0x44>)
 800760c:	4b0b      	ldr	r3, [pc, #44]	; (800763c <HAL_TIM_Base_MspInit+0x44>)
 800760e:	69db      	ldr	r3, [r3, #28]
 8007610:	f043 0301 	orr.w	r3, r3, #1
 8007614:	61d3      	str	r3, [r2, #28]
 8007616:	4b09      	ldr	r3, [pc, #36]	; (800763c <HAL_TIM_Base_MspInit+0x44>)
 8007618:	69db      	ldr	r3, [r3, #28]
 800761a:	f003 0301 	and.w	r3, r3, #1
 800761e:	60fb      	str	r3, [r7, #12]
 8007620:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8007622:	2200      	movs	r2, #0
 8007624:	2100      	movs	r1, #0
 8007626:	201c      	movs	r0, #28
 8007628:	f7f9 faa5 	bl	8000b76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800762c:	201c      	movs	r0, #28
 800762e:	f7f9 fabe 	bl	8000bae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8007632:	bf00      	nop
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	40021000 	.word	0x40021000

08007640 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8007640:	b480      	push	{r7}
 8007642:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8007644:	4b0d      	ldr	r3, [pc, #52]	; (800767c <SDTimer_Handler+0x3c>)
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	b2db      	uxtb	r3, r3
 800764a:	2b00      	cmp	r3, #0
 800764c:	d006      	beq.n	800765c <SDTimer_Handler+0x1c>
    Timer1--;
 800764e:	4b0b      	ldr	r3, [pc, #44]	; (800767c <SDTimer_Handler+0x3c>)
 8007650:	781b      	ldrb	r3, [r3, #0]
 8007652:	b2db      	uxtb	r3, r3
 8007654:	3b01      	subs	r3, #1
 8007656:	b2da      	uxtb	r2, r3
 8007658:	4b08      	ldr	r3, [pc, #32]	; (800767c <SDTimer_Handler+0x3c>)
 800765a:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 800765c:	4b08      	ldr	r3, [pc, #32]	; (8007680 <SDTimer_Handler+0x40>)
 800765e:	781b      	ldrb	r3, [r3, #0]
 8007660:	b2db      	uxtb	r3, r3
 8007662:	2b00      	cmp	r3, #0
 8007664:	d006      	beq.n	8007674 <SDTimer_Handler+0x34>
    Timer2--;
 8007666:	4b06      	ldr	r3, [pc, #24]	; (8007680 <SDTimer_Handler+0x40>)
 8007668:	781b      	ldrb	r3, [r3, #0]
 800766a:	b2db      	uxtb	r3, r3
 800766c:	3b01      	subs	r3, #1
 800766e:	b2da      	uxtb	r2, r3
 8007670:	4b03      	ldr	r3, [pc, #12]	; (8007680 <SDTimer_Handler+0x40>)
 8007672:	701a      	strb	r2, [r3, #0]
}
 8007674:	bf00      	nop
 8007676:	46bd      	mov	sp, r7
 8007678:	bc80      	pop	{r7}
 800767a:	4770      	bx	lr
 800767c:	200048fd 	.word	0x200048fd
 8007680:	200048fc 	.word	0x200048fc

08007684 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007684:	b480      	push	{r7}
 8007686:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007688:	bf00      	nop
 800768a:	46bd      	mov	sp, r7
 800768c:	bc80      	pop	{r7}
 800768e:	4770      	bx	lr

08007690 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007690:	b480      	push	{r7}
 8007692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007694:	e7fe      	b.n	8007694 <HardFault_Handler+0x4>

08007696 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007696:	b480      	push	{r7}
 8007698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800769a:	e7fe      	b.n	800769a <MemManage_Handler+0x4>

0800769c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800769c:	b480      	push	{r7}
 800769e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80076a0:	e7fe      	b.n	80076a0 <BusFault_Handler+0x4>

080076a2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80076a2:	b480      	push	{r7}
 80076a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80076a6:	e7fe      	b.n	80076a6 <UsageFault_Handler+0x4>

080076a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80076a8:	b480      	push	{r7}
 80076aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80076ac:	bf00      	nop
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bc80      	pop	{r7}
 80076b2:	4770      	bx	lr

080076b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80076b4:	b480      	push	{r7}
 80076b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80076b8:	bf00      	nop
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bc80      	pop	{r7}
 80076be:	4770      	bx	lr

080076c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80076c0:	b480      	push	{r7}
 80076c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80076c4:	bf00      	nop
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bc80      	pop	{r7}
 80076ca:	4770      	bx	lr

080076cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 80076d0:	4b0a      	ldr	r3, [pc, #40]	; (80076fc <SysTick_Handler+0x30>)
 80076d2:	781b      	ldrb	r3, [r3, #0]
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	3301      	adds	r3, #1
 80076d8:	b2da      	uxtb	r2, r3
 80076da:	4b08      	ldr	r3, [pc, #32]	; (80076fc <SysTick_Handler+0x30>)
 80076dc:	701a      	strb	r2, [r3, #0]
		  if(FatFsCnt >= 10)
 80076de:	4b07      	ldr	r3, [pc, #28]	; (80076fc <SysTick_Handler+0x30>)
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	b2db      	uxtb	r3, r3
 80076e4:	2b09      	cmp	r3, #9
 80076e6:	d904      	bls.n	80076f2 <SysTick_Handler+0x26>
		  {
		    FatFsCnt = 0;
 80076e8:	4b04      	ldr	r3, [pc, #16]	; (80076fc <SysTick_Handler+0x30>)
 80076ea:	2200      	movs	r2, #0
 80076ec:	701a      	strb	r2, [r3, #0]
		    SDTimer_Handler();
 80076ee:	f7ff ffa7 	bl	8007640 <SDTimer_Handler>
		  }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80076f2:	f7f8 fd71 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80076f6:	bf00      	nop
 80076f8:	bd80      	pop	{r7, pc}
 80076fa:	bf00      	nop
 80076fc:	200002a6 	.word	0x200002a6

08007700 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007704:	4802      	ldr	r0, [pc, #8]	; (8007710 <DMA1_Channel1_IRQHandler+0x10>)
 8007706:	f7f9 fb27 	bl	8000d58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800770a:	bf00      	nop
 800770c:	bd80      	pop	{r7, pc}
 800770e:	bf00      	nop
 8007710:	20003764 	.word	0x20003764

08007714 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8007718:	4802      	ldr	r0, [pc, #8]	; (8007724 <DMA1_Channel2_IRQHandler+0x10>)
 800771a:	f7f9 fb1d 	bl	8000d58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800771e:	bf00      	nop
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	20003844 	.word	0x20003844

08007728 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800772c:	4802      	ldr	r0, [pc, #8]	; (8007738 <DMA1_Channel3_IRQHandler+0x10>)
 800772e:	f7f9 fb13 	bl	8000d58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8007732:	bf00      	nop
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	200048b8 	.word	0x200048b8

0800773c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8007740:	4802      	ldr	r0, [pc, #8]	; (800774c <TIM2_IRQHandler+0x10>)
 8007742:	f7fa fe70 	bl	8002426 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8007746:	bf00      	nop
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	20003804 	.word	0x20003804

08007750 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8007750:	b480      	push	{r7}
 8007752:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8007754:	4a15      	ldr	r2, [pc, #84]	; (80077ac <SystemInit+0x5c>)
 8007756:	4b15      	ldr	r3, [pc, #84]	; (80077ac <SystemInit+0x5c>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f043 0301 	orr.w	r3, r3, #1
 800775e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8007760:	4912      	ldr	r1, [pc, #72]	; (80077ac <SystemInit+0x5c>)
 8007762:	4b12      	ldr	r3, [pc, #72]	; (80077ac <SystemInit+0x5c>)
 8007764:	685a      	ldr	r2, [r3, #4]
 8007766:	4b12      	ldr	r3, [pc, #72]	; (80077b0 <SystemInit+0x60>)
 8007768:	4013      	ands	r3, r2
 800776a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800776c:	4a0f      	ldr	r2, [pc, #60]	; (80077ac <SystemInit+0x5c>)
 800776e:	4b0f      	ldr	r3, [pc, #60]	; (80077ac <SystemInit+0x5c>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800777a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800777c:	4a0b      	ldr	r2, [pc, #44]	; (80077ac <SystemInit+0x5c>)
 800777e:	4b0b      	ldr	r3, [pc, #44]	; (80077ac <SystemInit+0x5c>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007786:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8007788:	4a08      	ldr	r2, [pc, #32]	; (80077ac <SystemInit+0x5c>)
 800778a:	4b08      	ldr	r3, [pc, #32]	; (80077ac <SystemInit+0x5c>)
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8007792:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8007794:	4b05      	ldr	r3, [pc, #20]	; (80077ac <SystemInit+0x5c>)
 8007796:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800779a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800779c:	4b05      	ldr	r3, [pc, #20]	; (80077b4 <SystemInit+0x64>)
 800779e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80077a2:	609a      	str	r2, [r3, #8]
#endif 
}
 80077a4:	bf00      	nop
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bc80      	pop	{r7}
 80077aa:	4770      	bx	lr
 80077ac:	40021000 	.word	0x40021000
 80077b0:	f8ff0000 	.word	0xf8ff0000
 80077b4:	e000ed00 	.word	0xe000ed00

080077b8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b082      	sub	sp, #8
 80077bc:	af00      	add	r7, sp, #0
 80077be:	4603      	mov	r3, r0
 80077c0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */

    return SD_disk_initialize(pdrv);
 80077c2:	79fb      	ldrb	r3, [r7, #7]
 80077c4:	4618      	mov	r0, r3
 80077c6:	f7ff f80b 	bl	80067e0 <SD_disk_initialize>
 80077ca:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3708      	adds	r7, #8
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b082      	sub	sp, #8
 80077d8:	af00      	add	r7, sp, #0
 80077da:	4603      	mov	r3, r0
 80077dc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */

    return SD_disk_status(pdrv);
 80077de:	79fb      	ldrb	r3, [r7, #7]
 80077e0:	4618      	mov	r0, r3
 80077e2:	f7ff f8e7 	bl	80069b4 <SD_disk_status>
 80077e6:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3708      	adds	r7, #8
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b084      	sub	sp, #16
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60b9      	str	r1, [r7, #8]
 80077f8:	607a      	str	r2, [r7, #4]
 80077fa:	603b      	str	r3, [r7, #0]
 80077fc:	4603      	mov	r3, r0
 80077fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv,buff,sector,count);
 8007800:	7bf8      	ldrb	r0, [r7, #15]
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	68b9      	ldr	r1, [r7, #8]
 8007808:	f7ff f8e8 	bl	80069dc <SD_disk_read>
 800780c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800780e:	4618      	mov	r0, r3
 8007810:	3710      	adds	r7, #16
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}

08007816 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{ 
 8007816:	b580      	push	{r7, lr}
 8007818:	b084      	sub	sp, #16
 800781a:	af00      	add	r7, sp, #0
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	607a      	str	r2, [r7, #4]
 8007820:	603b      	str	r3, [r7, #0]
 8007822:	4603      	mov	r3, r0
 8007824:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv,buff,sector,count);
 8007826:	7bf8      	ldrb	r0, [r7, #15]
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	687a      	ldr	r2, [r7, #4]
 800782c:	68b9      	ldr	r1, [r7, #8]
 800782e:	f7ff f93f 	bl	8006ab0 <SD_disk_write>
 8007832:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007834:	4618      	mov	r0, r3
 8007836:	3710      	adds	r7, #16
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b082      	sub	sp, #8
 8007840:	af00      	add	r7, sp, #0
 8007842:	4603      	mov	r3, r0
 8007844:	603a      	str	r2, [r7, #0]
 8007846:	71fb      	strb	r3, [r7, #7]
 8007848:	460b      	mov	r3, r1
 800784a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */

    return SD_disk_ioctl(pdrv,cmd,buff);
 800784c:	79b9      	ldrb	r1, [r7, #6]
 800784e:	79fb      	ldrb	r3, [r7, #7]
 8007850:	683a      	ldr	r2, [r7, #0]
 8007852:	4618      	mov	r0, r3
 8007854:	f7ff f9b0 	bl	8006bb8 <SD_disk_ioctl>
 8007858:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800785a:	4618      	mov	r0, r3
 800785c:	3708      	adds	r7, #8
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
	...

08007864 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8007864:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8007866:	e003      	b.n	8007870 <LoopCopyDataInit>

08007868 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8007868:	4b0b      	ldr	r3, [pc, #44]	; (8007898 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800786a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800786c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800786e:	3104      	adds	r1, #4

08007870 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8007870:	480a      	ldr	r0, [pc, #40]	; (800789c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8007872:	4b0b      	ldr	r3, [pc, #44]	; (80078a0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8007874:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8007876:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8007878:	d3f6      	bcc.n	8007868 <CopyDataInit>
  ldr r2, =_sbss
 800787a:	4a0a      	ldr	r2, [pc, #40]	; (80078a4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800787c:	e002      	b.n	8007884 <LoopFillZerobss>

0800787e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800787e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8007880:	f842 3b04 	str.w	r3, [r2], #4

08007884 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8007884:	4b08      	ldr	r3, [pc, #32]	; (80078a8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8007886:	429a      	cmp	r2, r3
  bcc FillZerobss
 8007888:	d3f9      	bcc.n	800787e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800788a:	f7ff ff61 	bl	8007750 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800788e:	f000 f80f 	bl	80078b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8007892:	f7ff fad3 	bl	8006e3c <main>
  bx lr
 8007896:	4770      	bx	lr
  ldr r3, =_sidata
 8007898:	08007ef0 	.word	0x08007ef0
  ldr r0, =_sdata
 800789c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80078a0:	20000050 	.word	0x20000050
  ldr r2, =_sbss
 80078a4:	20000050 	.word	0x20000050
  ldr r3, = _ebss
 80078a8:	20004900 	.word	0x20004900

080078ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80078ac:	e7fe      	b.n	80078ac <ADC1_2_IRQHandler>
	...

080078b0 <__libc_init_array>:
 80078b0:	b570      	push	{r4, r5, r6, lr}
 80078b2:	2500      	movs	r5, #0
 80078b4:	4e0c      	ldr	r6, [pc, #48]	; (80078e8 <__libc_init_array+0x38>)
 80078b6:	4c0d      	ldr	r4, [pc, #52]	; (80078ec <__libc_init_array+0x3c>)
 80078b8:	1ba4      	subs	r4, r4, r6
 80078ba:	10a4      	asrs	r4, r4, #2
 80078bc:	42a5      	cmp	r5, r4
 80078be:	d109      	bne.n	80078d4 <__libc_init_array+0x24>
 80078c0:	f000 f822 	bl	8007908 <_init>
 80078c4:	2500      	movs	r5, #0
 80078c6:	4e0a      	ldr	r6, [pc, #40]	; (80078f0 <__libc_init_array+0x40>)
 80078c8:	4c0a      	ldr	r4, [pc, #40]	; (80078f4 <__libc_init_array+0x44>)
 80078ca:	1ba4      	subs	r4, r4, r6
 80078cc:	10a4      	asrs	r4, r4, #2
 80078ce:	42a5      	cmp	r5, r4
 80078d0:	d105      	bne.n	80078de <__libc_init_array+0x2e>
 80078d2:	bd70      	pop	{r4, r5, r6, pc}
 80078d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80078d8:	4798      	blx	r3
 80078da:	3501      	adds	r5, #1
 80078dc:	e7ee      	b.n	80078bc <__libc_init_array+0xc>
 80078de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80078e2:	4798      	blx	r3
 80078e4:	3501      	adds	r5, #1
 80078e6:	e7f2      	b.n	80078ce <__libc_init_array+0x1e>
 80078e8:	08007ee8 	.word	0x08007ee8
 80078ec:	08007ee8 	.word	0x08007ee8
 80078f0:	08007ee8 	.word	0x08007ee8
 80078f4:	08007eec 	.word	0x08007eec

080078f8 <memset>:
 80078f8:	4603      	mov	r3, r0
 80078fa:	4402      	add	r2, r0
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d100      	bne.n	8007902 <memset+0xa>
 8007900:	4770      	bx	lr
 8007902:	f803 1b01 	strb.w	r1, [r3], #1
 8007906:	e7f9      	b.n	80078fc <memset+0x4>

08007908 <_init>:
 8007908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800790a:	bf00      	nop
 800790c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800790e:	bc08      	pop	{r3}
 8007910:	469e      	mov	lr, r3
 8007912:	4770      	bx	lr

08007914 <_fini>:
 8007914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007916:	bf00      	nop
 8007918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800791a:	bc08      	pop	{r3}
 800791c:	469e      	mov	lr, r3
 800791e:	4770      	bx	lr
