<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/atombios_crtc.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - atombios_crtc.c<span style="font-size: 80%;"> (source / <a href="atombios_crtc.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">1224</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">33</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2007-8 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  *
<span class="lineNum">       5 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       6 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       7 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       8 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       9 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      10 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      11 </span>            :  *
<span class="lineNum">      12 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      13 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      19 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      20 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      21 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  *
<span class="lineNum">      23 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      24 </span>            :  *          Alex Deucher
<span class="lineNum">      25 </span>            :  */
<span class="lineNum">      26 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      27 </span>            : #include &lt;dev/pci/drm/drm_crtc_helper.h&gt;
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      29 </span>            : #include &lt;dev/pci/drm/drm_fixed.h&gt;
<span class="lineNum">      30 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;atom.h&quot;
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;atom-bits.h&quot;</a>
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span><span class="lineNoCov">          0 : static void atombios_overscan_setup(struct drm_crtc *crtc,</span>
<span class="lineNum">      35 </span>            :                                     struct drm_display_mode *mode,
<span class="lineNum">      36 </span>            :                                     struct drm_display_mode *adjusted_mode)
<span class="lineNum">      37 </span>            : {
<span class="lineNum">      38 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">      39 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">      40 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">      41 </span><span class="lineNoCov">          0 :         SET_CRTC_OVERSCAN_PS_ALLOCATION args;</span>
<span class="lineNum">      42 </span>            :         int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_OverScan);
<span class="lineNum">      43 </span>            :         int a1, a2;
<span class="lineNum">      44 </span>            : 
<span class="lineNum">      45 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span>
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :         args.ucCRTC = radeon_crtc-&gt;crtc_id;</span>
<span class="lineNum">      48 </span>            : 
<span class="lineNum">      49 </span><span class="lineNoCov">          0 :         switch (radeon_crtc-&gt;rmx_type) {</span>
<span class="lineNum">      50 </span>            :         case RMX_CENTER:
<span class="lineNum">      51 </span><span class="lineNoCov">          0 :                 args.usOverscanTop = cpu_to_le16((adjusted_mode-&gt;crtc_vdisplay - mode-&gt;crtc_vdisplay) / 2);</span>
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :                 args.usOverscanBottom = cpu_to_le16((adjusted_mode-&gt;crtc_vdisplay - mode-&gt;crtc_vdisplay) / 2);</span>
<span class="lineNum">      53 </span><span class="lineNoCov">          0 :                 args.usOverscanLeft = cpu_to_le16((adjusted_mode-&gt;crtc_hdisplay - mode-&gt;crtc_hdisplay) / 2);</span>
<span class="lineNum">      54 </span><span class="lineNoCov">          0 :                 args.usOverscanRight = cpu_to_le16((adjusted_mode-&gt;crtc_hdisplay - mode-&gt;crtc_hdisplay) / 2);</span>
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      56 </span>            :         case RMX_ASPECT:
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :                 a1 = mode-&gt;crtc_vdisplay * adjusted_mode-&gt;crtc_hdisplay;</span>
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :                 a2 = adjusted_mode-&gt;crtc_vdisplay * mode-&gt;crtc_hdisplay;</span>
<span class="lineNum">      59 </span>            : 
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :                 if (a1 &gt; a2) {</span>
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :                         args.usOverscanLeft = cpu_to_le16((adjusted_mode-&gt;crtc_hdisplay - (a2 / mode-&gt;crtc_vdisplay)) / 2);</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :                         args.usOverscanRight = cpu_to_le16((adjusted_mode-&gt;crtc_hdisplay - (a2 / mode-&gt;crtc_vdisplay)) / 2);</span>
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :                 } else if (a2 &gt; a1) {</span>
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :                         args.usOverscanTop = cpu_to_le16((adjusted_mode-&gt;crtc_vdisplay - (a1 / mode-&gt;crtc_hdisplay)) / 2);</span>
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :                         args.usOverscanBottom = cpu_to_le16((adjusted_mode-&gt;crtc_vdisplay - (a1 / mode-&gt;crtc_hdisplay)) / 2);</span>
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">      67 </span>            :                 break;
<span class="lineNum">      68 </span>            :         case RMX_FULL:
<span class="lineNum">      69 </span>            :         default:
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :                 args.usOverscanRight = cpu_to_le16(radeon_crtc-&gt;h_border);</span>
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :                 args.usOverscanLeft = cpu_to_le16(radeon_crtc-&gt;h_border);</span>
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :                 args.usOverscanBottom = cpu_to_le16(radeon_crtc-&gt;v_border);</span>
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :                 args.usOverscanTop = cpu_to_le16(radeon_crtc-&gt;v_border);</span>
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      75 </span>            :         }
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :         atom_execute_table(rdev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      78 </span>            : 
<span class="lineNum">      79 </span><span class="lineNoCov">          0 : static void atombios_scaler_setup(struct drm_crtc *crtc)</span>
<span class="lineNum">      80 </span>            : {
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         ENABLE_SCALER_PS_ALLOCATION args;</span>
<span class="lineNum">      85 </span>            :         int index = GetIndexIntoMasterTable(COMMAND, EnableScaler);
<span class="lineNum">      86 </span>            :         struct radeon_encoder *radeon_encoder =
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :                 to_radeon_encoder(radeon_crtc-&gt;encoder);</span>
<span class="lineNum">      88 </span>            :         /* fixme - fill in enc_priv for atom dac */
<span class="lineNum">      89 </span>            :         enum radeon_tv_std tv_std = TV_STD_NTSC;
<span class="lineNum">      90 </span>            :         bool is_tv = false, is_cv = false;
<span class="lineNum">      91 </span>            : 
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :         if (!ASIC_IS_AVIVO(rdev) &amp;&amp; radeon_crtc-&gt;crtc_id)</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">      94 </span>            : 
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :         if (radeon_encoder-&gt;active_device &amp; ATOM_DEVICE_TV_SUPPORT) {</span>
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :                 struct radeon_encoder_atom_dac *tv_dac = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :                 tv_std = tv_dac-&gt;tv_std;</span>
<span class="lineNum">      98 </span>            :                 is_tv = true;
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     100 </span>            : 
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span>
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :         args.ucScaler = radeon_crtc-&gt;crtc_id;</span>
<span class="lineNum">     104 </span>            : 
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :         if (is_tv) {</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                 switch (tv_std) {</span>
<span class="lineNum">     107 </span>            :                 case TV_STD_NTSC:
<span class="lineNum">     108 </span>            :                 default:
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :                         args.ucTVStandard = ATOM_TV_NTSC;</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     111 </span>            :                 case TV_STD_PAL:
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :                         args.ucTVStandard = ATOM_TV_PAL;</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     114 </span>            :                 case TV_STD_PAL_M:
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :                         args.ucTVStandard = ATOM_TV_PALM;</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     117 </span>            :                 case TV_STD_PAL_60:
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :                         args.ucTVStandard = ATOM_TV_PAL60;</span>
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     120 </span>            :                 case TV_STD_NTSC_J:
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :                         args.ucTVStandard = ATOM_TV_NTSCJ;</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     123 </span>            :                 case TV_STD_SCART_PAL:
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :                         args.ucTVStandard = ATOM_TV_PAL; /* ??? */</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     126 </span>            :                 case TV_STD_SECAM:
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :                         args.ucTVStandard = ATOM_TV_SECAM;</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     129 </span>            :                 case TV_STD_PAL_CN:
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :                         args.ucTVStandard = ATOM_TV_PALCN;</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     132 </span>            :                 }
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 args.ucEnable = SCALER_ENABLE_MULTITAP_MODE;</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :         } else if (is_cv) {</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :                 args.ucTVStandard = ATOM_TV_CV;</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :                 args.ucEnable = SCALER_ENABLE_MULTITAP_MODE;</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :                 switch (radeon_crtc-&gt;rmx_type) {</span>
<span class="lineNum">     139 </span>            :                 case RMX_FULL:
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :                         args.ucEnable = ATOM_SCALER_EXPANSION;</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     142 </span>            :                 case RMX_CENTER:
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :                         args.ucEnable = ATOM_SCALER_CENTER;</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     145 </span>            :                 case RMX_ASPECT:
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :                         args.ucEnable = ATOM_SCALER_EXPANSION;</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     148 </span>            :                 default:
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :                                 args.ucEnable = ATOM_SCALER_DISABLE;</span>
<span class="lineNum">     151 </span>            :                         else
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :                                 args.ucEnable = ATOM_SCALER_CENTER;</span>
<span class="lineNum">     153 </span>            :                         break;
<span class="lineNum">     154 </span>            :                 }
<span class="lineNum">     155 </span>            :         }
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         atom_execute_table(rdev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         if ((is_tv || is_cv)</span>
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :             &amp;&amp; rdev-&gt;family &gt;= CHIP_RV515 &amp;&amp; rdev-&gt;family &lt;= CHIP_R580) {</span>
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :                 atom_rv515_force_tv_scaler(rdev, radeon_crtc);</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         }</span>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     162 </span>            : 
<span class="lineNum">     163 </span><span class="lineNoCov">          0 : static void atombios_lock_crtc(struct drm_crtc *crtc, int lock)</span>
<span class="lineNum">     164 </span>            : {
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     168 </span>            :         int index =
<span class="lineNum">     169 </span>            :             GetIndexIntoMasterTable(COMMAND, UpdateCRTC_DoubleBufferRegisters);
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :         ENABLE_CRTC_PS_ALLOCATION args;</span>
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span>
<span class="lineNum">     173 </span>            : 
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :         args.ucCRTC = radeon_crtc-&gt;crtc_id;</span>
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         args.ucEnable = lock;</span>
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         atom_execute_table(rdev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span><span class="lineNoCov">          0 : static void atombios_enable_crtc(struct drm_crtc *crtc, int state)</span>
<span class="lineNum">     181 </span>            : {
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     185 </span>            :         int index = GetIndexIntoMasterTable(COMMAND, EnableCRTC);
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         ENABLE_CRTC_PS_ALLOCATION args;</span>
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span>
<span class="lineNum">     189 </span>            : 
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         args.ucCRTC = radeon_crtc-&gt;crtc_id;</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :         args.ucEnable = state;</span>
<span class="lineNum">     192 </span>            : 
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :         atom_execute_table(rdev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span><span class="lineNoCov">          0 : static void atombios_enable_crtc_memreq(struct drm_crtc *crtc, int state)</span>
<span class="lineNum">     197 </span>            : {
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     201 </span>            :         int index = GetIndexIntoMasterTable(COMMAND, EnableCRTCMemReq);
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         ENABLE_CRTC_PS_ALLOCATION args;</span>
<span class="lineNum">     203 </span>            : 
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span>
<span class="lineNum">     205 </span>            : 
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         args.ucCRTC = radeon_crtc-&gt;crtc_id;</span>
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         args.ucEnable = state;</span>
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         atom_execute_table(rdev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     211 </span>            : 
<span class="lineNum">     212 </span>            : static const u32 vga_control_regs[6] =
<span class="lineNum">     213 </span>            : {
<span class="lineNum">     214 </span>            :         AVIVO_D1VGA_CONTROL,
<span class="lineNum">     215 </span>            :         AVIVO_D2VGA_CONTROL,
<span class="lineNum">     216 </span>            :         EVERGREEN_D3VGA_CONTROL,
<span class="lineNum">     217 </span>            :         EVERGREEN_D4VGA_CONTROL,
<span class="lineNum">     218 </span>            :         EVERGREEN_D5VGA_CONTROL,
<span class="lineNum">     219 </span>            :         EVERGREEN_D6VGA_CONTROL,
<a name="220"><span class="lineNum">     220 </span>            : };</a>
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span><span class="lineNoCov">          0 : static void atombios_blank_crtc(struct drm_crtc *crtc, int state)</span>
<span class="lineNum">     223 </span>            : {
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     227 </span>            :         int index = GetIndexIntoMasterTable(COMMAND, BlankCRTC);
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         BLANK_CRTC_PS_ALLOCATION args;</span>
<span class="lineNum">     229 </span>            :         u32 vga_control = 0;
<span class="lineNum">     230 </span>            : 
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span>
<span class="lineNum">     232 </span>            : 
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE8(rdev)) {</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :                 vga_control = RREG32(vga_control_regs[radeon_crtc-&gt;crtc_id]);</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :                 WREG32(vga_control_regs[radeon_crtc-&gt;crtc_id], vga_control | 1);</span>
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     237 </span>            : 
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :         args.ucCRTC = radeon_crtc-&gt;crtc_id;</span>
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :         args.ucBlanking = state;</span>
<span class="lineNum">     240 </span>            : 
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :         atom_execute_table(rdev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span>
<span class="lineNum">     242 </span>            : 
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE8(rdev)) {</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :                 WREG32(vga_control_regs[radeon_crtc-&gt;crtc_id], vga_control);</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         }</span>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     247 </span>            : 
<span class="lineNum">     248 </span><span class="lineNoCov">          0 : static void atombios_powergate_crtc(struct drm_crtc *crtc, int state)</span>
<span class="lineNum">     249 </span>            : {
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     253 </span>            :         int index = GetIndexIntoMasterTable(COMMAND, EnableDispPowerGating);
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :         ENABLE_DISP_POWER_GATING_PARAMETERS_V2_1 args;</span>
<span class="lineNum">     255 </span>            : 
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span>
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :         args.ucDispPipeId = radeon_crtc-&gt;crtc_id;</span>
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :         args.ucEnable = state;</span>
<span class="lineNum">     260 </span>            : 
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :         atom_execute_table(rdev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     263 </span>            : 
<span class="lineNum">     264 </span><span class="lineNoCov">          0 : void atombios_crtc_dpms(struct drm_crtc *crtc, int mode)</span>
<span class="lineNum">     265 </span>            : {
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     269 </span>            : 
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :         switch (mode) {</span>
<span class="lineNum">     271 </span>            :         case DRM_MODE_DPMS_ON:
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 radeon_crtc-&gt;enabled = true;</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 atombios_enable_crtc(crtc, ATOM_ENABLE);</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE3(rdev) &amp;&amp; !ASIC_IS_DCE6(rdev))</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :                         atombios_enable_crtc_memreq(crtc, ATOM_ENABLE);</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 atombios_blank_crtc(crtc, ATOM_DISABLE);</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 drm_vblank_post_modeset(dev, radeon_crtc-&gt;crtc_id);</span>
<span class="lineNum">     278 </span>            :                 /* Make sure vblank interrupt is still enabled if needed */
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 radeon_irq_set(rdev);</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :                 radeon_crtc_load_lut(crtc);</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     282 </span>            :         case DRM_MODE_DPMS_STANDBY:
<span class="lineNum">     283 </span>            :         case DRM_MODE_DPMS_SUSPEND:
<span class="lineNum">     284 </span>            :         case DRM_MODE_DPMS_OFF:
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 drm_vblank_pre_modeset(dev, radeon_crtc-&gt;crtc_id);</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;enabled)</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :                         atombios_blank_crtc(crtc, ATOM_ENABLE);</span>
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE3(rdev) &amp;&amp; !ASIC_IS_DCE6(rdev))</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :                         atombios_enable_crtc_memreq(crtc, ATOM_DISABLE);</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                 atombios_enable_crtc(crtc, ATOM_DISABLE);</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :                 radeon_crtc-&gt;enabled = false;</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     293 </span>            :         }
<span class="lineNum">     294 </span>            :         /* adjust pm to dpms */
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         radeon_pm_compute_clocks(rdev);</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 : }</span>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<span class="lineNum">     298 </span>            : static void
<span class="lineNum">     299 </span><span class="lineNoCov">          0 : atombios_set_crtc_dtd_timing(struct drm_crtc *crtc,</span>
<span class="lineNum">     300 </span>            :                              struct drm_display_mode *mode)
<span class="lineNum">     301 </span>            : {
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :         SET_CRTC_USING_DTD_TIMING_PARAMETERS args;</span>
<span class="lineNum">     306 </span>            :         int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_UsingDTDTiming);
<span class="lineNum">     307 </span>            :         u16 misc = 0;
<span class="lineNum">     308 </span>            : 
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span>
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :         args.usH_Size = cpu_to_le16(mode-&gt;crtc_hdisplay - (radeon_crtc-&gt;h_border * 2));</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         args.usH_Blanking_Time =</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_hblank_end - mode-&gt;crtc_hdisplay + (radeon_crtc-&gt;h_border * 2));</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         args.usV_Size = cpu_to_le16(mode-&gt;crtc_vdisplay - (radeon_crtc-&gt;v_border * 2));</span>
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         args.usV_Blanking_Time =</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_vblank_end - mode-&gt;crtc_vdisplay + (radeon_crtc-&gt;v_border * 2));</span>
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :         args.usH_SyncOffset =</span>
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_hsync_start - mode-&gt;crtc_hdisplay + radeon_crtc-&gt;h_border);</span>
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :         args.usH_SyncWidth =</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_hsync_end - mode-&gt;crtc_hsync_start);</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         args.usV_SyncOffset =</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_vsync_start - mode-&gt;crtc_vdisplay + radeon_crtc-&gt;v_border);</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :         args.usV_SyncWidth =</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_vsync_end - mode-&gt;crtc_vsync_start);</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         args.ucH_Border = radeon_crtc-&gt;h_border;</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :         args.ucV_Border = radeon_crtc-&gt;v_border;</span>
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_NVSYNC)</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :                 misc |= ATOM_VSYNC_POLARITY;</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_NHSYNC)</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                 misc |= ATOM_HSYNC_POLARITY;</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_CSYNC)</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :                 misc |= ATOM_COMPOSITESYNC;</span>
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                 misc |= ATOM_INTERLACE;</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_DBLCLK)</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 misc |= ATOM_DOUBLE_CLOCK_MODE;</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_DBLSCAN)</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :                 misc |= ATOM_H_REPLICATIONBY2 | ATOM_V_REPLICATIONBY2;</span>
<span class="lineNum">     339 </span>            : 
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :         args.susModeMiscInfo.usAccess = cpu_to_le16(misc);</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         args.ucCRTC = radeon_crtc-&gt;crtc_id;</span>
<span class="lineNum">     342 </span>            : 
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :         atom_execute_table(rdev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     345 </span>            : 
<span class="lineNum">     346 </span><span class="lineNoCov">          0 : static void atombios_crtc_set_timing(struct drm_crtc *crtc,</span>
<span class="lineNum">     347 </span>            :                                      struct drm_display_mode *mode)
<span class="lineNum">     348 </span>            : {
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :         SET_CRTC_TIMING_PARAMETERS_PS_ALLOCATION args;</span>
<span class="lineNum">     353 </span>            :         int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_Timing);
<span class="lineNum">     354 </span>            :         u16 misc = 0;
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :         args.usH_Total = cpu_to_le16(mode-&gt;crtc_htotal);</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :         args.usH_Disp = cpu_to_le16(mode-&gt;crtc_hdisplay);</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         args.usH_SyncStart = cpu_to_le16(mode-&gt;crtc_hsync_start);</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         args.usH_SyncWidth =</span>
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_hsync_end - mode-&gt;crtc_hsync_start);</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         args.usV_Total = cpu_to_le16(mode-&gt;crtc_vtotal);</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :         args.usV_Disp = cpu_to_le16(mode-&gt;crtc_vdisplay);</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :         args.usV_SyncStart = cpu_to_le16(mode-&gt;crtc_vsync_start);</span>
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :         args.usV_SyncWidth =</span>
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 cpu_to_le16(mode-&gt;crtc_vsync_end - mode-&gt;crtc_vsync_start);</span>
<span class="lineNum">     367 </span>            : 
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :         args.ucOverscanRight = radeon_crtc-&gt;h_border;</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         args.ucOverscanLeft = radeon_crtc-&gt;h_border;</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :         args.ucOverscanBottom = radeon_crtc-&gt;v_border;</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :         args.ucOverscanTop = radeon_crtc-&gt;v_border;</span>
<span class="lineNum">     372 </span>            : 
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_NVSYNC)</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 misc |= ATOM_VSYNC_POLARITY;</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_NHSYNC)</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 misc |= ATOM_HSYNC_POLARITY;</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_CSYNC)</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :                 misc |= ATOM_COMPOSITESYNC;</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :                 misc |= ATOM_INTERLACE;</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_DBLCLK)</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :                 misc |= ATOM_DOUBLE_CLOCK_MODE;</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_DBLSCAN)</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :                 misc |= ATOM_H_REPLICATIONBY2 | ATOM_V_REPLICATIONBY2;</span>
<span class="lineNum">     385 </span>            : 
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :         args.susModeMiscInfo.usAccess = cpu_to_le16(misc);</span>
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :         args.ucCRTC = radeon_crtc-&gt;crtc_id;</span>
<span class="lineNum">     388 </span>            : 
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :         atom_execute_table(rdev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span><span class="lineNoCov">          0 : static void atombios_disable_ss(struct radeon_device *rdev, int pll_id)</span>
<span class="lineNum">     393 </span>            : {
<span class="lineNum">     394 </span>            :         u32 ss_cntl;
<span class="lineNum">     395 </span>            : 
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE4(rdev)) {</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :                 switch (pll_id) {</span>
<span class="lineNum">     398 </span>            :                 case ATOM_PPLL1:
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                         ss_cntl = RREG32(EVERGREEN_P1PLL_SS_CNTL);</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                         ss_cntl &amp;= ~EVERGREEN_PxPLL_SS_EN;</span>
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :                         WREG32(EVERGREEN_P1PLL_SS_CNTL, ss_cntl);</span>
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     403 </span>            :                 case ATOM_PPLL2:
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :                         ss_cntl = RREG32(EVERGREEN_P2PLL_SS_CNTL);</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :                         ss_cntl &amp;= ~EVERGREEN_PxPLL_SS_EN;</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :                         WREG32(EVERGREEN_P2PLL_SS_CNTL, ss_cntl);</span>
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     408 </span>            :                 case ATOM_DCPLL:
<span class="lineNum">     409 </span>            :                 case ATOM_PPLL_INVALID:
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     411 </span>            :                 }
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :         } else if (ASIC_IS_AVIVO(rdev)) {</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 switch (pll_id) {</span>
<span class="lineNum">     414 </span>            :                 case ATOM_PPLL1:
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :                         ss_cntl = RREG32(AVIVO_P1PLL_INT_SS_CNTL);</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :                         ss_cntl &amp;= ~1;</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :                         WREG32(AVIVO_P1PLL_INT_SS_CNTL, ss_cntl);</span>
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     419 </span>            :                 case ATOM_PPLL2:
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :                         ss_cntl = RREG32(AVIVO_P2PLL_INT_SS_CNTL);</span>
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :                         ss_cntl &amp;= ~1;</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :                         WREG32(AVIVO_P2PLL_INT_SS_CNTL, ss_cntl);</span>
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     424 </span>            :                 case ATOM_DCPLL:
<span class="lineNum">     425 </span>            :                 case ATOM_PPLL_INVALID:
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     427 </span>            :                 }
<span class="lineNum">     428 </span>            :         }
<span class="lineNum">     429 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     430 </span>            : 
<span class="lineNum">     431 </span>            : 
<span class="lineNum">     432 </span>            : union atom_enable_ss {
<span class="lineNum">     433 </span>            :         ENABLE_LVDS_SS_PARAMETERS lvds_ss;
<span class="lineNum">     434 </span>            :         ENABLE_LVDS_SS_PARAMETERS_V2 lvds_ss_2;
<span class="lineNum">     435 </span>            :         ENABLE_SPREAD_SPECTRUM_ON_PPLL_PS_ALLOCATION v1;
<span class="lineNum">     436 </span>            :         ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2 v2;
<span class="lineNum">     437 </span>            :         ENABLE_SPREAD_SPECTRUM_ON_PPLL_V3 v3;
<a name="438"><span class="lineNum">     438 </span>            : };</a>
<span class="lineNum">     439 </span>            : 
<span class="lineNum">     440 </span><span class="lineNoCov">          0 : static void atombios_crtc_program_ss(struct radeon_device *rdev,</span>
<span class="lineNum">     441 </span>            :                                      int enable,
<span class="lineNum">     442 </span>            :                                      int pll_id,
<span class="lineNum">     443 </span>            :                                      int crtc_id,
<span class="lineNum">     444 </span>            :                                      struct radeon_atom_ss *ss)
<span class="lineNum">     445 </span>            : {
<span class="lineNum">     446 </span>            :         unsigned i;
<span class="lineNum">     447 </span>            :         int index = GetIndexIntoMasterTable(COMMAND, EnableSpreadSpectrumOnPPLL);
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         union atom_enable_ss args;</span>
<span class="lineNum">     449 </span>            : 
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     451 </span>            :                 /* Don't mess with SS if percentage is 0 or external ss.
<span class="lineNum">     452 </span>            :                  * SS is already disabled previously, and disabling it
<span class="lineNum">     453 </span>            :                  * again can cause display problems if the pll is already
<span class="lineNum">     454 </span>            :                  * programmed.
<span class="lineNum">     455 </span>            :                  */
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :                 if (ss-&gt;percentage == 0)</span>
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :                 if (ss-&gt;type &amp; ATOM_EXTERNAL_SS_MASK)</span>
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     460 </span>            :         } else {
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;mode_info.crtcs[i] &amp;&amp;</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :                             rdev-&gt;mode_info.crtcs[i]-&gt;enabled &amp;&amp;</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :                             i != crtc_id &amp;&amp;</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :                             pll_id == rdev-&gt;mode_info.crtcs[i]-&gt;pll_id) {</span>
<span class="lineNum">     466 </span>            :                                 /* one other crtc is using this pll don't turn
<span class="lineNum">     467 </span>            :                                  * off spread spectrum as it might turn off
<span class="lineNum">     468 </span>            :                                  * display on active crtc
<span class="lineNum">     469 </span>            :                                  */
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :                                 return;</span>
<span class="lineNum">     471 </span>            :                         }
<span class="lineNum">     472 </span>            :                 }
<span class="lineNum">     473 </span>            :         }
<span class="lineNum">     474 </span>            : 
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span>
<span class="lineNum">     476 </span>            : 
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE5(rdev)) {</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :                 args.v3.usSpreadSpectrumAmountFrac = cpu_to_le16(0);</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :                 args.v3.ucSpreadSpectrumType = ss-&gt;type &amp; ATOM_SS_CENTRE_SPREAD_MODE_MASK;</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :                 switch (pll_id) {</span>
<span class="lineNum">     481 </span>            :                 case ATOM_PPLL1:
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :                         args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_P1PLL;</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     484 </span>            :                 case ATOM_PPLL2:
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :                         args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_P2PLL;</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     487 </span>            :                 case ATOM_DCPLL:
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :                         args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_DCPLL;</span>
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     490 </span>            :                 case ATOM_PPLL_INVALID:
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     492 </span>            :                 }
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :                 args.v3.usSpreadSpectrumAmount = cpu_to_le16(ss-&gt;amount);</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :                 args.v3.usSpreadSpectrumStep = cpu_to_le16(ss-&gt;step);</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :                 args.v3.ucEnable = enable;</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :         } else if (ASIC_IS_DCE4(rdev)) {</span>
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :                 args.v2.usSpreadSpectrumPercentage = cpu_to_le16(ss-&gt;percentage);</span>
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :                 args.v2.ucSpreadSpectrumType = ss-&gt;type &amp; ATOM_SS_CENTRE_SPREAD_MODE_MASK;</span>
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :                 switch (pll_id) {</span>
<span class="lineNum">     500 </span>            :                 case ATOM_PPLL1:
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :                         args.v2.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V2_P1PLL;</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     503 </span>            :                 case ATOM_PPLL2:
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                         args.v2.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V2_P2PLL;</span>
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     506 </span>            :                 case ATOM_DCPLL:
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :                         args.v2.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V2_DCPLL;</span>
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     509 </span>            :                 case ATOM_PPLL_INVALID:
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     511 </span>            :                 }
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :                 args.v2.usSpreadSpectrumAmount = cpu_to_le16(ss-&gt;amount);</span>
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :                 args.v2.usSpreadSpectrumStep = cpu_to_le16(ss-&gt;step);</span>
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :                 args.v2.ucEnable = enable;</span>
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :         } else if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :                 args.v1.usSpreadSpectrumPercentage = cpu_to_le16(ss-&gt;percentage);</span>
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :                 args.v1.ucSpreadSpectrumType = ss-&gt;type &amp; ATOM_SS_CENTRE_SPREAD_MODE_MASK;</span>
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :                 args.v1.ucSpreadSpectrumStep = ss-&gt;step;</span>
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :                 args.v1.ucSpreadSpectrumDelay = ss-&gt;delay;</span>
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 args.v1.ucSpreadSpectrumRange = ss-&gt;range;</span>
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :                 args.v1.ucPpll = pll_id;</span>
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :                 args.v1.ucEnable = enable;</span>
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :         } else if (ASIC_IS_AVIVO(rdev)) {</span>
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :                 if ((enable == ATOM_DISABLE) || (ss-&gt;percentage == 0) ||</span>
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :                     (ss-&gt;type &amp; ATOM_EXTERNAL_SS_MASK)) {</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :                         atombios_disable_ss(rdev, pll_id);</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     528 </span>            :                 }
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :                 args.lvds_ss_2.usSpreadSpectrumPercentage = cpu_to_le16(ss-&gt;percentage);</span>
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :                 args.lvds_ss_2.ucSpreadSpectrumType = ss-&gt;type &amp; ATOM_SS_CENTRE_SPREAD_MODE_MASK;</span>
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :                 args.lvds_ss_2.ucSpreadSpectrumStep = ss-&gt;step;</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 args.lvds_ss_2.ucSpreadSpectrumDelay = ss-&gt;delay;</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :                 args.lvds_ss_2.ucSpreadSpectrumRange = ss-&gt;range;</span>
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 args.lvds_ss_2.ucEnable = enable;</span>
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :                 if (enable == ATOM_DISABLE) {</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                         atombios_disable_ss(rdev, pll_id);</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     539 </span>            :                 }
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :                 args.lvds_ss.usSpreadSpectrumPercentage = cpu_to_le16(ss-&gt;percentage);</span>
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :                 args.lvds_ss.ucSpreadSpectrumType = ss-&gt;type &amp; ATOM_SS_CENTRE_SPREAD_MODE_MASK;</span>
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :                 args.lvds_ss.ucSpreadSpectrumStepSize_Delay = (ss-&gt;step &amp; 3) &lt;&lt; 2;</span>
<span class="lineNum">     543 </span><span class="lineNoCov">          0 :                 args.lvds_ss.ucSpreadSpectrumStepSize_Delay |= (ss-&gt;delay &amp; 7) &lt;&lt; 4;</span>
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :                 args.lvds_ss.ucEnable = enable;</span>
<span class="lineNum">     545 </span>            :         }
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :         atom_execute_table(rdev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span>
<span class="lineNum">     547 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     548 </span>            : 
<span class="lineNum">     549 </span>            : union adjust_pixel_clock {
<span class="lineNum">     550 </span>            :         ADJUST_DISPLAY_PLL_PS_ALLOCATION v1;
<span class="lineNum">     551 </span>            :         ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3 v3;
<a name="552"><span class="lineNum">     552 </span>            : };</a>
<span class="lineNum">     553 </span>            : 
<span class="lineNum">     554 </span><span class="lineNoCov">          0 : static u32 atombios_adjust_pll(struct drm_crtc *crtc,</span>
<span class="lineNum">     555 </span>            :                                struct drm_display_mode *mode)
<span class="lineNum">     556 </span>            : {
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :         struct drm_encoder *encoder = radeon_crtc-&gt;encoder;</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :         struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);</span>
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         u32 adjusted_clock = mode-&gt;clock;</span>
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :         int encoder_mode = atombios_get_encoder_mode(encoder);</span>
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :         u32 dp_clock = mode-&gt;clock;</span>
<span class="lineNum">     566 </span>            :         u32 clock = mode-&gt;clock;
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :         int bpc = radeon_crtc-&gt;bpc;</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :         bool is_duallink = radeon_dig_monitor_is_duallink(encoder, mode-&gt;clock);</span>
<span class="lineNum">     569 </span>            : 
<span class="lineNum">     570 </span>            :         /* reset the pll flags */
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;pll_flags = 0;</span>
<span class="lineNum">     572 </span>            : 
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :         if (ASIC_IS_AVIVO(rdev)) {</span>
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_RS600) ||</span>
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_RS690) ||</span>
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_RS740))</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;pll_flags |= (/*RADEON_PLL_USE_FRAC_FB_DIV |*/</span>
<span class="lineNum">     578 </span>            :                                 RADEON_PLL_PREFER_CLOSEST_LOWER);
<span class="lineNum">     579 </span>            : 
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE32(rdev) &amp;&amp; mode-&gt;clock &gt; 200000)  /* range limits??? */</span>
<span class="lineNum">     581 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_PREFER_HIGH_FB_DIV;</span>
<span class="lineNum">     582 </span>            :                 else
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_PREFER_LOW_REF_DIV;</span>
<span class="lineNum">     584 </span>            : 
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &lt; CHIP_RV770)</span>
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_PREFER_MINM_OVER_MAXP;</span>
<span class="lineNum">     587 </span>            :                 /* use frac fb div on APUs */
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE61(rdev) || ASIC_IS_DCE8(rdev))</span>
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;</span>
<span class="lineNum">     590 </span>            :                 /* use frac fb div on RS780/RS880 */
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_RS780) || (rdev-&gt;family == CHIP_RS880))</span>
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;</span>
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE32(rdev) &amp;&amp; mode-&gt;clock &gt; 165000)</span>
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;</span>
<span class="lineNum">     595 </span>            :         } else {
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :                 radeon_crtc-&gt;pll_flags |= RADEON_PLL_LEGACY;</span>
<span class="lineNum">     597 </span>            : 
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :                 if (mode-&gt;clock &gt; 200000) /* range limits??? */</span>
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_PREFER_HIGH_FB_DIV;</span>
<span class="lineNum">     600 </span>            :                 else
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_PREFER_LOW_REF_DIV;</span>
<span class="lineNum">     602 </span>            :         }
<span class="lineNum">     603 </span>            : 
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :         if ((radeon_encoder-&gt;devices &amp; (ATOM_DEVICE_LCD_SUPPORT | ATOM_DEVICE_DFP_SUPPORT)) ||</span>
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :             (radeon_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE)) {</span>
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :                 if (connector) {</span>
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :                         struct radeon_connector *radeon_connector = to_radeon_connector(connector);</span>
<span class="lineNum">     608 </span>            :                         struct radeon_connector_atom_dig *dig_connector =
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :                                 radeon_connector-&gt;con_priv;</span>
<span class="lineNum">     610 </span>            : 
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :                         dp_clock = dig_connector-&gt;dp_clock;</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     613 </span>            :         }
<span class="lineNum">     614 </span>            : 
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :         if (radeon_encoder-&gt;is_mst_encoder) {</span>
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :                 struct radeon_encoder_mst *mst_enc = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :                 struct radeon_connector_atom_dig *dig_connector = mst_enc-&gt;connector-&gt;con_priv;</span>
<span class="lineNum">     618 </span>            : 
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :                 dp_clock = dig_connector-&gt;dp_clock;</span>
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     621 </span>            : 
<span class="lineNum">     622 </span>            :         /* use recommended ref_div for ss */
<span class="lineNum">     623 </span><span class="lineNoCov">          0 :         if (radeon_encoder-&gt;devices &amp; (ATOM_DEVICE_LCD_SUPPORT)) {</span>
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;ss_enabled) {</span>
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :                         if (radeon_crtc-&gt;ss.refdiv) {</span>
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :                                 radeon_crtc-&gt;pll_flags |= RADEON_PLL_USE_REF_DIV;</span>
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :                                 radeon_crtc-&gt;pll_reference_div = radeon_crtc-&gt;ss.refdiv;</span>
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :                                 if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :                                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;</span>
<span class="lineNum">     630 </span>            :                         }
<span class="lineNum">     631 </span>            :                 }
<span class="lineNum">     632 </span>            :         }
<span class="lineNum">     633 </span>            : 
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :         if (ASIC_IS_AVIVO(rdev)) {</span>
<span class="lineNum">     635 </span>            :                 /* DVO wants 2x pixel clock if the DVO chip is in 12 bit mode */
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :                 if (radeon_encoder-&gt;encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1)</span>
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :                         adjusted_clock = mode-&gt;clock * 2;</span>
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :                 if (radeon_encoder-&gt;active_device &amp; (ATOM_DEVICE_TV_SUPPORT))</span>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_PREFER_CLOSEST_LOWER;</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :                 if (radeon_encoder-&gt;devices &amp; (ATOM_DEVICE_LCD_SUPPORT))</span>
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_IS_LCD;</span>
<span class="lineNum">     642 </span>            :         } else {
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;encoder_type != DRM_MODE_ENCODER_DAC)</span>
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_NO_ODD_POST_DIV;</span>
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;encoder_type == DRM_MODE_ENCODER_LVDS)</span>
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_USE_REF_DIV;</span>
<span class="lineNum">     647 </span>            :         }
<span class="lineNum">     648 </span>            : 
<span class="lineNum">     649 </span>            :         /* adjust pll for deep color modes */
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :         if (encoder_mode == ATOM_ENCODER_MODE_HDMI) {</span>
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :                 switch (bpc) {</span>
<span class="lineNum">     652 </span>            :                 case 8:
<span class="lineNum">     653 </span>            :                 default:
<span class="lineNum">     654 </span>            :                         break;
<span class="lineNum">     655 </span>            :                 case 10:
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :                         clock = (clock * 5) / 4;</span>
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     658 </span>            :                 case 12:
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :                         clock = (clock * 3) / 2;</span>
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     661 </span>            :                 case 16:
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :                         clock = clock * 2;</span>
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     664 </span>            :                 }
<span class="lineNum">     665 </span>            :         }
<span class="lineNum">     666 </span>            : 
<span class="lineNum">     667 </span>            :         /* DCE3+ has an AdjustDisplayPll that will adjust the pixel clock
<span class="lineNum">     668 </span>            :          * accordingly based on the encoder/transmitter to work around
<span class="lineNum">     669 </span>            :          * special hw requirements.
<span class="lineNum">     670 </span>            :          */
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 union adjust_pixel_clock args;</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :                 u8 frev, crev;</span>
<span class="lineNum">     674 </span>            :                 int index;
<span class="lineNum">     675 </span>            : 
<span class="lineNum">     676 </span>            :                 index = GetIndexIntoMasterTable(COMMAND, AdjustDisplayPll);
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :                 if (!atom_parse_cmd_header(rdev-&gt;mode_info.atom_context, index, &amp;frev,</span>
<span class="lineNum">     678 </span>            :                                            &amp;crev))
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :                         return adjusted_clock;</span>
<span class="lineNum">     680 </span>            : 
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :                 memset(&amp;args, 0, sizeof(args));</span>
<span class="lineNum">     682 </span>            : 
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :                 switch (frev) {</span>
<span class="lineNum">     684 </span>            :                 case 1:
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :                         switch (crev) {</span>
<span class="lineNum">     686 </span>            :                         case 1:
<span class="lineNum">     687 </span>            :                         case 2:
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :                                 args.v1.usPixelClock = cpu_to_le16(clock / 10);</span>
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :                                 args.v1.ucTransmitterID = radeon_encoder-&gt;encoder_id;</span>
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :                                 args.v1.ucEncodeMode = encoder_mode;</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :                                 if (radeon_crtc-&gt;ss_enabled &amp;&amp; radeon_crtc-&gt;ss.percentage)</span>
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :                                         args.v1.ucConfig |=</span>
<span class="lineNum">     693 </span>            :                                                 ADJUST_DISPLAY_CONFIG_SS_ENABLE;
<span class="lineNum">     694 </span>            : 
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :                                 atom_execute_table(rdev-&gt;mode_info.atom_context,</span>
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :                                                    index, (uint32_t *)&amp;args);</span>
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :                                 adjusted_clock = le16_to_cpu(args.v1.usPixelClock) * 10;</span>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     699 </span>            :                         case 3:
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :                                 args.v3.sInput.usPixelClock = cpu_to_le16(clock / 10);</span>
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :                                 args.v3.sInput.ucTransmitterID = radeon_encoder-&gt;encoder_id;</span>
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :                                 args.v3.sInput.ucEncodeMode = encoder_mode;</span>
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :                                 args.v3.sInput.ucDispPllConfig = 0;</span>
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :                                 if (radeon_crtc-&gt;ss_enabled &amp;&amp; radeon_crtc-&gt;ss.percentage)</span>
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :                                         args.v3.sInput.ucDispPllConfig |=</span>
<span class="lineNum">     706 </span>            :                                                 DISPPLL_CONFIG_SS_ENABLE;
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :                                 if (ENCODER_MODE_IS_DP(encoder_mode)) {</span>
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                                         args.v3.sInput.ucDispPllConfig |=</span>
<span class="lineNum">     709 </span>            :                                                 DISPPLL_CONFIG_COHERENT_MODE;
<span class="lineNum">     710 </span>            :                                         /* 16200 or 27000 */
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :                                         args.v3.sInput.usPixelClock = cpu_to_le16(dp_clock / 10);</span>
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :                                 } else if (radeon_encoder-&gt;devices &amp; (ATOM_DEVICE_DFP_SUPPORT)) {</span>
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :                                         struct radeon_encoder_atom_dig *dig = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :                                         if (dig-&gt;coherent_mode)</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :                                                 args.v3.sInput.ucDispPllConfig |=</span>
<span class="lineNum">     716 </span>            :                                                         DISPPLL_CONFIG_COHERENT_MODE;
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                                         if (is_duallink)</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :                                                 args.v3.sInput.ucDispPllConfig |=</span>
<span class="lineNum">     719 </span>            :                                                         DISPPLL_CONFIG_DUAL_LINK;
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :                                 if (radeon_encoder_get_dp_bridge_encoder_id(encoder) !=</span>
<span class="lineNum">     722 </span>            :                                     ENCODER_OBJECT_ID_NONE)
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                                         args.v3.sInput.ucExtTransmitterID =</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :                                                 radeon_encoder_get_dp_bridge_encoder_id(encoder);</span>
<span class="lineNum">     725 </span>            :                                 else
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :                                         args.v3.sInput.ucExtTransmitterID = 0;</span>
<span class="lineNum">     727 </span>            : 
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                                 atom_execute_table(rdev-&gt;mode_info.atom_context,</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                                                    index, (uint32_t *)&amp;args);</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :                                 adjusted_clock = le32_to_cpu(args.v3.sOutput.ulDispPllFreq) * 10;</span>
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :                                 if (args.v3.sOutput.ucRefDiv) {</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :                                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;</span>
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :                                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_USE_REF_DIV;</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :                                         radeon_crtc-&gt;pll_reference_div = args.v3.sOutput.ucRefDiv;</span>
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :                                 if (args.v3.sOutput.ucPostDiv) {</span>
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :                                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :                                         radeon_crtc-&gt;pll_flags |= RADEON_PLL_USE_POST_DIV;</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :                                         radeon_crtc-&gt;pll_post_div = args.v3.sOutput.ucPostDiv;</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">     741 </span>            :                                 break;
<span class="lineNum">     742 </span>            :                         default:
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span>
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :                                 return adjusted_clock;</span>
<span class="lineNum">     745 </span>            :                         }
<span class="lineNum">     746 </span>            :                         break;
<span class="lineNum">     747 </span>            :                 default:
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span>
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :                         return adjusted_clock;</span>
<span class="lineNum">     750 </span>            :                 }
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :         return adjusted_clock;</span>
<span class="lineNum">     753 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     754 </span>            : 
<span class="lineNum">     755 </span>            : union set_pixel_clock {
<span class="lineNum">     756 </span>            :         SET_PIXEL_CLOCK_PS_ALLOCATION base;
<span class="lineNum">     757 </span>            :         PIXEL_CLOCK_PARAMETERS v1;
<span class="lineNum">     758 </span>            :         PIXEL_CLOCK_PARAMETERS_V2 v2;
<span class="lineNum">     759 </span>            :         PIXEL_CLOCK_PARAMETERS_V3 v3;
<span class="lineNum">     760 </span>            :         PIXEL_CLOCK_PARAMETERS_V5 v5;
<span class="lineNum">     761 </span>            :         PIXEL_CLOCK_PARAMETERS_V6 v6;
<span class="lineNum">     762 </span>            : };
<span class="lineNum">     763 </span>            : 
<span class="lineNum">     764 </span>            : /* on DCE5, make sure the voltage is high enough to support the
<a name="765"><span class="lineNum">     765 </span>            :  * required disp clk.</a>
<span class="lineNum">     766 </span>            :  */
<span class="lineNum">     767 </span><span class="lineNoCov">          0 : static void atombios_crtc_set_disp_eng_pll(struct radeon_device *rdev,</span>
<span class="lineNum">     768 </span>            :                                     u32 dispclk)
<span class="lineNum">     769 </span>            : {
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :         u8 frev, crev;</span>
<span class="lineNum">     771 </span>            :         int index;
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :         union set_pixel_clock args;</span>
<span class="lineNum">     773 </span>            : 
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span>
<span class="lineNum">     775 </span>            : 
<span class="lineNum">     776 </span>            :         index = GetIndexIntoMasterTable(COMMAND, SetPixelClock);
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :         if (!atom_parse_cmd_header(rdev-&gt;mode_info.atom_context, index, &amp;frev,</span>
<span class="lineNum">     778 </span>            :                                    &amp;crev))
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     780 </span>            : 
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :         switch (frev) {</span>
<span class="lineNum">     782 </span>            :         case 1:
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :                 switch (crev) {</span>
<span class="lineNum">     784 </span>            :                 case 5:
<span class="lineNum">     785 </span>            :                         /* if the default dcpll clock is specified,
<span class="lineNum">     786 </span>            :                          * SetPixelClock provides the dividers
<span class="lineNum">     787 </span>            :                          */
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :                         args.v5.ucCRTC = ATOM_CRTC_INVALID;</span>
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :                         args.v5.usPixelClock = cpu_to_le16(dispclk);</span>
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :                         args.v5.ucPpll = ATOM_DCPLL;</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     792 </span>            :                 case 6:
<span class="lineNum">     793 </span>            :                         /* if the default dcpll clock is specified,
<span class="lineNum">     794 </span>            :                          * SetPixelClock provides the dividers
<span class="lineNum">     795 </span>            :                          */
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :                         args.v6.ulDispEngClkFreq = cpu_to_le32(dispclk);</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE61(rdev) || ASIC_IS_DCE8(rdev))</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :                                 args.v6.ucPpll = ATOM_EXT_PLL1;</span>
<span class="lineNum">     799 </span>            :                         else if (ASIC_IS_DCE6(rdev))
<span class="lineNum">     800 </span>            :                                 args.v6.ucPpll = ATOM_PPLL0;
<span class="lineNum">     801 </span>            :                         else
<span class="lineNum">     802 </span>            :                                 args.v6.ucPpll = ATOM_DCPLL;
<span class="lineNum">     803 </span>            :                         break;
<span class="lineNum">     804 </span>            :                 default:
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     807 </span>            :                 }
<span class="lineNum">     808 </span>            :                 break;
<span class="lineNum">     809 </span>            :         default:
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span>
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     812 </span>            :         }
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :         atom_execute_table(rdev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     815 </span>            : 
<span class="lineNum">     816 </span><span class="lineNoCov">          0 : static void atombios_crtc_program_pll(struct drm_crtc *crtc,</span>
<span class="lineNum">     817 </span>            :                                       u32 crtc_id,
<span class="lineNum">     818 </span>            :                                       int pll_id,
<span class="lineNum">     819 </span>            :                                       u32 encoder_mode,
<span class="lineNum">     820 </span>            :                                       u32 encoder_id,
<span class="lineNum">     821 </span>            :                                       u32 clock,
<span class="lineNum">     822 </span>            :                                       u32 ref_div,
<span class="lineNum">     823 </span>            :                                       u32 fb_div,
<span class="lineNum">     824 </span>            :                                       u32 frac_fb_div,
<span class="lineNum">     825 </span>            :                                       u32 post_div,
<span class="lineNum">     826 </span>            :                                       int bpc,
<span class="lineNum">     827 </span>            :                                       bool ss_enabled,
<span class="lineNum">     828 </span>            :                                       struct radeon_atom_ss *ss)
<span class="lineNum">     829 </span>            : {
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :         u8 frev, crev;</span>
<span class="lineNum">     833 </span>            :         int index = GetIndexIntoMasterTable(COMMAND, SetPixelClock);
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :         union set_pixel_clock args;</span>
<span class="lineNum">     835 </span>            : 
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :         memset(&amp;args, 0, sizeof(args));</span>
<span class="lineNum">     837 </span>            : 
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :         if (!atom_parse_cmd_header(rdev-&gt;mode_info.atom_context, index, &amp;frev,</span>
<span class="lineNum">     839 </span>            :                                    &amp;crev))
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     841 </span>            : 
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :         switch (frev) {</span>
<span class="lineNum">     843 </span>            :         case 1:
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :                 switch (crev) {</span>
<span class="lineNum">     845 </span>            :                 case 1:
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :                         if (clock == ATOM_DISABLE)</span>
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :                                 return;</span>
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :                         args.v1.usPixelClock = cpu_to_le16(clock / 10);</span>
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :                         args.v1.usRefDiv = cpu_to_le16(ref_div);</span>
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :                         args.v1.usFbDiv = cpu_to_le16(fb_div);</span>
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :                         args.v1.ucFracFbDiv = frac_fb_div;</span>
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :                         args.v1.ucPostDiv = post_div;</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                         args.v1.ucPpll = pll_id;</span>
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :                         args.v1.ucCRTC = crtc_id;</span>
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :                         args.v1.ucRefDivSrc = 1;</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     857 </span>            :                 case 2:
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :                         args.v2.usPixelClock = cpu_to_le16(clock / 10);</span>
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :                         args.v2.usRefDiv = cpu_to_le16(ref_div);</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                         args.v2.usFbDiv = cpu_to_le16(fb_div);</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :                         args.v2.ucFracFbDiv = frac_fb_div;</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :                         args.v2.ucPostDiv = post_div;</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :                         args.v2.ucPpll = pll_id;</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                         args.v2.ucCRTC = crtc_id;</span>
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :                         args.v2.ucRefDivSrc = 1;</span>
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     867 </span>            :                 case 3:
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :                         args.v3.usPixelClock = cpu_to_le16(clock / 10);</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :                         args.v3.usRefDiv = cpu_to_le16(ref_div);</span>
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :                         args.v3.usFbDiv = cpu_to_le16(fb_div);</span>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :                         args.v3.ucFracFbDiv = frac_fb_div;</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :                         args.v3.ucPostDiv = post_div;</span>
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :                         args.v3.ucPpll = pll_id;</span>
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :                         if (crtc_id == ATOM_CRTC2)</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                                 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC2;</span>
<span class="lineNum">     876 </span>            :                         else
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                                 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC1;</span>
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :                         if (ss_enabled &amp;&amp; (ss-&gt;type &amp; ATOM_EXTERNAL_SS_MASK))</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :                                 args.v3.ucMiscInfo |= PIXEL_CLOCK_MISC_REF_DIV_SRC;</span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :                         args.v3.ucTransmitterId = encoder_id;</span>
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :                         args.v3.ucEncoderMode = encoder_mode;</span>
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     883 </span>            :                 case 5:
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :                         args.v5.ucCRTC = crtc_id;</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :                         args.v5.usPixelClock = cpu_to_le16(clock / 10);</span>
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :                         args.v5.ucRefDiv = ref_div;</span>
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :                         args.v5.usFbDiv = cpu_to_le16(fb_div);</span>
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :                         args.v5.ulFbDivDecFrac = cpu_to_le32(frac_fb_div * 100000);</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :                         args.v5.ucPostDiv = post_div;</span>
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :                         args.v5.ucMiscInfo = 0; /* HDMI depth, etc. */</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :                         if (ss_enabled &amp;&amp; (ss-&gt;type &amp; ATOM_EXTERNAL_SS_MASK))</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                                 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_REF_DIV_SRC;</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :                         if (encoder_mode == ATOM_ENCODER_MODE_HDMI) {</span>
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :                                 switch (bpc) {</span>
<span class="lineNum">     895 </span>            :                                 case 8:
<span class="lineNum">     896 </span>            :                                 default:
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :                                         args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_24BPP;</span>
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">     899 </span>            :                                 case 10:
<span class="lineNum">     900 </span>            :                                         /* yes this is correct, the atom define is wrong */
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :                                         args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_32BPP;</span>
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">     903 </span>            :                                 case 12:
<span class="lineNum">     904 </span>            :                                         /* yes this is correct, the atom define is wrong */
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :                                         args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_30BPP;</span>
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">     907 </span>            :                                 }
<span class="lineNum">     908 </span>            :                         }
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :                         args.v5.ucTransmitterID = encoder_id;</span>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :                         args.v5.ucEncoderMode = encoder_mode;</span>
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :                         args.v5.ucPpll = pll_id;</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     913 </span>            :                 case 6:
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :                         args.v6.ulDispEngClkFreq = cpu_to_le32(crtc_id &lt;&lt; 24 | clock / 10);</span>
<span class="lineNum">     915 </span><span class="lineNoCov">          0 :                         args.v6.ucRefDiv = ref_div;</span>
<span class="lineNum">     916 </span><span class="lineNoCov">          0 :                         args.v6.usFbDiv = cpu_to_le16(fb_div);</span>
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :                         args.v6.ulFbDivDecFrac = cpu_to_le32(frac_fb_div * 100000);</span>
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :                         args.v6.ucPostDiv = post_div;</span>
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :                         args.v6.ucMiscInfo = 0; /* HDMI depth, etc. */</span>
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :                         if (ss_enabled &amp;&amp; (ss-&gt;type &amp; ATOM_EXTERNAL_SS_MASK))</span>
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :                                 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_REF_DIV_SRC;</span>
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :                         if (encoder_mode == ATOM_ENCODER_MODE_HDMI) {</span>
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :                                 switch (bpc) {</span>
<span class="lineNum">     924 </span>            :                                 case 8:
<span class="lineNum">     925 </span>            :                                 default:
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :                                         args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_24BPP;</span>
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">     928 </span>            :                                 case 10:
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :                                         args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_30BPP_V6;</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">     931 </span>            :                                 case 12:
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :                                         args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_36BPP_V6;</span>
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">     934 </span>            :                                 case 16:
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :                                         args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_48BPP;</span>
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">     937 </span>            :                                 }
<span class="lineNum">     938 </span>            :                         }
<span class="lineNum">     939 </span><span class="lineNoCov">          0 :                         args.v6.ucTransmitterID = encoder_id;</span>
<span class="lineNum">     940 </span><span class="lineNoCov">          0 :                         args.v6.ucEncoderMode = encoder_mode;</span>
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :                         args.v6.ucPpll = pll_id;</span>
<span class="lineNum">     942 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     943 </span>            :                 default:
<span class="lineNum">     944 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span>
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     946 </span>            :                 }
<span class="lineNum">     947 </span>            :                 break;
<span class="lineNum">     948 </span>            :         default:
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unknown table version %d %d\n&quot;, frev, crev);</span>
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     951 </span>            :         }
<span class="lineNum">     952 </span>            : 
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :         atom_execute_table(rdev-&gt;mode_info.atom_context, index, (uint32_t *)&amp;args);</span>
<a name="954"><span class="lineNum">     954 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     955 </span>            : 
<span class="lineNum">     956 </span><span class="lineNoCov">          0 : static bool atombios_crtc_prepare_pll(struct drm_crtc *crtc, struct drm_display_mode *mode)</span>
<span class="lineNum">     957 </span>            : {
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     961 </span>            :         struct radeon_encoder *radeon_encoder =
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :                 to_radeon_encoder(radeon_crtc-&gt;encoder);</span>
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :         int encoder_mode = atombios_get_encoder_mode(radeon_crtc-&gt;encoder);</span>
<span class="lineNum">     964 </span>            : 
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;bpc = 8;</span>
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;ss_enabled = false;</span>
<span class="lineNum">     967 </span>            : 
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :         if (radeon_encoder-&gt;is_mst_encoder) {</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :                 radeon_dp_mst_prepare_pll(crtc, mode);</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :         } else if ((radeon_encoder-&gt;active_device &amp; (ATOM_DEVICE_LCD_SUPPORT | ATOM_DEVICE_DFP_SUPPORT)) ||</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :             (radeon_encoder_get_dp_bridge_encoder_id(radeon_crtc-&gt;encoder) != ENCODER_OBJECT_ID_NONE)) {</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                 struct radeon_encoder_atom_dig *dig = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     973 </span>            :                 struct drm_connector *connector =
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :                         radeon_get_connector_for_encoder(radeon_crtc-&gt;encoder);</span>
<span class="lineNum">     975 </span>            :                 struct radeon_connector *radeon_connector =
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :                         to_radeon_connector(connector);</span>
<span class="lineNum">     977 </span>            :                 struct radeon_connector_atom_dig *dig_connector =
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :                         radeon_connector-&gt;con_priv;</span>
<span class="lineNum">     979 </span>            :                 int dp_clock;
<span class="lineNum">     980 </span>            : 
<span class="lineNum">     981 </span>            :                 /* Assign mode clock for hdmi deep color max clock limit check */
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :                 radeon_connector-&gt;pixelclock_for_modeset = mode-&gt;clock;</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :                 radeon_crtc-&gt;bpc = radeon_get_monitor_bpc(connector);</span>
<span class="lineNum">     984 </span>            : 
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :                 switch (encoder_mode) {</span>
<span class="lineNum">     986 </span>            :                 case ATOM_ENCODER_MODE_DP_MST:
<span class="lineNum">     987 </span>            :                 case ATOM_ENCODER_MODE_DP:
<span class="lineNum">     988 </span>            :                         /* DP/eDP */
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :                         dp_clock = dig_connector-&gt;dp_clock / 10;</span>
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE4(rdev))</span>
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :                                 radeon_crtc-&gt;ss_enabled =</span>
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :                                         radeon_atombios_get_asic_ss_info(rdev, &amp;radeon_crtc-&gt;ss,</span>
<span class="lineNum">     993 </span>            :                                                                          ASIC_INTERNAL_SS_ON_DP,
<span class="lineNum">     994 </span>            :                                                                          dp_clock);
<span class="lineNum">     995 </span>            :                         else {
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :                                 if (dp_clock == 16200) {</span>
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :                                         radeon_crtc-&gt;ss_enabled =</span>
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :                                                 radeon_atombios_get_ppll_ss_info(rdev,</span>
<span class="lineNum">     999 </span>            :                                                                                  &amp;radeon_crtc-&gt;ss,
<span class="lineNum">    1000 </span>            :                                                                                  ATOM_DP_SS_ID2);
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                                         if (!radeon_crtc-&gt;ss_enabled)</span>
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :                                                 radeon_crtc-&gt;ss_enabled =</span>
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :                                                         radeon_atombios_get_ppll_ss_info(rdev,</span>
<span class="lineNum">    1004 </span>            :                                                                                          &amp;radeon_crtc-&gt;ss,
<span class="lineNum">    1005 </span>            :                                                                                          ATOM_DP_SS_ID1);
<span class="lineNum">    1006 </span>            :                                 } else {
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                                         radeon_crtc-&gt;ss_enabled =</span>
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                                                 radeon_atombios_get_ppll_ss_info(rdev,</span>
<span class="lineNum">    1009 </span>            :                                                                                  &amp;radeon_crtc-&gt;ss,
<span class="lineNum">    1010 </span>            :                                                                                  ATOM_DP_SS_ID1);
<span class="lineNum">    1011 </span>            :                                 }
<span class="lineNum">    1012 </span>            :                                 /* disable spread spectrum on DCE3 DP */
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :                                 radeon_crtc-&gt;ss_enabled = false;</span>
<span class="lineNum">    1014 </span>            :                         }
<span class="lineNum">    1015 </span>            :                         break;
<span class="lineNum">    1016 </span>            :                 case ATOM_ENCODER_MODE_LVDS:
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE4(rdev))</span>
<span class="lineNum">    1018 </span><span class="lineNoCov">          0 :                                 radeon_crtc-&gt;ss_enabled =</span>
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :                                         radeon_atombios_get_asic_ss_info(rdev,</span>
<span class="lineNum">    1020 </span>            :                                                                          &amp;radeon_crtc-&gt;ss,
<span class="lineNum">    1021 </span>            :                                                                          dig-&gt;lcd_ss_id,
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :                                                                          mode-&gt;clock / 10);</span>
<span class="lineNum">    1023 </span>            :                         else
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 :                                 radeon_crtc-&gt;ss_enabled =</span>
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :                                         radeon_atombios_get_ppll_ss_info(rdev,</span>
<span class="lineNum">    1026 </span>            :                                                                          &amp;radeon_crtc-&gt;ss,
<span class="lineNum">    1027 </span>            :                                                                          dig-&gt;lcd_ss_id);
<span class="lineNum">    1028 </span>            :                         break;
<span class="lineNum">    1029 </span>            :                 case ATOM_ENCODER_MODE_DVI:
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE4(rdev))</span>
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :                                 radeon_crtc-&gt;ss_enabled =</span>
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :                                         radeon_atombios_get_asic_ss_info(rdev,</span>
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                                                                          &amp;radeon_crtc-&gt;ss,</span>
<span class="lineNum">    1034 </span>            :                                                                          ASIC_INTERNAL_SS_ON_TMDS,
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :                                                                          mode-&gt;clock / 10);</span>
<span class="lineNum">    1036 </span>            :                         break;
<span class="lineNum">    1037 </span>            :                 case ATOM_ENCODER_MODE_HDMI:
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE4(rdev))</span>
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                                 radeon_crtc-&gt;ss_enabled =</span>
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :                                         radeon_atombios_get_asic_ss_info(rdev,</span>
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                                                                          &amp;radeon_crtc-&gt;ss,</span>
<span class="lineNum">    1042 </span>            :                                                                          ASIC_INTERNAL_SS_ON_HDMI,
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                                                                          mode-&gt;clock / 10);</span>
<span class="lineNum">    1044 </span>            :                         break;
<span class="lineNum">    1045 </span>            :                 default:
<span class="lineNum">    1046 </span>            :                         break;
<span class="lineNum">    1047 </span>            :                 }
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1049 </span>            : 
<span class="lineNum">    1050 </span>            :         /* adjust pixel clock as needed */
<span class="lineNum">    1051 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;adjusted_clock = atombios_adjust_pll(crtc, mode);</span>
<span class="lineNum">    1052 </span>            : 
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="1054"><span class="lineNum">    1054 </span>            : }</a>
<span class="lineNum">    1055 </span>            : 
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 : static void atombios_crtc_set_pll(struct drm_crtc *crtc, struct drm_display_mode *mode)</span>
<span class="lineNum">    1057 </span>            : {
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    1061 </span>            :         struct radeon_encoder *radeon_encoder =
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :                 to_radeon_encoder(radeon_crtc-&gt;encoder);</span>
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :         u32 pll_clock = mode-&gt;clock;</span>
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :         u32 clock = mode-&gt;clock;</span>
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         u32 ref_div = 0, fb_div = 0, frac_fb_div = 0, post_div = 0;</span>
<span class="lineNum">    1066 </span>            :         struct radeon_pll *pll;
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :         int encoder_mode = atombios_get_encoder_mode(radeon_crtc-&gt;encoder);</span>
<span class="lineNum">    1068 </span>            : 
<span class="lineNum">    1069 </span>            :         /* pass the actual clock to atombios_crtc_program_pll for DCE5,6 for HDMI */
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE5(rdev) &amp;&amp;</span>
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :             (encoder_mode == ATOM_ENCODER_MODE_HDMI) &amp;&amp;</span>
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :             (radeon_crtc-&gt;bpc &gt; 8))</span>
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :                 clock = radeon_crtc-&gt;adjusted_clock;</span>
<span class="lineNum">    1074 </span>            : 
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :         switch (radeon_crtc-&gt;pll_id) {</span>
<span class="lineNum">    1076 </span>            :         case ATOM_PPLL1:
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :                 pll = &amp;rdev-&gt;clock.p1pll;</span>
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1079 </span>            :         case ATOM_PPLL2:
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                 pll = &amp;rdev-&gt;clock.p2pll;</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1082 </span>            :         case ATOM_DCPLL:
<span class="lineNum">    1083 </span>            :         case ATOM_PPLL_INVALID:
<span class="lineNum">    1084 </span>            :         default:
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                 pll = &amp;rdev-&gt;clock.dcpll;</span>
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1087 </span>            :         }
<span class="lineNum">    1088 </span>            : 
<span class="lineNum">    1089 </span>            :         /* update pll params */
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :         pll-&gt;flags = radeon_crtc-&gt;pll_flags;</span>
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         pll-&gt;reference_div = radeon_crtc-&gt;pll_reference_div;</span>
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :         pll-&gt;post_div = radeon_crtc-&gt;pll_post_div;</span>
<span class="lineNum">    1093 </span>            : 
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 :         if (radeon_encoder-&gt;active_device &amp; (ATOM_DEVICE_TV_SUPPORT))</span>
<span class="lineNum">    1095 </span>            :                 /* TV seems to prefer the legacy algo on some boards */
<span class="lineNum">    1096 </span><span class="lineNoCov">          0 :                 radeon_compute_pll_legacy(pll, radeon_crtc-&gt;adjusted_clock, &amp;pll_clock,</span>
<span class="lineNum">    1097 </span>            :                                           &amp;fb_div, &amp;frac_fb_div, &amp;ref_div, &amp;post_div);
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :         else if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :                 radeon_compute_pll_avivo(pll, radeon_crtc-&gt;adjusted_clock, &amp;pll_clock,</span>
<span class="lineNum">    1100 </span>            :                                          &amp;fb_div, &amp;frac_fb_div, &amp;ref_div, &amp;post_div);
<span class="lineNum">    1101 </span>            :         else
<span class="lineNum">    1102 </span><span class="lineNoCov">          0 :                 radeon_compute_pll_legacy(pll, radeon_crtc-&gt;adjusted_clock, &amp;pll_clock,</span>
<span class="lineNum">    1103 </span>            :                                           &amp;fb_div, &amp;frac_fb_div, &amp;ref_div, &amp;post_div);
<span class="lineNum">    1104 </span>            : 
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         atombios_crtc_program_ss(rdev, ATOM_DISABLE, radeon_crtc-&gt;pll_id,</span>
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :                                  radeon_crtc-&gt;crtc_id, &amp;radeon_crtc-&gt;ss);</span>
<span class="lineNum">    1107 </span>            : 
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :         atombios_crtc_program_pll(crtc, radeon_crtc-&gt;crtc_id, radeon_crtc-&gt;pll_id,</span>
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :                                   encoder_mode, radeon_encoder-&gt;encoder_id, clock,</span>
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :                                   ref_div, fb_div, frac_fb_div, post_div,</span>
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :                                   radeon_crtc-&gt;bpc, radeon_crtc-&gt;ss_enabled, &amp;radeon_crtc-&gt;ss);</span>
<span class="lineNum">    1112 </span>            : 
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;ss_enabled) {</span>
<span class="lineNum">    1114 </span>            :                 /* calculate ss amount and step size */
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE4(rdev)) {</span>
<span class="lineNum">    1116 </span>            :                         u32 step_size;
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :                         u32 amount = (((fb_div * 10) + frac_fb_div) *</span>
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :                                       (u32)radeon_crtc-&gt;ss.percentage) /</span>
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                                 (100 * (u32)radeon_crtc-&gt;ss.percentage_divider);</span>
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;ss.amount = (amount / 10) &amp; ATOM_PPLL_SS_AMOUNT_V2_FBDIV_MASK;</span>
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;ss.amount |= ((amount - (amount / 10)) &lt;&lt; ATOM_PPLL_SS_AMOUNT_V2_NFRAC_SHIFT) &amp;</span>
<span class="lineNum">    1122 </span>            :                                 ATOM_PPLL_SS_AMOUNT_V2_NFRAC_MASK;
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                         if (radeon_crtc-&gt;ss.type &amp; ATOM_PPLL_SS_TYPE_V2_CENTRE_SPREAD)</span>
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :                                 step_size = (4 * amount * ref_div * ((u32)radeon_crtc-&gt;ss.rate * 2048)) /</span>
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :                                         (125 * 25 * pll-&gt;reference_freq / 100);</span>
<span class="lineNum">    1126 </span>            :                         else
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :                                 step_size = (2 * amount * ref_div * ((u32)radeon_crtc-&gt;ss.rate * 2048)) /</span>
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :                                         (125 * 25 * pll-&gt;reference_freq / 100);</span>
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;ss.step = step_size;</span>
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1131 </span>            : 
<span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                 atombios_crtc_program_ss(rdev, ATOM_ENABLE, radeon_crtc-&gt;pll_id,</span>
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                                          radeon_crtc-&gt;crtc_id, &amp;radeon_crtc-&gt;ss);</span>
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :         }</span>
<a name="1135"><span class="lineNum">    1135 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1136 </span>            : 
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 : static int dce4_crtc_do_set_base(struct drm_crtc *crtc,</span>
<span class="lineNum">    1138 </span>            :                                  struct drm_framebuffer *fb,
<span class="lineNum">    1139 </span>            :                                  int x, int y, int atomic)
<span class="lineNum">    1140 </span>            : {
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    1144 </span>            :         struct radeon_framebuffer *radeon_fb;
<span class="lineNum">    1145 </span>            :         struct drm_framebuffer *target_fb;
<span class="lineNum">    1146 </span>            :         struct drm_gem_object *obj;
<span class="lineNum">    1147 </span>            :         struct radeon_bo *rbo;
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :         uint64_t fb_location;</span>
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :         uint32_t fb_format, fb_pitch_pixels, tiling_flags;</span>
<span class="lineNum">    1150 </span><span class="lineNoCov">          0 :         unsigned bankw, bankh, mtaspect, tile_split;</span>
<span class="lineNum">    1151 </span>            :         u32 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_NONE);
<span class="lineNum">    1152 </span>            :         u32 tmp, viewport_w, viewport_h;
<span class="lineNum">    1153 </span>            :         int r;
<span class="lineNum">    1154 </span>            :         bool bypass_lut = false;
<span class="lineNum">    1155 </span>            : 
<span class="lineNum">    1156 </span>            :         /* no fb bound */
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 :         if (!atomic &amp;&amp; !crtc-&gt;primary-&gt;fb) {</span>
<span class="lineNum">    1158 </span>            :                 DRM_DEBUG_KMS(&quot;No FB bound\n&quot;);
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1160 </span>            :         }
<span class="lineNum">    1161 </span>            : 
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :         if (atomic) {</span>
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :                 radeon_fb = to_radeon_framebuffer(fb);</span>
<span class="lineNum">    1164 </span>            :                 target_fb = fb;
<span class="lineNum">    1165 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1166 </span>            :         else {
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 :                 radeon_fb = to_radeon_framebuffer(crtc-&gt;primary-&gt;fb);</span>
<span class="lineNum">    1168 </span>            :                 target_fb = crtc-&gt;primary-&gt;fb;
<span class="lineNum">    1169 </span>            :         }
<span class="lineNum">    1170 </span>            : 
<span class="lineNum">    1171 </span>            :         /* If atomic, assume fb object is pinned &amp; idle &amp; fenced and
<span class="lineNum">    1172 </span>            :          * just update base pointers
<span class="lineNum">    1173 </span>            :          */
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         obj = radeon_fb-&gt;obj;</span>
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         rbo = gem_to_radeon_bo(obj);</span>
<span class="lineNum">    1176 </span><span class="lineNoCov">          0 :         r = radeon_bo_reserve(rbo, false);</span>
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0))</span>
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1179 </span>            : 
<span class="lineNum">    1180 </span><span class="lineNoCov">          0 :         if (atomic)</span>
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :                 fb_location = radeon_bo_gpu_offset(rbo);</span>
<span class="lineNum">    1182 </span>            :         else {
<span class="lineNum">    1183 </span><span class="lineNoCov">          0 :                 r = radeon_bo_pin(rbo, RADEON_GEM_DOMAIN_VRAM, &amp;fb_location);</span>
<span class="lineNum">    1184 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0)) {</span>
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :                         radeon_bo_unreserve(rbo);</span>
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1187 </span>            :                 }
<span class="lineNum">    1188 </span>            :         }
<span class="lineNum">    1189 </span>            : 
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :         radeon_bo_get_tiling_flags(rbo, &amp;tiling_flags, NULL);</span>
<span class="lineNum">    1191 </span><span class="lineNoCov">          0 :         radeon_bo_unreserve(rbo);</span>
<span class="lineNum">    1192 </span>            : 
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         switch (target_fb-&gt;pixel_format) {</span>
<span class="lineNum">    1194 </span>            :         case DRM_FORMAT_C8:
<span class="lineNum">    1195 </span>            :                 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_8BPP) |
<span class="lineNum">    1196 </span>            :                              EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_INDEXED));
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1198 </span>            :         case DRM_FORMAT_XRGB4444:
<span class="lineNum">    1199 </span>            :         case DRM_FORMAT_ARGB4444:
<span class="lineNum">    1200 </span>            :                 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_16BPP) |
<span class="lineNum">    1201 </span>            :                              EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB4444));
<span class="lineNum">    1202 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1203 </span>            :                 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16);
<span class="lineNum">    1204 </span>            : #endif
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1206 </span>            :         case DRM_FORMAT_XRGB1555:
<span class="lineNum">    1207 </span>            :         case DRM_FORMAT_ARGB1555:
<span class="lineNum">    1208 </span>            :                 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_16BPP) |
<span class="lineNum">    1209 </span>            :                              EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB1555));
<span class="lineNum">    1210 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1211 </span>            :                 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16);
<span class="lineNum">    1212 </span>            : #endif
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1214 </span>            :         case DRM_FORMAT_BGRX5551:
<span class="lineNum">    1215 </span>            :         case DRM_FORMAT_BGRA5551:
<span class="lineNum">    1216 </span>            :                 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_16BPP) |
<span class="lineNum">    1217 </span>            :                              EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_BGRA5551));
<span class="lineNum">    1218 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1219 </span>            :                 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16);
<span class="lineNum">    1220 </span>            : #endif
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1222 </span>            :         case DRM_FORMAT_RGB565:
<span class="lineNum">    1223 </span>            :                 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_16BPP) |
<span class="lineNum">    1224 </span>            :                              EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB565));
<span class="lineNum">    1225 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1226 </span>            :                 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16);
<span class="lineNum">    1227 </span>            : #endif
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1229 </span>            :         case DRM_FORMAT_XRGB8888:
<span class="lineNum">    1230 </span>            :         case DRM_FORMAT_ARGB8888:
<span class="lineNum">    1231 </span>            :                 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_32BPP) |
<span class="lineNum">    1232 </span>            :                              EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB8888));
<span class="lineNum">    1233 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1234 </span>            :                 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN32);
<span class="lineNum">    1235 </span>            : #endif
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1237 </span>            :         case DRM_FORMAT_XRGB2101010:
<span class="lineNum">    1238 </span>            :         case DRM_FORMAT_ARGB2101010:
<span class="lineNum">    1239 </span>            :                 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_32BPP) |
<span class="lineNum">    1240 </span>            :                              EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB2101010));
<span class="lineNum">    1241 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1242 </span>            :                 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN32);
<span class="lineNum">    1243 </span>            : #endif
<span class="lineNum">    1244 </span>            :                 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
<span class="lineNum">    1245 </span>            :                 bypass_lut = true;
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1247 </span>            :         case DRM_FORMAT_BGRX1010102:
<span class="lineNum">    1248 </span>            :         case DRM_FORMAT_BGRA1010102:
<span class="lineNum">    1249 </span>            :                 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_32BPP) |
<span class="lineNum">    1250 </span>            :                              EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_BGRA1010102));
<span class="lineNum">    1251 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1252 </span>            :                 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN32);
<span class="lineNum">    1253 </span>            : #endif
<span class="lineNum">    1254 </span>            :                 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
<span class="lineNum">    1255 </span>            :                 bypass_lut = true;
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1257 </span>            :         default:
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unsupported screen format %s\n&quot;,</span>
<span class="lineNum">    1259 </span>            :                           drm_get_format_name(target_fb-&gt;pixel_format));
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1261 </span>            :         }
<span class="lineNum">    1262 </span>            : 
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :         if (tiling_flags &amp; RADEON_TILING_MACRO) {</span>
<span class="lineNum">    1264 </span><span class="lineNoCov">          0 :                 evergreen_tiling_fields(tiling_flags, &amp;bankw, &amp;bankh, &amp;mtaspect, &amp;tile_split);</span>
<span class="lineNum">    1265 </span>            : 
<span class="lineNum">    1266 </span>            :                 /* Set NUM_BANKS. */
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_TAHITI) {</span>
<span class="lineNum">    1268 </span>            :                         unsigned index, num_banks;
<span class="lineNum">    1269 </span>            : 
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;family &gt;= CHIP_BONAIRE) {</span>
<span class="lineNum">    1271 </span>            :                                 unsigned tileb, tile_split_bytes;
<span class="lineNum">    1272 </span>            : 
<span class="lineNum">    1273 </span>            :                                 /* Calculate the macrotile mode index. */
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                                 tile_split_bytes = 64 &lt;&lt; tile_split;</span>
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                                 tileb = 8 * 8 * target_fb-&gt;bits_per_pixel / 8;</span>
<span class="lineNum">    1276 </span><span class="lineNoCov">          0 :                                 tileb = min(tile_split_bytes, tileb);</span>
<span class="lineNum">    1277 </span>            : 
<span class="lineNum">    1278 </span><span class="lineNoCov">          0 :                                 for (index = 0; tileb &gt; 64; index++)</span>
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 :                                         tileb &gt;&gt;= 1;</span>
<span class="lineNum">    1280 </span>            : 
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                                 if (index &gt;= 16) {</span>
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;Wrong screen bpp (%u) or tile split (%u)\n&quot;,</span>
<span class="lineNum">    1283 </span>            :                                                   target_fb-&gt;bits_per_pixel, tile_split);
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    1285 </span>            :                                 }
<span class="lineNum">    1286 </span>            : 
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 :                                 num_banks = (rdev-&gt;config.cik.macrotile_mode_array[index] &gt;&gt; 6) &amp; 0x3;</span>
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                                 switch (target_fb-&gt;bits_per_pixel) {</span>
<span class="lineNum">    1290 </span>            :                                 case 8:
<span class="lineNum">    1291 </span>            :                                         index = 10;
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    1293 </span>            :                                 case 16:
<span class="lineNum">    1294 </span>            :                                         index = SI_TILE_MODE_COLOR_2D_SCANOUT_16BPP;
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    1296 </span>            :                                 default:
<span class="lineNum">    1297 </span>            :                                 case 32:
<span class="lineNum">    1298 </span>            :                                         index = SI_TILE_MODE_COLOR_2D_SCANOUT_32BPP;
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    1300 </span>            :                                 }
<span class="lineNum">    1301 </span>            : 
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :                                 num_banks = (rdev-&gt;config.si.tile_mode_array[index] &gt;&gt; 20) &amp; 0x3;</span>
<span class="lineNum">    1303 </span>            :                         }
<span class="lineNum">    1304 </span>            : 
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :                         fb_format |= EVERGREEN_GRPH_NUM_BANKS(num_banks);</span>
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1307 </span>            :                         /* NI and older. */
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;family &gt;= CHIP_CAYMAN)</span>
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :                                 tmp = rdev-&gt;config.cayman.tile_config;</span>
<span class="lineNum">    1310 </span>            :                         else
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :                                 tmp = rdev-&gt;config.evergreen.tile_config;</span>
<span class="lineNum">    1312 </span>            : 
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                         switch ((tmp &amp; 0xf0) &gt;&gt; 4) {</span>
<span class="lineNum">    1314 </span>            :                         case 0: /* 4 banks */
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                                 fb_format |= EVERGREEN_GRPH_NUM_BANKS(EVERGREEN_ADDR_SURF_4_BANK);</span>
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1317 </span>            :                         case 1: /* 8 banks */
<span class="lineNum">    1318 </span>            :                         default:
<span class="lineNum">    1319 </span><span class="lineNoCov">          0 :                                 fb_format |= EVERGREEN_GRPH_NUM_BANKS(EVERGREEN_ADDR_SURF_8_BANK);</span>
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1321 </span>            :                         case 2: /* 16 banks */
<span class="lineNum">    1322 </span><span class="lineNoCov">          0 :                                 fb_format |= EVERGREEN_GRPH_NUM_BANKS(EVERGREEN_ADDR_SURF_16_BANK);</span>
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1324 </span>            :                         }
<span class="lineNum">    1325 </span>            :                 }
<span class="lineNum">    1326 </span>            : 
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :                 fb_format |= EVERGREEN_GRPH_ARRAY_MODE(EVERGREEN_GRPH_ARRAY_2D_TILED_THIN1);</span>
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :                 fb_format |= EVERGREEN_GRPH_TILE_SPLIT(tile_split);</span>
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :                 fb_format |= EVERGREEN_GRPH_BANK_WIDTH(bankw);</span>
<span class="lineNum">    1330 </span><span class="lineNoCov">          0 :                 fb_format |= EVERGREEN_GRPH_BANK_HEIGHT(bankh);</span>
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 :                 fb_format |= EVERGREEN_GRPH_MACRO_TILE_ASPECT(mtaspect);</span>
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_BONAIRE) {</span>
<span class="lineNum">    1333 </span>            :                         /* XXX need to know more about the surface tiling mode */
<span class="lineNum">    1334 </span>            :                         fb_format |= CIK_GRPH_MICRO_TILE_MODE(CIK_DISPLAY_MICRO_TILING);
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         } else if (tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :                 fb_format |= EVERGREEN_GRPH_ARRAY_MODE(EVERGREEN_GRPH_ARRAY_1D_TILED_THIN1);</span>
<span class="lineNum">    1338 </span>            : 
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_BONAIRE) {</span>
<span class="lineNum">    1340 </span>            :                 /* Read the pipe config from the 2D TILED SCANOUT mode.
<span class="lineNum">    1341 </span>            :                  * It should be the same for the other modes too, but not all
<span class="lineNum">    1342 </span>            :                  * modes set the pipe config field. */
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :                 u32 pipe_config = (rdev-&gt;config.cik.tile_mode_array[10] &gt;&gt; 6) &amp; 0x1f;</span>
<span class="lineNum">    1344 </span>            : 
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :                 fb_format |= CIK_GRPH_PIPE_CONFIG(pipe_config);</span>
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :         } else if ((rdev-&gt;family == CHIP_TAHITI) ||</span>
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_PITCAIRN))</span>
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :                 fb_format |= SI_GRPH_PIPE_CONFIG(SI_ADDR_SURF_P8_32x32_8x16);</span>
<span class="lineNum">    1349 </span><span class="lineNoCov">          0 :         else if ((rdev-&gt;family == CHIP_VERDE) ||</span>
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :                  (rdev-&gt;family == CHIP_OLAND) ||</span>
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :                  (rdev-&gt;family == CHIP_HAINAN)) /* for completeness.  HAINAN has no display hw */</span>
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :                 fb_format |= SI_GRPH_PIPE_CONFIG(SI_ADDR_SURF_P4_8x16);</span>
<span class="lineNum">    1353 </span>            : 
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :         switch (radeon_crtc-&gt;crtc_id) {</span>
<span class="lineNum">    1355 </span>            :         case 0:
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :                 WREG32(AVIVO_D1VGA_CONTROL, 0);</span>
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1358 </span>            :         case 1:
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 :                 WREG32(AVIVO_D2VGA_CONTROL, 0);</span>
<span class="lineNum">    1360 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1361 </span>            :         case 2:
<span class="lineNum">    1362 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_D3VGA_CONTROL, 0);</span>
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1364 </span>            :         case 3:
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_D4VGA_CONTROL, 0);</span>
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1367 </span>            :         case 4:
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_D5VGA_CONTROL, 0);</span>
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1370 </span>            :         case 5:
<span class="lineNum">    1371 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_D6VGA_CONTROL, 0);</span>
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1373 </span>            :         default:
<span class="lineNum">    1374 </span>            :                 break;
<span class="lineNum">    1375 </span>            :         }
<span class="lineNum">    1376 </span>            : 
<span class="lineNum">    1377 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1378 </span>            :                upper_32_bits(fb_location));
<span class="lineNum">    1379 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1380 </span>            :                upper_32_bits(fb_location));
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1382 </span>            :                (u32)fb_location &amp; EVERGREEN_GRPH_SURFACE_ADDRESS_MASK);
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1384 </span>            :                (u32) fb_location &amp; EVERGREEN_GRPH_SURFACE_ADDRESS_MASK);
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_CONTROL + radeon_crtc-&gt;crtc_offset, fb_format);</span>
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_SWAP_CONTROL + radeon_crtc-&gt;crtc_offset, fb_swap);</span>
<span class="lineNum">    1387 </span>            : 
<span class="lineNum">    1388 </span>            :         /*
<span class="lineNum">    1389 </span>            :          * The LUT only has 256 slots for indexing by a 8 bpc fb. Bypass the LUT
<span class="lineNum">    1390 </span>            :          * for &gt; 8 bpc scanout to avoid truncation of fb indices to 8 msb's, to
<span class="lineNum">    1391 </span>            :          * retain the full precision throughout the pipeline.
<span class="lineNum">    1392 </span>            :          */
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :         WREG32_P(EVERGREEN_GRPH_LUT_10BIT_BYPASS_CONTROL + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1394 </span>            :                  (bypass_lut ? EVERGREEN_LUT_10BIT_BYPASS_EN : 0),
<span class="lineNum">    1395 </span>            :                  ~EVERGREEN_LUT_10BIT_BYPASS_EN);
<span class="lineNum">    1396 </span>            : 
<span class="lineNum">    1397 </span>            :         if (bypass_lut)
<span class="lineNum">    1398 </span>            :                 DRM_DEBUG_KMS(&quot;Bypassing hardware LUT due to 10 bit fb scanout.\n&quot;);
<span class="lineNum">    1399 </span>            : 
<span class="lineNum">    1400 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_SURFACE_OFFSET_X + radeon_crtc-&gt;crtc_offset, 0);</span>
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_SURFACE_OFFSET_Y + radeon_crtc-&gt;crtc_offset, 0);</span>
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_X_START + radeon_crtc-&gt;crtc_offset, 0);</span>
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_Y_START + radeon_crtc-&gt;crtc_offset, 0);</span>
<span class="lineNum">    1404 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_X_END + radeon_crtc-&gt;crtc_offset, target_fb-&gt;width);</span>
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_Y_END + radeon_crtc-&gt;crtc_offset, target_fb-&gt;height);</span>
<span class="lineNum">    1406 </span>            : 
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 :         fb_pitch_pixels = target_fb-&gt;pitches[0] / (target_fb-&gt;bits_per_pixel / 8);</span>
<span class="lineNum">    1408 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_PITCH + radeon_crtc-&gt;crtc_offset, fb_pitch_pixels);</span>
<span class="lineNum">    1409 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_ENABLE + radeon_crtc-&gt;crtc_offset, 1);</span>
<span class="lineNum">    1410 </span>            : 
<span class="lineNum">    1411 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_BONAIRE)</span>
<span class="lineNum">    1412 </span><span class="lineNoCov">          0 :                 WREG32(CIK_LB_DESKTOP_HEIGHT + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1413 </span>            :                        target_fb-&gt;height);
<span class="lineNum">    1414 </span>            :         else
<span class="lineNum">    1415 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_DESKTOP_HEIGHT + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1416 </span>            :                        target_fb-&gt;height);
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :         x &amp;= ~3;</span>
<span class="lineNum">    1418 </span><span class="lineNoCov">          0 :         y &amp;= ~1;</span>
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_VIEWPORT_START + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1420 </span>            :                (x &lt;&lt; 16) | y);
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :         viewport_w = crtc-&gt;mode.hdisplay;</span>
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :         viewport_h = (crtc-&gt;mode.vdisplay + 1) &amp; ~1;</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family &gt;= CHIP_BONAIRE) &amp;&amp;</span>
<span class="lineNum">    1424 </span><span class="lineNoCov">          0 :             (crtc-&gt;mode.flags &amp; DRM_MODE_FLAG_INTERLACE))</span>
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :                 viewport_h *= 2;</span>
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_VIEWPORT_SIZE + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1427 </span>            :                (viewport_w &lt;&lt; 16) | viewport_h);
<span class="lineNum">    1428 </span>            : 
<span class="lineNum">    1429 </span>            :         /* pageflip setup */
<span class="lineNum">    1430 </span>            :         /* make sure flip is at vb rather than hb */
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :         tmp = RREG32(EVERGREEN_GRPH_FLIP_CONTROL + radeon_crtc-&gt;crtc_offset);</span>
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :         tmp &amp;= ~EVERGREEN_GRPH_SURFACE_UPDATE_H_RETRACE_EN;</span>
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_GRPH_FLIP_CONTROL + radeon_crtc-&gt;crtc_offset, tmp);</span>
<span class="lineNum">    1434 </span>            : 
<span class="lineNum">    1435 </span>            :         /* set pageflip to happen only at start of vblank interval (front porch) */
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 :         WREG32(EVERGREEN_MASTER_UPDATE_MODE + radeon_crtc-&gt;crtc_offset, 3);</span>
<span class="lineNum">    1437 </span>            : 
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :         if (!atomic &amp;&amp; fb &amp;&amp; fb != crtc-&gt;primary-&gt;fb) {</span>
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :                 radeon_fb = to_radeon_framebuffer(fb);</span>
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :                 rbo = gem_to_radeon_bo(radeon_fb-&gt;obj);</span>
<span class="lineNum">    1441 </span><span class="lineNoCov">          0 :                 r = radeon_bo_reserve(rbo, false);</span>
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0))</span>
<span class="lineNum">    1443 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                 radeon_bo_unpin(rbo);</span>
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rbo);</span>
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1447 </span>            : 
<span class="lineNum">    1448 </span>            :         /* Bytes per pixel may have changed */
<span class="lineNum">    1449 </span><span class="lineNoCov">          0 :         radeon_bandwidth_update(rdev);</span>
<span class="lineNum">    1450 </span>            : 
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1452"><span class="lineNum">    1452 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1453 </span>            : 
<span class="lineNum">    1454 </span><span class="lineNoCov">          0 : static int avivo_crtc_do_set_base(struct drm_crtc *crtc,</span>
<span class="lineNum">    1455 </span>            :                                   struct drm_framebuffer *fb,
<span class="lineNum">    1456 </span>            :                                   int x, int y, int atomic)
<span class="lineNum">    1457 </span>            : {
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    1461 </span>            :         struct radeon_framebuffer *radeon_fb;
<span class="lineNum">    1462 </span>            :         struct drm_gem_object *obj;
<span class="lineNum">    1463 </span>            :         struct radeon_bo *rbo;
<span class="lineNum">    1464 </span>            :         struct drm_framebuffer *target_fb;
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :         uint64_t fb_location;</span>
<span class="lineNum">    1466 </span><span class="lineNoCov">          0 :         uint32_t fb_format, fb_pitch_pixels, tiling_flags;</span>
<span class="lineNum">    1467 </span>            :         u32 fb_swap = R600_D1GRPH_SWAP_ENDIAN_NONE;
<span class="lineNum">    1468 </span>            :         u32 tmp, viewport_w, viewport_h;
<span class="lineNum">    1469 </span>            :         int r;
<span class="lineNum">    1470 </span>            :         bool bypass_lut = false;
<span class="lineNum">    1471 </span>            : 
<span class="lineNum">    1472 </span>            :         /* no fb bound */
<span class="lineNum">    1473 </span><span class="lineNoCov">          0 :         if (!atomic &amp;&amp; !crtc-&gt;primary-&gt;fb) {</span>
<span class="lineNum">    1474 </span>            :                 DRM_DEBUG_KMS(&quot;No FB bound\n&quot;);
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1476 </span>            :         }
<span class="lineNum">    1477 </span>            : 
<span class="lineNum">    1478 </span><span class="lineNoCov">          0 :         if (atomic) {</span>
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 :                 radeon_fb = to_radeon_framebuffer(fb);</span>
<span class="lineNum">    1480 </span>            :                 target_fb = fb;
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1482 </span>            :         else {
<span class="lineNum">    1483 </span><span class="lineNoCov">          0 :                 radeon_fb = to_radeon_framebuffer(crtc-&gt;primary-&gt;fb);</span>
<span class="lineNum">    1484 </span>            :                 target_fb = crtc-&gt;primary-&gt;fb;
<span class="lineNum">    1485 </span>            :         }
<span class="lineNum">    1486 </span>            : 
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :         obj = radeon_fb-&gt;obj;</span>
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :         rbo = gem_to_radeon_bo(obj);</span>
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :         r = radeon_bo_reserve(rbo, false);</span>
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0))</span>
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1492 </span>            : 
<span class="lineNum">    1493 </span>            :         /* If atomic, assume fb object is pinned &amp; idle &amp; fenced and
<span class="lineNum">    1494 </span>            :          * just update base pointers
<span class="lineNum">    1495 </span>            :          */
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 :         if (atomic)</span>
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :                 fb_location = radeon_bo_gpu_offset(rbo);</span>
<span class="lineNum">    1498 </span>            :         else {
<span class="lineNum">    1499 </span><span class="lineNoCov">          0 :                 r = radeon_bo_pin(rbo, RADEON_GEM_DOMAIN_VRAM, &amp;fb_location);</span>
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0)) {</span>
<span class="lineNum">    1501 </span><span class="lineNoCov">          0 :                         radeon_bo_unreserve(rbo);</span>
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1503 </span>            :                 }
<span class="lineNum">    1504 </span>            :         }
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :         radeon_bo_get_tiling_flags(rbo, &amp;tiling_flags, NULL);</span>
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :         radeon_bo_unreserve(rbo);</span>
<span class="lineNum">    1507 </span>            : 
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :         switch (target_fb-&gt;pixel_format) {</span>
<span class="lineNum">    1509 </span>            :         case DRM_FORMAT_C8:
<span class="lineNum">    1510 </span>            :                 fb_format =
<span class="lineNum">    1511 </span>            :                     AVIVO_D1GRPH_CONTROL_DEPTH_8BPP |
<span class="lineNum">    1512 </span>            :                     AVIVO_D1GRPH_CONTROL_8BPP_INDEXED;
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1514 </span>            :         case DRM_FORMAT_XRGB4444:
<span class="lineNum">    1515 </span>            :         case DRM_FORMAT_ARGB4444:
<span class="lineNum">    1516 </span>            :                 fb_format =
<span class="lineNum">    1517 </span>            :                     AVIVO_D1GRPH_CONTROL_DEPTH_16BPP |
<span class="lineNum">    1518 </span>            :                     AVIVO_D1GRPH_CONTROL_16BPP_ARGB4444;
<span class="lineNum">    1519 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1520 </span>            :                 fb_swap = R600_D1GRPH_SWAP_ENDIAN_16BIT;
<span class="lineNum">    1521 </span>            : #endif
<span class="lineNum">    1522 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1523 </span>            :         case DRM_FORMAT_XRGB1555:
<span class="lineNum">    1524 </span>            :                 fb_format =
<span class="lineNum">    1525 </span>            :                     AVIVO_D1GRPH_CONTROL_DEPTH_16BPP |
<span class="lineNum">    1526 </span>            :                     AVIVO_D1GRPH_CONTROL_16BPP_ARGB1555;
<span class="lineNum">    1527 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1528 </span>            :                 fb_swap = R600_D1GRPH_SWAP_ENDIAN_16BIT;
<span class="lineNum">    1529 </span>            : #endif
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1531 </span>            :         case DRM_FORMAT_RGB565:
<span class="lineNum">    1532 </span>            :                 fb_format =
<span class="lineNum">    1533 </span>            :                     AVIVO_D1GRPH_CONTROL_DEPTH_16BPP |
<span class="lineNum">    1534 </span>            :                     AVIVO_D1GRPH_CONTROL_16BPP_RGB565;
<span class="lineNum">    1535 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1536 </span>            :                 fb_swap = R600_D1GRPH_SWAP_ENDIAN_16BIT;
<span class="lineNum">    1537 </span>            : #endif
<span class="lineNum">    1538 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1539 </span>            :         case DRM_FORMAT_XRGB8888:
<span class="lineNum">    1540 </span>            :         case DRM_FORMAT_ARGB8888:
<span class="lineNum">    1541 </span>            :                 fb_format =
<span class="lineNum">    1542 </span>            :                     AVIVO_D1GRPH_CONTROL_DEPTH_32BPP |
<span class="lineNum">    1543 </span>            :                     AVIVO_D1GRPH_CONTROL_32BPP_ARGB8888;
<span class="lineNum">    1544 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1545 </span>            :                 fb_swap = R600_D1GRPH_SWAP_ENDIAN_32BIT;
<span class="lineNum">    1546 </span>            : #endif
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1548 </span>            :         case DRM_FORMAT_XRGB2101010:
<span class="lineNum">    1549 </span>            :         case DRM_FORMAT_ARGB2101010:
<span class="lineNum">    1550 </span>            :                 fb_format =
<span class="lineNum">    1551 </span>            :                     AVIVO_D1GRPH_CONTROL_DEPTH_32BPP |
<span class="lineNum">    1552 </span>            :                     AVIVO_D1GRPH_CONTROL_32BPP_ARGB2101010;
<span class="lineNum">    1553 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1554 </span>            :                 fb_swap = R600_D1GRPH_SWAP_ENDIAN_32BIT;
<span class="lineNum">    1555 </span>            : #endif
<span class="lineNum">    1556 </span>            :                 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
<span class="lineNum">    1557 </span>            :                 bypass_lut = true;
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1559 </span>            :         default:
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unsupported screen format %s\n&quot;,</span>
<span class="lineNum">    1561 </span>            :                           drm_get_format_name(target_fb-&gt;pixel_format));
<span class="lineNum">    1562 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1563 </span>            :         }
<span class="lineNum">    1564 </span>            : 
<span class="lineNum">    1565 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_R600) {</span>
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :                 if (tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 :                         fb_format |= R600_D1GRPH_ARRAY_MODE_2D_TILED_THIN1;</span>
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :                 else if (tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :                         fb_format |= R600_D1GRPH_ARRAY_MODE_1D_TILED_THIN1;</span>
<span class="lineNum">    1570 </span>            :         } else {
<span class="lineNum">    1571 </span><span class="lineNoCov">          0 :                 if (tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">    1572 </span><span class="lineNoCov">          0 :                         fb_format |= AVIVO_D1GRPH_MACRO_ADDRESS_MODE;</span>
<span class="lineNum">    1573 </span>            : 
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :                 if (tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 :                         fb_format |= AVIVO_D1GRPH_TILED;</span>
<span class="lineNum">    1576 </span>            :         }
<span class="lineNum">    1577 </span>            : 
<span class="lineNum">    1578 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;crtc_id == 0)</span>
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :                 WREG32(AVIVO_D1VGA_CONTROL, 0);</span>
<span class="lineNum">    1580 </span>            :         else
<span class="lineNum">    1581 </span><span class="lineNoCov">          0 :                 WREG32(AVIVO_D2VGA_CONTROL, 0);</span>
<span class="lineNum">    1582 </span>            : 
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_RV770) {</span>
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;crtc_id) {</span>
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :                         WREG32(R700_D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));</span>
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 :                         WREG32(R700_D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));</span>
<span class="lineNum">    1587 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :                         WREG32(R700_D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));</span>
<span class="lineNum">    1589 </span><span class="lineNoCov">          0 :                         WREG32(R700_D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));</span>
<span class="lineNum">    1590 </span>            :                 }
<span class="lineNum">    1591 </span>            :         }
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1593 </span>            :                (u32) fb_location);
<span class="lineNum">    1594 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS +</span>
<span class="lineNum">    1595 </span>            :                radeon_crtc-&gt;crtc_offset, (u32) fb_location);
<span class="lineNum">    1596 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_CONTROL + radeon_crtc-&gt;crtc_offset, fb_format);</span>
<span class="lineNum">    1597 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_R600)</span>
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :                 WREG32(R600_D1GRPH_SWAP_CONTROL + radeon_crtc-&gt;crtc_offset, fb_swap);</span>
<span class="lineNum">    1599 </span>            : 
<span class="lineNum">    1600 </span>            :         /* LUT only has 256 slots for 8 bpc fb. Bypass for &gt; 8 bpc scanout for precision */
<span class="lineNum">    1601 </span><span class="lineNoCov">          0 :         WREG32_P(AVIVO_D1GRPH_LUT_SEL + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1602 </span>            :                  (bypass_lut ? AVIVO_LUT_10BIT_BYPASS_EN : 0), ~AVIVO_LUT_10BIT_BYPASS_EN);
<span class="lineNum">    1603 </span>            : 
<span class="lineNum">    1604 </span>            :         if (bypass_lut)
<span class="lineNum">    1605 </span>            :                 DRM_DEBUG_KMS(&quot;Bypassing hardware LUT due to 10 bit fb scanout.\n&quot;);
<span class="lineNum">    1606 </span>            : 
<span class="lineNum">    1607 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_SURFACE_OFFSET_X + radeon_crtc-&gt;crtc_offset, 0);</span>
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_SURFACE_OFFSET_Y + radeon_crtc-&gt;crtc_offset, 0);</span>
<span class="lineNum">    1609 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_X_START + radeon_crtc-&gt;crtc_offset, 0);</span>
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_Y_START + radeon_crtc-&gt;crtc_offset, 0);</span>
<span class="lineNum">    1611 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_X_END + radeon_crtc-&gt;crtc_offset, target_fb-&gt;width);</span>
<span class="lineNum">    1612 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_Y_END + radeon_crtc-&gt;crtc_offset, target_fb-&gt;height);</span>
<span class="lineNum">    1613 </span>            : 
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :         fb_pitch_pixels = target_fb-&gt;pitches[0] / (target_fb-&gt;bits_per_pixel / 8);</span>
<span class="lineNum">    1615 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_PITCH + radeon_crtc-&gt;crtc_offset, fb_pitch_pixels);</span>
<span class="lineNum">    1616 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_ENABLE + radeon_crtc-&gt;crtc_offset, 1);</span>
<span class="lineNum">    1617 </span>            : 
<span class="lineNum">    1618 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1MODE_DESKTOP_HEIGHT + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1619 </span>            :                target_fb-&gt;height);
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :         x &amp;= ~3;</span>
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 :         y &amp;= ~1;</span>
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1MODE_VIEWPORT_START + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1623 </span>            :                (x &lt;&lt; 16) | y);
<span class="lineNum">    1624 </span><span class="lineNoCov">          0 :         viewport_w = crtc-&gt;mode.hdisplay;</span>
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 :         viewport_h = (crtc-&gt;mode.vdisplay + 1) &amp; ~1;</span>
<span class="lineNum">    1626 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1MODE_VIEWPORT_SIZE + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">    1627 </span>            :                (viewport_w &lt;&lt; 16) | viewport_h);
<span class="lineNum">    1628 </span>            : 
<span class="lineNum">    1629 </span>            :         /* pageflip setup */
<span class="lineNum">    1630 </span>            :         /* make sure flip is at vb rather than hb */
<span class="lineNum">    1631 </span><span class="lineNoCov">          0 :         tmp = RREG32(AVIVO_D1GRPH_FLIP_CONTROL + radeon_crtc-&gt;crtc_offset);</span>
<span class="lineNum">    1632 </span><span class="lineNoCov">          0 :         tmp &amp;= ~AVIVO_D1GRPH_SURFACE_UPDATE_H_RETRACE_EN;</span>
<span class="lineNum">    1633 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_FLIP_CONTROL + radeon_crtc-&gt;crtc_offset, tmp);</span>
<span class="lineNum">    1634 </span>            : 
<span class="lineNum">    1635 </span>            :         /* set pageflip to happen only at start of vblank interval (front porch) */
<span class="lineNum">    1636 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1MODE_MASTER_UPDATE_MODE + radeon_crtc-&gt;crtc_offset, 3);</span>
<span class="lineNum">    1637 </span>            : 
<span class="lineNum">    1638 </span><span class="lineNoCov">          0 :         if (!atomic &amp;&amp; fb &amp;&amp; fb != crtc-&gt;primary-&gt;fb) {</span>
<span class="lineNum">    1639 </span><span class="lineNoCov">          0 :                 radeon_fb = to_radeon_framebuffer(fb);</span>
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :                 rbo = gem_to_radeon_bo(radeon_fb-&gt;obj);</span>
<span class="lineNum">    1641 </span><span class="lineNoCov">          0 :                 r = radeon_bo_reserve(rbo, false);</span>
<span class="lineNum">    1642 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0))</span>
<span class="lineNum">    1643 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1644 </span><span class="lineNoCov">          0 :                 radeon_bo_unpin(rbo);</span>
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rbo);</span>
<span class="lineNum">    1646 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1647 </span>            : 
<span class="lineNum">    1648 </span>            :         /* Bytes per pixel may have changed */
<span class="lineNum">    1649 </span><span class="lineNoCov">          0 :         radeon_bandwidth_update(rdev);</span>
<span class="lineNum">    1650 </span>            : 
<span class="lineNum">    1651 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1652"><span class="lineNum">    1652 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1653 </span>            : 
<span class="lineNum">    1654 </span><span class="lineNoCov">          0 : int atombios_crtc_set_base(struct drm_crtc *crtc, int x, int y,</span>
<span class="lineNum">    1655 </span>            :                            struct drm_framebuffer *old_fb)
<span class="lineNum">    1656 </span>            : {
<span class="lineNum">    1657 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    1659 </span>            : 
<span class="lineNum">    1660 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE4(rdev))</span>
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 :                 return dce4_crtc_do_set_base(crtc, old_fb, x, y, 0);</span>
<span class="lineNum">    1662 </span><span class="lineNoCov">          0 :         else if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 :                 return avivo_crtc_do_set_base(crtc, old_fb, x, y, 0);</span>
<span class="lineNum">    1664 </span>            :         else
<span class="lineNum">    1665 </span><span class="lineNoCov">          0 :                 return radeon_crtc_do_set_base(crtc, old_fb, x, y, 0);</span>
<a name="1666"><span class="lineNum">    1666 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1667 </span>            : 
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 : int atombios_crtc_set_base_atomic(struct drm_crtc *crtc,</span>
<span class="lineNum">    1669 </span>            :                                   struct drm_framebuffer *fb,
<span class="lineNum">    1670 </span>            :                                   int x, int y, enum mode_set_atomic state)
<span class="lineNum">    1671 </span>            : {
<span class="lineNum">    1672 </span><span class="lineNoCov">          0 :        struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :        struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    1674 </span>            : 
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE4(rdev))</span>
<span class="lineNum">    1676 </span><span class="lineNoCov">          0 :                 return dce4_crtc_do_set_base(crtc, fb, x, y, 1);</span>
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :         else if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">    1678 </span><span class="lineNoCov">          0 :                 return avivo_crtc_do_set_base(crtc, fb, x, y, 1);</span>
<span class="lineNum">    1679 </span>            :         else
<span class="lineNum">    1680 </span><span class="lineNoCov">          0 :                 return radeon_crtc_do_set_base(crtc, fb, x, y, 1);</span>
<span class="lineNum">    1681 </span><span class="lineNoCov">          0 : }</span>
<a name="1682"><span class="lineNum">    1682 </span>            : </a>
<span class="lineNum">    1683 </span>            : /* properly set additional regs when using atombios */
<span class="lineNum">    1684 </span><span class="lineNoCov">          0 : static void radeon_legacy_atom_fixup(struct drm_crtc *crtc)</span>
<span class="lineNum">    1685 </span>            : {
<span class="lineNum">    1686 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1687 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    1688 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">    1689 </span>            :         u32 disp_merge_cntl;
<span class="lineNum">    1690 </span>            : 
<span class="lineNum">    1691 </span><span class="lineNoCov">          0 :         switch (radeon_crtc-&gt;crtc_id) {</span>
<span class="lineNum">    1692 </span>            :         case 0:
<span class="lineNum">    1693 </span><span class="lineNoCov">          0 :                 disp_merge_cntl = RREG32(RADEON_DISP_MERGE_CNTL);</span>
<span class="lineNum">    1694 </span><span class="lineNoCov">          0 :                 disp_merge_cntl &amp;= ~RADEON_DISP_RGB_OFFSET_EN;</span>
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_DISP_MERGE_CNTL, disp_merge_cntl);</span>
<span class="lineNum">    1696 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1697 </span>            :         case 1:
<span class="lineNum">    1698 </span><span class="lineNoCov">          0 :                 disp_merge_cntl = RREG32(RADEON_DISP2_MERGE_CNTL);</span>
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 :                 disp_merge_cntl &amp;= ~RADEON_DISP2_RGB_OFFSET_EN;</span>
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_DISP2_MERGE_CNTL, disp_merge_cntl);</span>
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_FP_H2_SYNC_STRT_WID,   RREG32(RADEON_CRTC2_H_SYNC_STRT_WID));</span>
<span class="lineNum">    1702 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_FP_V2_SYNC_STRT_WID,   RREG32(RADEON_CRTC2_V_SYNC_STRT_WID));</span>
<span class="lineNum">    1703 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1704 </span>            :         }
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1706 </span>            : 
<span class="lineNum">    1707 </span>            : /**
<span class="lineNum">    1708 </span>            :  * radeon_get_pll_use_mask - look up a mask of which pplls are in use
<span class="lineNum">    1709 </span>            :  *
<span class="lineNum">    1710 </span>            :  * @crtc: drm crtc
<span class="lineNum">    1711 </span>            :  *
<a name="1712"><span class="lineNum">    1712 </span>            :  * Returns the mask of which PPLLs (Pixel PLLs) are in use.</a>
<span class="lineNum">    1713 </span>            :  */
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 : static u32 radeon_get_pll_use_mask(struct drm_crtc *crtc)</span>
<span class="lineNum">    1715 </span>            : {
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1717 </span>            :         struct drm_crtc *test_crtc;
<span class="lineNum">    1718 </span>            :         struct radeon_crtc *test_radeon_crtc;
<span class="lineNum">    1719 </span>            :         u32 pll_in_use = 0;
<span class="lineNum">    1720 </span>            : 
<span class="lineNum">    1721 </span><span class="lineNoCov">          0 :         list_for_each_entry(test_crtc, &amp;dev-&gt;mode_config.crtc_list, head) {</span>
<span class="lineNum">    1722 </span><span class="lineNoCov">          0 :                 if (crtc == test_crtc)</span>
<span class="lineNum">    1723 </span>            :                         continue;
<span class="lineNum">    1724 </span>            : 
<span class="lineNum">    1725 </span><span class="lineNoCov">          0 :                 test_radeon_crtc = to_radeon_crtc(test_crtc);</span>
<span class="lineNum">    1726 </span><span class="lineNoCov">          0 :                 if (test_radeon_crtc-&gt;pll_id != ATOM_PPLL_INVALID)</span>
<span class="lineNum">    1727 </span><span class="lineNoCov">          0 :                         pll_in_use |= (1 &lt;&lt; test_radeon_crtc-&gt;pll_id);</span>
<span class="lineNum">    1728 </span>            :         }
<span class="lineNum">    1729 </span><span class="lineNoCov">          0 :         return pll_in_use;</span>
<span class="lineNum">    1730 </span>            : }
<span class="lineNum">    1731 </span>            : 
<span class="lineNum">    1732 </span>            : /**
<span class="lineNum">    1733 </span>            :  * radeon_get_shared_dp_ppll - return the PPLL used by another crtc for DP
<span class="lineNum">    1734 </span>            :  *
<span class="lineNum">    1735 </span>            :  * @crtc: drm crtc
<span class="lineNum">    1736 </span>            :  *
<span class="lineNum">    1737 </span>            :  * Returns the PPLL (Pixel PLL) used by another crtc/encoder which is
<span class="lineNum">    1738 </span>            :  * also in DP mode.  For DP, a single PPLL can be used for all DP
<a name="1739"><span class="lineNum">    1739 </span>            :  * crtcs/encoders.</a>
<span class="lineNum">    1740 </span>            :  */
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 : static int radeon_get_shared_dp_ppll(struct drm_crtc *crtc)</span>
<span class="lineNum">    1742 </span>            : {
<span class="lineNum">    1743 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    1745 </span>            :         struct drm_crtc *test_crtc;
<span class="lineNum">    1746 </span>            :         struct radeon_crtc *test_radeon_crtc;
<span class="lineNum">    1747 </span>            : 
<span class="lineNum">    1748 </span><span class="lineNoCov">          0 :         list_for_each_entry(test_crtc, &amp;dev-&gt;mode_config.crtc_list, head) {</span>
<span class="lineNum">    1749 </span><span class="lineNoCov">          0 :                 if (crtc == test_crtc)</span>
<span class="lineNum">    1750 </span>            :                         continue;
<span class="lineNum">    1751 </span><span class="lineNoCov">          0 :                 test_radeon_crtc = to_radeon_crtc(test_crtc);</span>
<span class="lineNum">    1752 </span><span class="lineNoCov">          0 :                 if (test_radeon_crtc-&gt;encoder &amp;&amp;</span>
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 :                     ENCODER_MODE_IS_DP(atombios_get_encoder_mode(test_radeon_crtc-&gt;encoder))) {</span>
<span class="lineNum">    1754 </span>            :                         /* PPLL2 is exclusive to UNIPHYA on DCE61 */
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE61(rdev) &amp;&amp; !ASIC_IS_DCE8(rdev) &amp;&amp;</span>
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 :                             test_radeon_crtc-&gt;pll_id == ATOM_PPLL2)</span>
<span class="lineNum">    1757 </span>            :                                 continue;
<span class="lineNum">    1758 </span>            :                         /* for DP use the same PLL for all */
<span class="lineNum">    1759 </span><span class="lineNoCov">          0 :                         if (test_radeon_crtc-&gt;pll_id != ATOM_PPLL_INVALID)</span>
<span class="lineNum">    1760 </span><span class="lineNoCov">          0 :                                 return test_radeon_crtc-&gt;pll_id;</span>
<span class="lineNum">    1761 </span>            :                 }
<span class="lineNum">    1762 </span>            :         }
<span class="lineNum">    1763 </span><span class="lineNoCov">          0 :         return ATOM_PPLL_INVALID;</span>
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1765 </span>            : 
<span class="lineNum">    1766 </span>            : /**
<span class="lineNum">    1767 </span>            :  * radeon_get_shared_nondp_ppll - return the PPLL used by another non-DP crtc
<span class="lineNum">    1768 </span>            :  *
<span class="lineNum">    1769 </span>            :  * @crtc: drm crtc
<span class="lineNum">    1770 </span>            :  * @encoder: drm encoder
<span class="lineNum">    1771 </span>            :  *
<span class="lineNum">    1772 </span>            :  * Returns the PPLL (Pixel PLL) used by another non-DP crtc/encoder which can
<a name="1773"><span class="lineNum">    1773 </span>            :  * be shared (i.e., same clock).</a>
<span class="lineNum">    1774 </span>            :  */
<span class="lineNum">    1775 </span><span class="lineNoCov">          0 : static int radeon_get_shared_nondp_ppll(struct drm_crtc *crtc)</span>
<span class="lineNum">    1776 </span>            : {
<span class="lineNum">    1777 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">    1778 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1779 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    1780 </span>            :         struct drm_crtc *test_crtc;
<span class="lineNum">    1781 </span>            :         struct radeon_crtc *test_radeon_crtc;
<span class="lineNum">    1782 </span>            :         u32 adjusted_clock, test_adjusted_clock;
<span class="lineNum">    1783 </span>            : 
<span class="lineNum">    1784 </span><span class="lineNoCov">          0 :         adjusted_clock = radeon_crtc-&gt;adjusted_clock;</span>
<span class="lineNum">    1785 </span>            : 
<span class="lineNum">    1786 </span><span class="lineNoCov">          0 :         if (adjusted_clock == 0)</span>
<span class="lineNum">    1787 </span><span class="lineNoCov">          0 :                 return ATOM_PPLL_INVALID;</span>
<span class="lineNum">    1788 </span>            : 
<span class="lineNum">    1789 </span><span class="lineNoCov">          0 :         list_for_each_entry(test_crtc, &amp;dev-&gt;mode_config.crtc_list, head) {</span>
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 :                 if (crtc == test_crtc)</span>
<span class="lineNum">    1791 </span>            :                         continue;
<span class="lineNum">    1792 </span><span class="lineNoCov">          0 :                 test_radeon_crtc = to_radeon_crtc(test_crtc);</span>
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :                 if (test_radeon_crtc-&gt;encoder &amp;&amp;</span>
<span class="lineNum">    1794 </span><span class="lineNoCov">          0 :                     !ENCODER_MODE_IS_DP(atombios_get_encoder_mode(test_radeon_crtc-&gt;encoder))) {</span>
<span class="lineNum">    1795 </span>            :                         /* PPLL2 is exclusive to UNIPHYA on DCE61 */
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE61(rdev) &amp;&amp; !ASIC_IS_DCE8(rdev) &amp;&amp;</span>
<span class="lineNum">    1797 </span><span class="lineNoCov">          0 :                             test_radeon_crtc-&gt;pll_id == ATOM_PPLL2)</span>
<span class="lineNum">    1798 </span>            :                                 continue;
<span class="lineNum">    1799 </span>            :                         /* check if we are already driving this connector with another crtc */
<span class="lineNum">    1800 </span><span class="lineNoCov">          0 :                         if (test_radeon_crtc-&gt;connector == radeon_crtc-&gt;connector) {</span>
<span class="lineNum">    1801 </span>            :                                 /* if we are, return that pll */
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :                                 if (test_radeon_crtc-&gt;pll_id != ATOM_PPLL_INVALID)</span>
<span class="lineNum">    1803 </span><span class="lineNoCov">          0 :                                         return test_radeon_crtc-&gt;pll_id;</span>
<span class="lineNum">    1804 </span>            :                         }
<span class="lineNum">    1805 </span>            :                         /* for non-DP check the clock */
<span class="lineNum">    1806 </span><span class="lineNoCov">          0 :                         test_adjusted_clock = test_radeon_crtc-&gt;adjusted_clock;</span>
<span class="lineNum">    1807 </span><span class="lineNoCov">          0 :                         if ((crtc-&gt;mode.clock == test_crtc-&gt;mode.clock) &amp;&amp;</span>
<span class="lineNum">    1808 </span><span class="lineNoCov">          0 :                             (adjusted_clock == test_adjusted_clock) &amp;&amp;</span>
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :                             (radeon_crtc-&gt;ss_enabled == test_radeon_crtc-&gt;ss_enabled) &amp;&amp;</span>
<span class="lineNum">    1810 </span><span class="lineNoCov">          0 :                             (test_radeon_crtc-&gt;pll_id != ATOM_PPLL_INVALID))</span>
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :                                 return test_radeon_crtc-&gt;pll_id;</span>
<span class="lineNum">    1812 </span>            :                 }
<span class="lineNum">    1813 </span>            :         }
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :         return ATOM_PPLL_INVALID;</span>
<span class="lineNum">    1815 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1816 </span>            : 
<span class="lineNum">    1817 </span>            : /**
<span class="lineNum">    1818 </span>            :  * radeon_atom_pick_pll - Allocate a PPLL for use by the crtc.
<span class="lineNum">    1819 </span>            :  *
<span class="lineNum">    1820 </span>            :  * @crtc: drm crtc
<span class="lineNum">    1821 </span>            :  *
<span class="lineNum">    1822 </span>            :  * Returns the PPLL (Pixel PLL) to be used by the crtc.  For DP monitors
<span class="lineNum">    1823 </span>            :  * a single PPLL can be used for all DP crtcs/encoders.  For non-DP
<span class="lineNum">    1824 </span>            :  * monitors a dedicated PPLL must be used.  If a particular board has
<span class="lineNum">    1825 </span>            :  * an external DP PLL, return ATOM_PPLL_INVALID to skip PLL programming
<span class="lineNum">    1826 </span>            :  * as there is no need to program the PLL itself.  If we are not able to
<span class="lineNum">    1827 </span>            :  * allocate a PLL, return ATOM_PPLL_INVALID to skip PLL programming to
<span class="lineNum">    1828 </span>            :  * avoid messing up an existing monitor.
<span class="lineNum">    1829 </span>            :  *
<span class="lineNum">    1830 </span>            :  * Asic specific PLL information
<span class="lineNum">    1831 </span>            :  *
<span class="lineNum">    1832 </span>            :  * DCE 8.x
<span class="lineNum">    1833 </span>            :  * KB/KV
<span class="lineNum">    1834 </span>            :  * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP)
<span class="lineNum">    1835 </span>            :  * CI
<span class="lineNum">    1836 </span>            :  * - PPLL0, PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
<span class="lineNum">    1837 </span>            :  *
<span class="lineNum">    1838 </span>            :  * DCE 6.1
<span class="lineNum">    1839 </span>            :  * - PPLL2 is only available to UNIPHYA (both DP and non-DP)
<span class="lineNum">    1840 </span>            :  * - PPLL0, PPLL1 are available for UNIPHYB/C/D/E/F (both DP and non-DP)
<span class="lineNum">    1841 </span>            :  *
<span class="lineNum">    1842 </span>            :  * DCE 6.0
<span class="lineNum">    1843 </span>            :  * - PPLL0 is available to all UNIPHY (DP only)
<span class="lineNum">    1844 </span>            :  * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
<span class="lineNum">    1845 </span>            :  *
<span class="lineNum">    1846 </span>            :  * DCE 5.0
<span class="lineNum">    1847 </span>            :  * - DCPLL is available to all UNIPHY (DP only)
<span class="lineNum">    1848 </span>            :  * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
<span class="lineNum">    1849 </span>            :  *
<span class="lineNum">    1850 </span>            :  * DCE 3.0/4.0/4.1
<span class="lineNum">    1851 </span>            :  * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
<a name="1852"><span class="lineNum">    1852 </span>            :  *</a>
<span class="lineNum">    1853 </span>            :  */
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 : static int radeon_atom_pick_pll(struct drm_crtc *crtc)</span>
<span class="lineNum">    1855 </span>            : {
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">    1857 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    1859 </span>            :         struct radeon_encoder *radeon_encoder =
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 :                 to_radeon_encoder(radeon_crtc-&gt;encoder);</span>
<span class="lineNum">    1861 </span>            :         u32 pll_in_use;
<span class="lineNum">    1862 </span>            :         int pll;
<span class="lineNum">    1863 </span>            : 
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE8(rdev)) {</span>
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :                 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc-&gt;encoder))) {</span>
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;clock.dp_extclk)</span>
<span class="lineNum">    1867 </span>            :                                 /* skip PPLL programming if using ext clock */
<span class="lineNum">    1868 </span><span class="lineNoCov">          0 :                                 return ATOM_PPLL_INVALID;</span>
<span class="lineNum">    1869 </span>            :                         else {
<span class="lineNum">    1870 </span>            :                                 /* use the same PPLL for all DP monitors */
<span class="lineNum">    1871 </span><span class="lineNoCov">          0 :                                 pll = radeon_get_shared_dp_ppll(crtc);</span>
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :                                 if (pll != ATOM_PPLL_INVALID)</span>
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :                                         return pll;</span>
<span class="lineNum">    1874 </span>            :                         }
<span class="lineNum">    1875 </span>            :                 } else {
<span class="lineNum">    1876 </span>            :                         /* use the same PPLL for all monitors with the same clock */
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 :                         pll = radeon_get_shared_nondp_ppll(crtc);</span>
<span class="lineNum">    1878 </span><span class="lineNoCov">          0 :                         if (pll != ATOM_PPLL_INVALID)</span>
<span class="lineNum">    1879 </span><span class="lineNoCov">          0 :                                 return pll;</span>
<span class="lineNum">    1880 </span>            :                 }
<span class="lineNum">    1881 </span>            :                 /* otherwise, pick one of the plls */
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_KABINI) ||</span>
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_MULLINS)) {</span>
<span class="lineNum">    1884 </span>            :                         /* KB/ML has PPLL1 and PPLL2 */
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :                         pll_in_use = radeon_get_pll_use_mask(crtc);</span>
<span class="lineNum">    1886 </span><span class="lineNoCov">          0 :                         if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL2)))</span>
<span class="lineNum">    1887 </span><span class="lineNoCov">          0 :                                 return ATOM_PPLL2;</span>
<span class="lineNum">    1888 </span><span class="lineNoCov">          0 :                         if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL1)))</span>
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :                                 return ATOM_PPLL1;</span>
<span class="lineNum">    1890 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;unable to allocate a PPLL\n&quot;);</span>
<span class="lineNum">    1891 </span><span class="lineNoCov">          0 :                         return ATOM_PPLL_INVALID;</span>
<span class="lineNum">    1892 </span>            :                 } else {
<span class="lineNum">    1893 </span>            :                         /* CI/KV has PPLL0, PPLL1, and PPLL2 */
<span class="lineNum">    1894 </span><span class="lineNoCov">          0 :                         pll_in_use = radeon_get_pll_use_mask(crtc);</span>
<span class="lineNum">    1895 </span><span class="lineNoCov">          0 :                         if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL2)))</span>
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :                                 return ATOM_PPLL2;</span>
<span class="lineNum">    1897 </span><span class="lineNoCov">          0 :                         if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL1)))</span>
<span class="lineNum">    1898 </span><span class="lineNoCov">          0 :                                 return ATOM_PPLL1;</span>
<span class="lineNum">    1899 </span><span class="lineNoCov">          0 :                         if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL0)))</span>
<span class="lineNum">    1900 </span><span class="lineNoCov">          0 :                                 return ATOM_PPLL0;</span>
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;unable to allocate a PPLL\n&quot;);</span>
<span class="lineNum">    1902 </span><span class="lineNoCov">          0 :                         return ATOM_PPLL_INVALID;</span>
<span class="lineNum">    1903 </span>            :                 }
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :         } else if (ASIC_IS_DCE61(rdev)) {</span>
<span class="lineNum">    1905 </span>            :                 struct radeon_encoder_atom_dig *dig =
<span class="lineNum">    1906 </span><span class="lineNoCov">          0 :                         radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">    1907 </span>            : 
<span class="lineNum">    1908 </span><span class="lineNoCov">          0 :                 if ((radeon_encoder-&gt;encoder_id == ENCODER_OBJECT_ID_INTERNAL_UNIPHY) &amp;&amp;</span>
<span class="lineNum">    1909 </span><span class="lineNoCov">          0 :                     (dig-&gt;linkb == false))</span>
<span class="lineNum">    1910 </span>            :                         /* UNIPHY A uses PPLL2 */
<span class="lineNum">    1911 </span><span class="lineNoCov">          0 :                         return ATOM_PPLL2;</span>
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 :                 else if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc-&gt;encoder))) {</span>
<span class="lineNum">    1913 </span>            :                         /* UNIPHY B/C/D/E/F */
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;clock.dp_extclk)</span>
<span class="lineNum">    1915 </span>            :                                 /* skip PPLL programming if using ext clock */
<span class="lineNum">    1916 </span><span class="lineNoCov">          0 :                                 return ATOM_PPLL_INVALID;</span>
<span class="lineNum">    1917 </span>            :                         else {
<span class="lineNum">    1918 </span>            :                                 /* use the same PPLL for all DP monitors */
<span class="lineNum">    1919 </span><span class="lineNoCov">          0 :                                 pll = radeon_get_shared_dp_ppll(crtc);</span>
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :                                 if (pll != ATOM_PPLL_INVALID)</span>
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :                                         return pll;</span>
<span class="lineNum">    1922 </span>            :                         }
<span class="lineNum">    1923 </span>            :                 } else {
<span class="lineNum">    1924 </span>            :                         /* use the same PPLL for all monitors with the same clock */
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :                         pll = radeon_get_shared_nondp_ppll(crtc);</span>
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :                         if (pll != ATOM_PPLL_INVALID)</span>
<span class="lineNum">    1927 </span><span class="lineNoCov">          0 :                                 return pll;</span>
<span class="lineNum">    1928 </span>            :                 }
<span class="lineNum">    1929 </span>            :                 /* UNIPHY B/C/D/E/F */
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                 pll_in_use = radeon_get_pll_use_mask(crtc);</span>
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 :                 if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL0)))</span>
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :                         return ATOM_PPLL0;</span>
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :                 if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL1)))</span>
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :                         return ATOM_PPLL1;</span>
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;unable to allocate a PPLL\n&quot;);</span>
<span class="lineNum">    1936 </span><span class="lineNoCov">          0 :                 return ATOM_PPLL_INVALID;</span>
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :         } else if (ASIC_IS_DCE41(rdev)) {</span>
<span class="lineNum">    1938 </span>            :                 /* Don't share PLLs on DCE4.1 chips */
<span class="lineNum">    1939 </span><span class="lineNoCov">          0 :                 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc-&gt;encoder))) {</span>
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;clock.dp_extclk)</span>
<span class="lineNum">    1941 </span>            :                                 /* skip PPLL programming if using ext clock */
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 :                                 return ATOM_PPLL_INVALID;</span>
<span class="lineNum">    1943 </span>            :                 }
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 :                 pll_in_use = radeon_get_pll_use_mask(crtc);</span>
<span class="lineNum">    1945 </span><span class="lineNoCov">          0 :                 if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL1)))</span>
<span class="lineNum">    1946 </span><span class="lineNoCov">          0 :                         return ATOM_PPLL1;</span>
<span class="lineNum">    1947 </span><span class="lineNoCov">          0 :                 if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL2)))</span>
<span class="lineNum">    1948 </span><span class="lineNoCov">          0 :                         return ATOM_PPLL2;</span>
<span class="lineNum">    1949 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;unable to allocate a PPLL\n&quot;);</span>
<span class="lineNum">    1950 </span><span class="lineNoCov">          0 :                 return ATOM_PPLL_INVALID;</span>
<span class="lineNum">    1951 </span><span class="lineNoCov">          0 :         } else if (ASIC_IS_DCE4(rdev)) {</span>
<span class="lineNum">    1952 </span>            :                 /* in DP mode, the DP ref clock can come from PPLL, DCPLL, or ext clock,
<span class="lineNum">    1953 </span>            :                  * depending on the asic:
<span class="lineNum">    1954 </span>            :                  * DCE4: PPLL or ext clock
<span class="lineNum">    1955 </span>            :                  * DCE5: PPLL, DCPLL, or ext clock
<span class="lineNum">    1956 </span>            :                  * DCE6: PPLL, PPLL0, or ext clock
<span class="lineNum">    1957 </span>            :                  *
<span class="lineNum">    1958 </span>            :                  * Setting ATOM_PPLL_INVALID will cause SetPixelClock to skip
<span class="lineNum">    1959 </span>            :                  * PPLL/DCPLL programming and only program the DP DTO for the
<span class="lineNum">    1960 </span>            :                  * crtc virtual pixel clock.
<span class="lineNum">    1961 </span>            :                  */
<span class="lineNum">    1962 </span><span class="lineNoCov">          0 :                 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc-&gt;encoder))) {</span>
<span class="lineNum">    1963 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;clock.dp_extclk)</span>
<span class="lineNum">    1964 </span>            :                                 /* skip PPLL programming if using ext clock */
<span class="lineNum">    1965 </span><span class="lineNoCov">          0 :                                 return ATOM_PPLL_INVALID;</span>
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :                         else if (ASIC_IS_DCE6(rdev))</span>
<span class="lineNum">    1967 </span>            :                                 /* use PPLL0 for all DP */
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :                                 return ATOM_PPLL0;</span>
<span class="lineNum">    1969 </span><span class="lineNoCov">          0 :                         else if (ASIC_IS_DCE5(rdev))</span>
<span class="lineNum">    1970 </span>            :                                 /* use DCPLL for all DP */
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 :                                 return ATOM_DCPLL;</span>
<span class="lineNum">    1972 </span>            :                         else {
<span class="lineNum">    1973 </span>            :                                 /* use the same PPLL for all DP monitors */
<span class="lineNum">    1974 </span><span class="lineNoCov">          0 :                                 pll = radeon_get_shared_dp_ppll(crtc);</span>
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :                                 if (pll != ATOM_PPLL_INVALID)</span>
<span class="lineNum">    1976 </span><span class="lineNoCov">          0 :                                         return pll;</span>
<span class="lineNum">    1977 </span>            :                         }
<span class="lineNum">    1978 </span>            :                 } else {
<span class="lineNum">    1979 </span>            :                         /* use the same PPLL for all monitors with the same clock */
<span class="lineNum">    1980 </span><span class="lineNoCov">          0 :                         pll = radeon_get_shared_nondp_ppll(crtc);</span>
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :                         if (pll != ATOM_PPLL_INVALID)</span>
<span class="lineNum">    1982 </span><span class="lineNoCov">          0 :                                 return pll;</span>
<span class="lineNum">    1983 </span>            :                 }
<span class="lineNum">    1984 </span>            :                 /* all other cases */
<span class="lineNum">    1985 </span><span class="lineNoCov">          0 :                 pll_in_use = radeon_get_pll_use_mask(crtc);</span>
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :                 if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL1)))</span>
<span class="lineNum">    1987 </span><span class="lineNoCov">          0 :                         return ATOM_PPLL1;</span>
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :                 if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL2)))</span>
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 :                         return ATOM_PPLL2;</span>
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;unable to allocate a PPLL\n&quot;);</span>
<span class="lineNum">    1991 </span><span class="lineNoCov">          0 :                 return ATOM_PPLL_INVALID;</span>
<span class="lineNum">    1992 </span>            :         } else {
<span class="lineNum">    1993 </span>            :                 /* on pre-R5xx asics, the crtc to pll mapping is hardcoded */
<span class="lineNum">    1994 </span>            :                 /* some atombios (observed in some DCE2/DCE3) code have a bug,
<span class="lineNum">    1995 </span>            :                  * the matching btw pll and crtc is done through
<span class="lineNum">    1996 </span>            :                  * PCLK_CRTC[1|2]_CNTL (0x480/0x484) but atombios code use the
<span class="lineNum">    1997 </span>            :                  * pll (1 or 2) to select which register to write. ie if using
<span class="lineNum">    1998 </span>            :                  * pll1 it will use PCLK_CRTC1_CNTL (0x480) and if using pll2
<span class="lineNum">    1999 </span>            :                  * it will use PCLK_CRTC2_CNTL (0x484), it then use crtc id to
<span class="lineNum">    2000 </span>            :                  * choose which value to write. Which is reverse order from
<span class="lineNum">    2001 </span>            :                  * register logic. So only case that works is when pllid is
<span class="lineNum">    2002 </span>            :                  * same as crtcid or when both pll and crtc are enabled and
<span class="lineNum">    2003 </span>            :                  * both use same clock.
<span class="lineNum">    2004 </span>            :                  *
<span class="lineNum">    2005 </span>            :                  * So just return crtc id as if crtc and pll were hard linked
<span class="lineNum">    2006 </span>            :                  * together even if they aren't
<span class="lineNum">    2007 </span>            :                  */
<span class="lineNum">    2008 </span><span class="lineNoCov">          0 :                 return radeon_crtc-&gt;crtc_id;</span>
<span class="lineNum">    2009 </span>            :         }
<a name="2010"><span class="lineNum">    2010 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2011 </span>            : 
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 : void radeon_atom_disp_eng_pll_init(struct radeon_device *rdev)</span>
<span class="lineNum">    2013 </span>            : {
<span class="lineNum">    2014 </span>            :         /* always set DCPLL */
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE6(rdev))</span>
<span class="lineNum">    2016 </span><span class="lineNoCov">          0 :                 atombios_crtc_set_disp_eng_pll(rdev, rdev-&gt;clock.default_dispclk);</span>
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :         else if (ASIC_IS_DCE4(rdev)) {</span>
<span class="lineNum">    2018 </span><span class="lineNoCov">          0 :                 struct radeon_atom_ss ss;</span>
<span class="lineNum">    2019 </span><span class="lineNoCov">          0 :                 bool ss_enabled = radeon_atombios_get_asic_ss_info(rdev, &amp;ss,</span>
<span class="lineNum">    2020 </span>            :                                                                    ASIC_INTERNAL_SS_ON_DCPLL,
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :                                                                    rdev-&gt;clock.default_dispclk);</span>
<span class="lineNum">    2022 </span><span class="lineNoCov">          0 :                 if (ss_enabled)</span>
<span class="lineNum">    2023 </span><span class="lineNoCov">          0 :                         atombios_crtc_program_ss(rdev, ATOM_DISABLE, ATOM_DCPLL, -1, &amp;ss);</span>
<span class="lineNum">    2024 </span>            :                 /* XXX: DCE5, make sure voltage, dispclk is high enough */
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :                 atombios_crtc_set_disp_eng_pll(rdev, rdev-&gt;clock.default_dispclk);</span>
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 :                 if (ss_enabled)</span>
<span class="lineNum">    2027 </span><span class="lineNoCov">          0 :                         atombios_crtc_program_ss(rdev, ATOM_ENABLE, ATOM_DCPLL, -1, &amp;ss);</span>
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2029 </span>            : 
<a name="2030"><span class="lineNum">    2030 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2031 </span>            : 
<span class="lineNum">    2032 </span><span class="lineNoCov">          0 : int atombios_crtc_mode_set(struct drm_crtc *crtc,</span>
<span class="lineNum">    2033 </span>            :                            struct drm_display_mode *mode,
<span class="lineNum">    2034 </span>            :                            struct drm_display_mode *adjusted_mode,
<span class="lineNum">    2035 </span>            :                            int x, int y, struct drm_framebuffer *old_fb)
<span class="lineNum">    2036 </span>            : {
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    2040 </span>            :         struct radeon_encoder *radeon_encoder =
<span class="lineNum">    2041 </span><span class="lineNoCov">          0 :                 to_radeon_encoder(radeon_crtc-&gt;encoder);</span>
<span class="lineNum">    2042 </span>            :         bool is_tvcv = false;
<span class="lineNum">    2043 </span>            : 
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :         if (radeon_encoder-&gt;active_device &amp;</span>
<span class="lineNum">    2045 </span>            :             (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT))
<span class="lineNum">    2046 </span>            :                 is_tvcv = true;
<span class="lineNum">    2047 </span>            : 
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :         if (!radeon_crtc-&gt;adjusted_clock)</span>
<span class="lineNum">    2049 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2050 </span>            : 
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :         atombios_crtc_set_pll(crtc, adjusted_mode);</span>
<span class="lineNum">    2052 </span>            : 
<span class="lineNum">    2053 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE4(rdev))</span>
<span class="lineNum">    2054 </span><span class="lineNoCov">          0 :                 atombios_set_crtc_dtd_timing(crtc, adjusted_mode);</span>
<span class="lineNum">    2055 </span><span class="lineNoCov">          0 :         else if (ASIC_IS_AVIVO(rdev)) {</span>
<span class="lineNum">    2056 </span><span class="lineNoCov">          0 :                 if (is_tvcv)</span>
<span class="lineNum">    2057 </span><span class="lineNoCov">          0 :                         atombios_crtc_set_timing(crtc, adjusted_mode);</span>
<span class="lineNum">    2058 </span>            :                 else
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :                         atombios_set_crtc_dtd_timing(crtc, adjusted_mode);</span>
<span class="lineNum">    2060 </span>            :         } else {
<span class="lineNum">    2061 </span><span class="lineNoCov">          0 :                 atombios_crtc_set_timing(crtc, adjusted_mode);</span>
<span class="lineNum">    2062 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;crtc_id == 0)</span>
<span class="lineNum">    2063 </span><span class="lineNoCov">          0 :                         atombios_set_crtc_dtd_timing(crtc, adjusted_mode);</span>
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :                 radeon_legacy_atom_fixup(crtc);</span>
<span class="lineNum">    2065 </span>            :         }
<span class="lineNum">    2066 </span><span class="lineNoCov">          0 :         atombios_crtc_set_base(crtc, x, y, old_fb);</span>
<span class="lineNum">    2067 </span><span class="lineNoCov">          0 :         atombios_overscan_setup(crtc, mode, adjusted_mode);</span>
<span class="lineNum">    2068 </span><span class="lineNoCov">          0 :         atombios_scaler_setup(crtc);</span>
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :         radeon_cursor_reset(crtc);</span>
<span class="lineNum">    2070 </span>            :         /* update the hw version fpr dpm */
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;hw_mode = *adjusted_mode;</span>
<span class="lineNum">    2072 </span>            : 
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2074"><span class="lineNum">    2074 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2075 </span>            : 
<span class="lineNum">    2076 </span><span class="lineNoCov">          0 : static bool atombios_crtc_mode_fixup(struct drm_crtc *crtc,</span>
<span class="lineNum">    2077 </span>            :                                      const struct drm_display_mode *mode,
<span class="lineNum">    2078 </span>            :                                      struct drm_display_mode *adjusted_mode)
<span class="lineNum">    2079 </span>            : {
<span class="lineNum">    2080 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">    2081 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    2082 </span>            :         struct drm_encoder *encoder;
<span class="lineNum">    2083 </span>            : 
<span class="lineNum">    2084 </span>            :         /* assign the encoder to the radeon crtc to avoid repeated lookups later */
<span class="lineNum">    2085 </span><span class="lineNoCov">          0 :         list_for_each_entry(encoder, &amp;dev-&gt;mode_config.encoder_list, head) {</span>
<span class="lineNum">    2086 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;crtc == crtc) {</span>
<span class="lineNum">    2087 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;encoder = encoder;</span>
<span class="lineNum">    2088 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;connector = radeon_get_connector_for_encoder(encoder);</span>
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2090 </span>            :                 }
<span class="lineNum">    2091 </span>            :         }
<span class="lineNum">    2092 </span><span class="lineNoCov">          0 :         if ((radeon_crtc-&gt;encoder == NULL) || (radeon_crtc-&gt;connector == NULL)) {</span>
<span class="lineNum">    2093 </span><span class="lineNoCov">          0 :                 radeon_crtc-&gt;encoder = NULL;</span>
<span class="lineNum">    2094 </span><span class="lineNoCov">          0 :                 radeon_crtc-&gt;connector = NULL;</span>
<span class="lineNum">    2095 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2096 </span>            :         }
<span class="lineNum">    2097 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;encoder) {</span>
<span class="lineNum">    2098 </span>            :                 struct radeon_encoder *radeon_encoder =
<span class="lineNum">    2099 </span><span class="lineNoCov">          0 :                         to_radeon_encoder(radeon_crtc-&gt;encoder);</span>
<span class="lineNum">    2100 </span>            : 
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :                 radeon_crtc-&gt;output_csc = radeon_encoder-&gt;output_csc;</span>
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2103 </span><span class="lineNoCov">          0 :         if (!radeon_crtc_scaling_mode_fixup(crtc, mode, adjusted_mode))</span>
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2105 </span><span class="lineNoCov">          0 :         if (!atombios_crtc_prepare_pll(crtc, adjusted_mode))</span>
<span class="lineNum">    2106 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2107 </span>            :         /* pick pll */
<span class="lineNum">    2108 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;pll_id = radeon_atom_pick_pll(crtc);</span>
<span class="lineNum">    2109 </span>            :         /* if we can't get a PPLL for a non-DP encoder, fail */
<span class="lineNum">    2110 </span><span class="lineNoCov">          0 :         if ((radeon_crtc-&gt;pll_id == ATOM_PPLL_INVALID) &amp;&amp;</span>
<span class="lineNum">    2111 </span><span class="lineNoCov">          0 :             !ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc-&gt;encoder)))</span>
<span class="lineNum">    2112 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2113 </span>            : 
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="2115"><span class="lineNum">    2115 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2116 </span>            : 
<span class="lineNum">    2117 </span><span class="lineNoCov">          0 : static void atombios_crtc_prepare(struct drm_crtc *crtc)</span>
<span class="lineNum">    2118 </span>            : {
<span class="lineNum">    2119 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    2120 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    2121 </span>            : 
<span class="lineNum">    2122 </span>            :         /* disable crtc pair power gating before programming */
<span class="lineNum">    2123 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE6(rdev))</span>
<span class="lineNum">    2124 </span><span class="lineNoCov">          0 :                 atombios_powergate_crtc(crtc, ATOM_DISABLE);</span>
<span class="lineNum">    2125 </span>            : 
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 :         atombios_lock_crtc(crtc, ATOM_ENABLE);</span>
<span class="lineNum">    2127 </span><span class="lineNoCov">          0 :         atombios_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);</span>
<a name="2128"><span class="lineNum">    2128 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2129 </span>            : 
<span class="lineNum">    2130 </span><span class="lineNoCov">          0 : static void atombios_crtc_commit(struct drm_crtc *crtc)</span>
<span class="lineNum">    2131 </span>            : {
<span class="lineNum">    2132 </span><span class="lineNoCov">          0 :         atombios_crtc_dpms(crtc, DRM_MODE_DPMS_ON);</span>
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :         atombios_lock_crtc(crtc, ATOM_DISABLE);</span>
<a name="2134"><span class="lineNum">    2134 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2135 </span>            : 
<span class="lineNum">    2136 </span><span class="lineNoCov">          0 : static void atombios_crtc_disable(struct drm_crtc *crtc)</span>
<span class="lineNum">    2137 </span>            : {
<span class="lineNum">    2138 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span>
<span class="lineNum">    2140 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :         struct radeon_atom_ss ss;</span>
<span class="lineNum">    2142 </span>            :         int i;
<span class="lineNum">    2143 </span>            : 
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :         atombios_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);</span>
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :         if (crtc-&gt;primary-&gt;fb) {</span>
<span class="lineNum">    2146 </span>            :                 int r;
<span class="lineNum">    2147 </span>            :                 struct radeon_framebuffer *radeon_fb;
<span class="lineNum">    2148 </span>            :                 struct radeon_bo *rbo;
<span class="lineNum">    2149 </span>            : 
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 :                 radeon_fb = to_radeon_framebuffer(crtc-&gt;primary-&gt;fb);</span>
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :                 rbo = gem_to_radeon_bo(radeon_fb-&gt;obj);</span>
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :                 r = radeon_bo_reserve(rbo, false);</span>
<span class="lineNum">    2153 </span><span class="lineNoCov">          0 :                 if (unlikely(r))</span>
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;failed to reserve rbo before unpin\n&quot;);</span>
<span class="lineNum">    2155 </span>            :                 else {
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :                         radeon_bo_unpin(rbo);</span>
<span class="lineNum">    2157 </span><span class="lineNoCov">          0 :                         radeon_bo_unreserve(rbo);</span>
<span class="lineNum">    2158 </span>            :                 }
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2160 </span>            :         /* disable the GRPH */
<span class="lineNum">    2161 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE4(rdev))</span>
<span class="lineNum">    2162 </span><span class="lineNoCov">          0 :                 WREG32(EVERGREEN_GRPH_ENABLE + radeon_crtc-&gt;crtc_offset, 0);</span>
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :         else if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 :                 WREG32(AVIVO_D1GRPH_ENABLE + radeon_crtc-&gt;crtc_offset, 0);</span>
<span class="lineNum">    2165 </span>            : 
<span class="lineNum">    2166 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE6(rdev))</span>
<span class="lineNum">    2167 </span><span class="lineNoCov">          0 :                 atombios_powergate_crtc(crtc, ATOM_ENABLE);</span>
<span class="lineNum">    2168 </span>            : 
<span class="lineNum">    2169 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;mode_info.crtcs[i] &amp;&amp;</span>
<span class="lineNum">    2171 </span><span class="lineNoCov">          0 :                     rdev-&gt;mode_info.crtcs[i]-&gt;enabled &amp;&amp;</span>
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                     i != radeon_crtc-&gt;crtc_id &amp;&amp;</span>
<span class="lineNum">    2173 </span><span class="lineNoCov">          0 :                     radeon_crtc-&gt;pll_id == rdev-&gt;mode_info.crtcs[i]-&gt;pll_id) {</span>
<span class="lineNum">    2174 </span>            :                         /* one other crtc is using this pll don't turn
<span class="lineNum">    2175 </span>            :                          * off the pll
<span class="lineNum">    2176 </span>            :                          */
<span class="lineNum">    2177 </span>            :                         goto done;
<span class="lineNum">    2178 </span>            :                 }
<span class="lineNum">    2179 </span>            :         }
<span class="lineNum">    2180 </span>            : 
<span class="lineNum">    2181 </span><span class="lineNoCov">          0 :         switch (radeon_crtc-&gt;pll_id) {</span>
<span class="lineNum">    2182 </span>            :         case ATOM_PPLL1:
<span class="lineNum">    2183 </span>            :         case ATOM_PPLL2:
<span class="lineNum">    2184 </span>            :                 /* disable the ppll */
<span class="lineNum">    2185 </span><span class="lineNoCov">          0 :                 atombios_crtc_program_pll(crtc, radeon_crtc-&gt;crtc_id, radeon_crtc-&gt;pll_id,</span>
<span class="lineNum">    2186 </span>            :                                           0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &amp;ss);
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2188 </span>            :         case ATOM_PPLL0:
<span class="lineNum">    2189 </span>            :                 /* disable the ppll */
<span class="lineNum">    2190 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_ARUBA) ||</span>
<span class="lineNum">    2191 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_KAVERI) ||</span>
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_BONAIRE) ||</span>
<span class="lineNum">    2193 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_HAWAII))</span>
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 :                         atombios_crtc_program_pll(crtc, radeon_crtc-&gt;crtc_id, radeon_crtc-&gt;pll_id,</span>
<span class="lineNum">    2195 </span>            :                                                   0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &amp;ss);
<span class="lineNum">    2196 </span>            :                 break;
<span class="lineNum">    2197 </span>            :         default:
<span class="lineNum">    2198 </span>            :                 break;
<span class="lineNum">    2199 </span>            :         }
<span class="lineNum">    2200 </span>            : done:
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;pll_id = ATOM_PPLL_INVALID;</span>
<span class="lineNum">    2202 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;adjusted_clock = 0;</span>
<span class="lineNum">    2203 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;encoder = NULL;</span>
<span class="lineNum">    2204 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;connector = NULL;</span>
<span class="lineNum">    2205 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2206 </span>            : 
<span class="lineNum">    2207 </span>            : static const struct drm_crtc_helper_funcs atombios_helper_funcs = {
<span class="lineNum">    2208 </span>            :         .dpms = atombios_crtc_dpms,
<span class="lineNum">    2209 </span>            :         .mode_fixup = atombios_crtc_mode_fixup,
<span class="lineNum">    2210 </span>            :         .mode_set = atombios_crtc_mode_set,
<span class="lineNum">    2211 </span>            :         .mode_set_base = atombios_crtc_set_base,
<span class="lineNum">    2212 </span>            :         .mode_set_base_atomic = atombios_crtc_set_base_atomic,
<span class="lineNum">    2213 </span>            :         .prepare = atombios_crtc_prepare,
<span class="lineNum">    2214 </span>            :         .commit = atombios_crtc_commit,
<span class="lineNum">    2215 </span>            :         .load_lut = radeon_crtc_load_lut,
<span class="lineNum">    2216 </span>            :         .disable = atombios_crtc_disable,
<a name="2217"><span class="lineNum">    2217 </span>            : };</a>
<span class="lineNum">    2218 </span>            : 
<span class="lineNum">    2219 </span><span class="lineNoCov">          0 : void radeon_atombios_init_crtc(struct drm_device *dev,</span>
<span class="lineNum">    2220 </span>            :                                struct radeon_crtc *radeon_crtc)
<span class="lineNum">    2221 </span>            : {
<span class="lineNum">    2222 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">    2223 </span>            : 
<span class="lineNum">    2224 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE4(rdev)) {</span>
<span class="lineNum">    2225 </span><span class="lineNoCov">          0 :                 switch (radeon_crtc-&gt;crtc_id) {</span>
<span class="lineNum">    2226 </span>            :                 case 0:
<span class="lineNum">    2227 </span>            :                 default:
<span class="lineNum">    2228 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;crtc_offset = EVERGREEN_CRTC0_REGISTER_OFFSET;</span>
<span class="lineNum">    2229 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2230 </span>            :                 case 1:
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;crtc_offset = EVERGREEN_CRTC1_REGISTER_OFFSET;</span>
<span class="lineNum">    2232 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2233 </span>            :                 case 2:
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;crtc_offset = EVERGREEN_CRTC2_REGISTER_OFFSET;</span>
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2236 </span>            :                 case 3:
<span class="lineNum">    2237 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;crtc_offset = EVERGREEN_CRTC3_REGISTER_OFFSET;</span>
<span class="lineNum">    2238 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2239 </span>            :                 case 4:
<span class="lineNum">    2240 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;crtc_offset = EVERGREEN_CRTC4_REGISTER_OFFSET;</span>
<span class="lineNum">    2241 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2242 </span>            :                 case 5:
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;crtc_offset = EVERGREEN_CRTC5_REGISTER_OFFSET;</span>
<span class="lineNum">    2244 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2245 </span>            :                 }
<span class="lineNum">    2246 </span>            :         } else {
<span class="lineNum">    2247 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;crtc_id == 1)</span>
<span class="lineNum">    2248 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;crtc_offset =</span>
<span class="lineNum">    2249 </span>            :                                 AVIVO_D2CRTC_H_TOTAL - AVIVO_D1CRTC_H_TOTAL;
<span class="lineNum">    2250 </span>            :                 else
<span class="lineNum">    2251 </span><span class="lineNoCov">          0 :                         radeon_crtc-&gt;crtc_offset = 0;</span>
<span class="lineNum">    2252 </span>            :         }
<span class="lineNum">    2253 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;pll_id = ATOM_PPLL_INVALID;</span>
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;adjusted_clock = 0;</span>
<span class="lineNum">    2255 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;encoder = NULL;</span>
<span class="lineNum">    2256 </span><span class="lineNoCov">          0 :         radeon_crtc-&gt;connector = NULL;</span>
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :         drm_crtc_helper_add(&amp;radeon_crtc-&gt;base, &amp;atombios_helper_funcs);</span>
<span class="lineNum">    2258 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
