============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri May 17 15:26:45 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(101)
RUN-1001 : Project manager successfully analyzed 39 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.367152s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (36.6%)

RUN-1004 : used memory is 276 MB, reserved memory is 254 MB, peak memory is 282 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96426310762496"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96426310762496"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4264902524928"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85731842195456"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10048 instances
RUN-0007 : 6209 luts, 2986 seqs, 471 mslices, 250 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11245 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6659 nets have 2 pins
RUN-1001 : 3317 nets have [3 - 5] pins
RUN-1001 : 755 nets have [6 - 10] pins
RUN-1001 : 292 nets have [11 - 20] pins
RUN-1001 : 206 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1285     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     670     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  61   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 80
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10046 instances, 6209 luts, 2986 seqs, 721 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47517, tnet num: 11243, tinst num: 10046, tnode num: 57489, tedge num: 77659.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.995715s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (54.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.76427e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10046.
PHY-3001 : Level 1 #clusters 1481.
PHY-3001 : End clustering;  0.082363s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (56.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 757672, overlap = 296.656
PHY-3002 : Step(2): len = 672488, overlap = 325.469
PHY-3002 : Step(3): len = 473332, overlap = 449.406
PHY-3002 : Step(4): len = 416818, overlap = 494.969
PHY-3002 : Step(5): len = 334594, overlap = 566.625
PHY-3002 : Step(6): len = 300549, overlap = 594.344
PHY-3002 : Step(7): len = 243195, overlap = 667.875
PHY-3002 : Step(8): len = 208903, overlap = 701.281
PHY-3002 : Step(9): len = 181827, overlap = 748.375
PHY-3002 : Step(10): len = 161460, overlap = 769.812
PHY-3002 : Step(11): len = 146589, overlap = 787.781
PHY-3002 : Step(12): len = 131958, overlap = 804.312
PHY-3002 : Step(13): len = 124316, overlap = 832.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.56348e-06
PHY-3002 : Step(14): len = 137062, overlap = 785.812
PHY-3002 : Step(15): len = 195064, overlap = 637.062
PHY-3002 : Step(16): len = 209734, overlap = 580.375
PHY-3002 : Step(17): len = 214223, overlap = 542.312
PHY-3002 : Step(18): len = 208132, overlap = 550.406
PHY-3002 : Step(19): len = 208420, overlap = 523.656
PHY-3002 : Step(20): len = 203954, overlap = 537.25
PHY-3002 : Step(21): len = 200832, overlap = 545.375
PHY-3002 : Step(22): len = 195777, overlap = 540.312
PHY-3002 : Step(23): len = 192702, overlap = 559.438
PHY-3002 : Step(24): len = 189120, overlap = 554.188
PHY-3002 : Step(25): len = 187286, overlap = 565.438
PHY-3002 : Step(26): len = 185545, overlap = 559.625
PHY-3002 : Step(27): len = 183871, overlap = 563.625
PHY-3002 : Step(28): len = 182129, overlap = 560.719
PHY-3002 : Step(29): len = 180486, overlap = 557.094
PHY-3002 : Step(30): len = 179458, overlap = 549.969
PHY-3002 : Step(31): len = 178717, overlap = 542.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.12697e-06
PHY-3002 : Step(32): len = 186332, overlap = 532.406
PHY-3002 : Step(33): len = 201816, overlap = 509.875
PHY-3002 : Step(34): len = 208137, overlap = 449.188
PHY-3002 : Step(35): len = 210239, overlap = 449.188
PHY-3002 : Step(36): len = 209414, overlap = 438.531
PHY-3002 : Step(37): len = 208716, overlap = 448.312
PHY-3002 : Step(38): len = 206620, overlap = 464.094
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.02539e-05
PHY-3002 : Step(39): len = 217999, overlap = 419.219
PHY-3002 : Step(40): len = 235918, overlap = 395
PHY-3002 : Step(41): len = 247062, overlap = 385.125
PHY-3002 : Step(42): len = 251112, overlap = 381.219
PHY-3002 : Step(43): len = 250346, overlap = 383.812
PHY-3002 : Step(44): len = 249216, overlap = 378.25
PHY-3002 : Step(45): len = 247715, overlap = 395.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.05079e-05
PHY-3002 : Step(46): len = 261627, overlap = 342.531
PHY-3002 : Step(47): len = 278923, overlap = 303.125
PHY-3002 : Step(48): len = 289339, overlap = 296.312
PHY-3002 : Step(49): len = 294630, overlap = 286.656
PHY-3002 : Step(50): len = 296866, overlap = 294.969
PHY-3002 : Step(51): len = 297624, overlap = 280.781
PHY-3002 : Step(52): len = 296342, overlap = 281.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.10158e-05
PHY-3002 : Step(53): len = 311718, overlap = 261.562
PHY-3002 : Step(54): len = 326480, overlap = 222.562
PHY-3002 : Step(55): len = 332457, overlap = 222.188
PHY-3002 : Step(56): len = 337492, overlap = 215.969
PHY-3002 : Step(57): len = 339926, overlap = 204.75
PHY-3002 : Step(58): len = 341411, overlap = 204.75
PHY-3002 : Step(59): len = 339030, overlap = 209.156
PHY-3002 : Step(60): len = 338574, overlap = 208.906
PHY-3002 : Step(61): len = 338675, overlap = 207.625
PHY-3002 : Step(62): len = 339075, overlap = 204.25
PHY-3002 : Step(63): len = 337601, overlap = 206.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.20315e-05
PHY-3002 : Step(64): len = 351685, overlap = 189.625
PHY-3002 : Step(65): len = 363494, overlap = 171.406
PHY-3002 : Step(66): len = 365292, overlap = 154.75
PHY-3002 : Step(67): len = 369692, overlap = 145.469
PHY-3002 : Step(68): len = 376289, overlap = 130.906
PHY-3002 : Step(69): len = 380303, overlap = 133.344
PHY-3002 : Step(70): len = 377067, overlap = 133.812
PHY-3002 : Step(71): len = 376507, overlap = 142.625
PHY-3002 : Step(72): len = 377354, overlap = 150.812
PHY-3002 : Step(73): len = 377702, overlap = 155.469
PHY-3002 : Step(74): len = 374462, overlap = 155.312
PHY-3002 : Step(75): len = 373743, overlap = 146.062
PHY-3002 : Step(76): len = 374730, overlap = 157.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000164063
PHY-3002 : Step(77): len = 387724, overlap = 139.688
PHY-3002 : Step(78): len = 396856, overlap = 139.594
PHY-3002 : Step(79): len = 397759, overlap = 135.125
PHY-3002 : Step(80): len = 400455, overlap = 133.156
PHY-3002 : Step(81): len = 404758, overlap = 119.094
PHY-3002 : Step(82): len = 406953, overlap = 114.719
PHY-3002 : Step(83): len = 406255, overlap = 109.906
PHY-3002 : Step(84): len = 406536, overlap = 110.719
PHY-3002 : Step(85): len = 407214, overlap = 113
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000328126
PHY-3002 : Step(86): len = 415104, overlap = 104.531
PHY-3002 : Step(87): len = 420889, overlap = 101.531
PHY-3002 : Step(88): len = 422144, overlap = 96.5938
PHY-3002 : Step(89): len = 423998, overlap = 92.375
PHY-3002 : Step(90): len = 426581, overlap = 90.5625
PHY-3002 : Step(91): len = 428254, overlap = 91.625
PHY-3002 : Step(92): len = 427907, overlap = 88.7188
PHY-3002 : Step(93): len = 429082, overlap = 87.375
PHY-3002 : Step(94): len = 430948, overlap = 86.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000656252
PHY-3002 : Step(95): len = 436599, overlap = 73.6875
PHY-3002 : Step(96): len = 442927, overlap = 73.0312
PHY-3002 : Step(97): len = 445235, overlap = 75.875
PHY-3002 : Step(98): len = 447114, overlap = 87.2188
PHY-3002 : Step(99): len = 448888, overlap = 86.5312
PHY-3002 : Step(100): len = 450398, overlap = 84.2188
PHY-3002 : Step(101): len = 450067, overlap = 84.7812
PHY-3002 : Step(102): len = 450587, overlap = 82.6562
PHY-3002 : Step(103): len = 452197, overlap = 79.4375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0012349
PHY-3002 : Step(104): len = 455360, overlap = 73.1562
PHY-3002 : Step(105): len = 460149, overlap = 71.25
PHY-3002 : Step(106): len = 462660, overlap = 71.9062
PHY-3002 : Step(107): len = 464765, overlap = 63.9062
PHY-3002 : Step(108): len = 466208, overlap = 62.2188
PHY-3002 : Step(109): len = 467208, overlap = 65.375
PHY-3002 : Step(110): len = 466893, overlap = 64.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11245.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 612344, over cnt = 1299(3%), over = 6716, worst = 29
PHY-1001 : End global iterations;  0.293503s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (10.6%)

PHY-1001 : Congestion index: top1 = 80.30, top5 = 60.60, top10 = 51.51, top15 = 45.51.
PHY-3001 : End congestion estimation;  0.417230s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (15.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.402769s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (58.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000178621
PHY-3002 : Step(111): len = 511380, overlap = 28.125
PHY-3002 : Step(112): len = 514109, overlap = 23
PHY-3002 : Step(113): len = 512449, overlap = 21.8125
PHY-3002 : Step(114): len = 510411, overlap = 20.5625
PHY-3002 : Step(115): len = 509643, overlap = 18.7812
PHY-3002 : Step(116): len = 509728, overlap = 18.5938
PHY-3002 : Step(117): len = 509229, overlap = 17.5625
PHY-3002 : Step(118): len = 508263, overlap = 20.4375
PHY-3002 : Step(119): len = 506531, overlap = 22.375
PHY-3002 : Step(120): len = 504532, overlap = 21.125
PHY-3002 : Step(121): len = 502727, overlap = 19.6562
PHY-3002 : Step(122): len = 500244, overlap = 19.375
PHY-3002 : Step(123): len = 497125, overlap = 18.9688
PHY-3002 : Step(124): len = 494098, overlap = 18.9062
PHY-3002 : Step(125): len = 491980, overlap = 18.6562
PHY-3002 : Step(126): len = 489386, overlap = 18.4062
PHY-3002 : Step(127): len = 487759, overlap = 18.0938
PHY-3002 : Step(128): len = 486254, overlap = 18.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000357243
PHY-3002 : Step(129): len = 487374, overlap = 18.25
PHY-3002 : Step(130): len = 489082, overlap = 18.0312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 123/11245.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 593672, over cnt = 1723(4%), over = 6705, worst = 56
PHY-1001 : End global iterations;  0.414052s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (41.5%)

PHY-1001 : Congestion index: top1 = 74.22, top5 = 55.10, top10 = 47.59, top15 = 43.31.
PHY-3001 : End congestion estimation;  0.535137s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (55.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.433443s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (61.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000128857
PHY-3002 : Step(131): len = 488424, overlap = 128.469
PHY-3002 : Step(132): len = 491838, overlap = 110
PHY-3002 : Step(133): len = 491446, overlap = 94.1875
PHY-3002 : Step(134): len = 489058, overlap = 78.8125
PHY-3002 : Step(135): len = 488327, overlap = 76.75
PHY-3002 : Step(136): len = 485904, overlap = 74.2812
PHY-3002 : Step(137): len = 484204, overlap = 65.875
PHY-3002 : Step(138): len = 481855, overlap = 60.875
PHY-3002 : Step(139): len = 478695, overlap = 57.8438
PHY-3002 : Step(140): len = 474814, overlap = 58.25
PHY-3002 : Step(141): len = 472560, overlap = 60
PHY-3002 : Step(142): len = 470117, overlap = 58.2812
PHY-3002 : Step(143): len = 467883, overlap = 58.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000257715
PHY-3002 : Step(144): len = 468582, overlap = 58.9062
PHY-3002 : Step(145): len = 470288, overlap = 59.7188
PHY-3002 : Step(146): len = 471649, overlap = 54.8125
PHY-3002 : Step(147): len = 473014, overlap = 42.2812
PHY-3002 : Step(148): len = 473935, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00051543
PHY-3002 : Step(149): len = 477093, overlap = 39.9688
PHY-3002 : Step(150): len = 480295, overlap = 39.6562
PHY-3002 : Step(151): len = 482649, overlap = 34.2812
PHY-3002 : Step(152): len = 484797, overlap = 31.4688
PHY-3002 : Step(153): len = 487564, overlap = 28.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47517, tnet num: 11243, tinst num: 10046, tnode num: 57489, tedge num: 77659.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 214.78 peak overflow 2.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 495/11245.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 596920, over cnt = 1886(5%), over = 6332, worst = 30
PHY-1001 : End global iterations;  0.444891s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (45.7%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 49.86, top10 = 44.45, top15 = 41.04.
PHY-1001 : End incremental global routing;  0.579232s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (51.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.409156s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (53.5%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9936 has valid locations, 77 needs to be replaced
PHY-3001 : design contains 10115 instances, 6250 luts, 3014 seqs, 721 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 493187
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9464/11314.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 602120, over cnt = 1903(5%), over = 6381, worst = 30
PHY-1001 : End global iterations;  0.081428s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (76.8%)

PHY-1001 : Congestion index: top1 = 62.16, top5 = 50.00, top10 = 44.53, top15 = 41.12.
PHY-3001 : End congestion estimation;  0.230570s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (81.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47757, tnet num: 11312, tinst num: 10115, tnode num: 57813, tedge num: 78001.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.180429s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (66.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(154): len = 492854, overlap = 0
PHY-3002 : Step(155): len = 492750, overlap = 0
PHY-3002 : Step(156): len = 492894, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9471/11314.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 601136, over cnt = 1898(5%), over = 6373, worst = 30
PHY-1001 : End global iterations;  0.075886s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (41.2%)

PHY-1001 : Congestion index: top1 = 62.28, top5 = 50.00, top10 = 44.52, top15 = 41.16.
PHY-3001 : End congestion estimation;  0.233227s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (73.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.428157s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (54.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000566714
PHY-3002 : Step(157): len = 492819, overlap = 29.0625
PHY-3002 : Step(158): len = 492908, overlap = 29.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00113343
PHY-3002 : Step(159): len = 492956, overlap = 29.0625
PHY-3002 : Step(160): len = 493131, overlap = 28.7812
PHY-3001 : Final: Len = 493131, Over = 28.7812
PHY-3001 : End incremental placement;  2.407108s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (63.0%)

OPT-1001 : Total overflow 215.31 peak overflow 2.94
OPT-1001 : End high-fanout net optimization;  3.634713s wall, 2.062500s user + 0.031250s system = 2.093750s CPU (57.6%)

OPT-1001 : Current memory(MB): used = 513, reserve = 500, peak = 523.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9478/11314.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 601568, over cnt = 1877(5%), over = 6225, worst = 30
PHY-1002 : len = 629080, over cnt = 1133(3%), over = 2924, worst = 28
PHY-1002 : len = 653408, over cnt = 291(0%), over = 642, worst = 14
PHY-1002 : len = 656728, over cnt = 138(0%), over = 307, worst = 10
PHY-1002 : len = 659448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.700917s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (64.6%)

PHY-1001 : Congestion index: top1 = 51.12, top5 = 44.39, top10 = 40.77, top15 = 38.51.
OPT-1001 : End congestion update;  0.849460s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (69.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.350599s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (49.0%)

OPT-0007 : Start: WNS -3411 TNS -475997 NUM_FEPS 412
OPT-0007 : Iter 1: improved WNS -3311 TNS -392297 NUM_FEPS 412 with 45 cells processed and 3800 slack improved
OPT-0007 : Iter 2: improved WNS -3311 TNS -392297 NUM_FEPS 412 with 7 cells processed and 100 slack improved
OPT-1001 : End global optimization;  1.219001s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (64.1%)

OPT-1001 : Current memory(MB): used = 514, reserve = 501, peak = 523.
OPT-1001 : End physical optimization;  5.884188s wall, 3.453125s user + 0.031250s system = 3.484375s CPU (59.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6250 LUT to BLE ...
SYN-4008 : Packed 6250 LUT and 1250 SEQ to BLE.
SYN-4003 : Packing 1764 remaining SEQ's ...
SYN-4005 : Packed 1365 SEQ with LUT/SLICE
SYN-4006 : 3771 single LUT's are left
SYN-4006 : 399 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6649/7746 primitive instances ...
PHY-3001 : End packing;  0.422471s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (85.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4520 instances
RUN-1001 : 2194 mslices, 2194 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10309 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5455 nets have 2 pins
RUN-1001 : 3414 nets have [3 - 5] pins
RUN-1001 : 853 nets have [6 - 10] pins
RUN-1001 : 337 nets have [11 - 20] pins
RUN-1001 : 243 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4518 instances, 4388 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 513891, Over = 105.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5256/10309.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 657880, over cnt = 1147(3%), over = 1757, worst = 12
PHY-1002 : len = 662976, over cnt = 592(1%), over = 809, worst = 7
PHY-1002 : len = 669312, over cnt = 234(0%), over = 279, worst = 4
PHY-1002 : len = 672400, over cnt = 41(0%), over = 47, worst = 2
PHY-1002 : len = 673088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.758649s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (43.3%)

PHY-1001 : Congestion index: top1 = 52.20, top5 = 45.31, top10 = 41.47, top15 = 39.06.
PHY-3001 : End congestion estimation;  0.948506s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (51.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44871, tnet num: 10307, tinst num: 4518, tnode num: 52788, tedge num: 75940.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10307 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.323765s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (51.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.90525e-05
PHY-3002 : Step(161): len = 506605, overlap = 109.25
PHY-3002 : Step(162): len = 501944, overlap = 111.75
PHY-3002 : Step(163): len = 498912, overlap = 112
PHY-3002 : Step(164): len = 497869, overlap = 123.75
PHY-3002 : Step(165): len = 497838, overlap = 129
PHY-3002 : Step(166): len = 498155, overlap = 129.75
PHY-3002 : Step(167): len = 497937, overlap = 127.25
PHY-3002 : Step(168): len = 498214, overlap = 130.5
PHY-3002 : Step(169): len = 497641, overlap = 134.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000138105
PHY-3002 : Step(170): len = 502601, overlap = 124.5
PHY-3002 : Step(171): len = 509817, overlap = 108.75
PHY-3002 : Step(172): len = 509552, overlap = 105.5
PHY-3002 : Step(173): len = 509806, overlap = 107
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000273388
PHY-3002 : Step(174): len = 516915, overlap = 97.25
PHY-3002 : Step(175): len = 528968, overlap = 74.75
PHY-3002 : Step(176): len = 535379, overlap = 69
PHY-3002 : Step(177): len = 537628, overlap = 64.75
PHY-3002 : Step(178): len = 539434, overlap = 69
PHY-3002 : Step(179): len = 540288, overlap = 66.75
PHY-3002 : Step(180): len = 541572, overlap = 69.5
PHY-3002 : Step(181): len = 542288, overlap = 67.5
PHY-3002 : Step(182): len = 542425, overlap = 65.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000508675
PHY-3002 : Step(183): len = 547000, overlap = 60.25
PHY-3002 : Step(184): len = 552501, overlap = 57.25
PHY-3002 : Step(185): len = 558897, overlap = 54
PHY-3002 : Step(186): len = 558833, overlap = 52.25
PHY-3002 : Step(187): len = 557286, overlap = 51.25
PHY-3002 : Step(188): len = 557383, overlap = 48.25
PHY-3002 : Step(189): len = 559591, overlap = 48
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000984104
PHY-3002 : Step(190): len = 565094, overlap = 47.25
PHY-3002 : Step(191): len = 568907, overlap = 46
PHY-3002 : Step(192): len = 571483, overlap = 44.25
PHY-3002 : Step(193): len = 575756, overlap = 39.75
PHY-3002 : Step(194): len = 577001, overlap = 38.25
PHY-3002 : Step(195): len = 577119, overlap = 40
PHY-3002 : Step(196): len = 575987, overlap = 40.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.993850s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (1.6%)

PHY-3001 : Trial Legalized: Len = 603711
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 184/10309.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 725120, over cnt = 1384(3%), over = 2296, worst = 8
PHY-1002 : len = 734792, over cnt = 738(2%), over = 1067, worst = 8
PHY-1002 : len = 742272, over cnt = 250(0%), over = 351, worst = 6
PHY-1002 : len = 745464, over cnt = 44(0%), over = 52, worst = 3
PHY-1002 : len = 745928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.981929s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (39.8%)

PHY-1001 : Congestion index: top1 = 50.24, top5 = 44.43, top10 = 41.23, top15 = 38.94.
PHY-3001 : End congestion estimation;  1.188576s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (38.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10307 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.430937s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (50.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000219066
PHY-3002 : Step(197): len = 588590, overlap = 7.75
PHY-3002 : Step(198): len = 579996, overlap = 13.75
PHY-3002 : Step(199): len = 571997, overlap = 24
PHY-3002 : Step(200): len = 565250, overlap = 33.25
PHY-3002 : Step(201): len = 561573, overlap = 35.5
PHY-3002 : Step(202): len = 558598, overlap = 41
PHY-3002 : Step(203): len = 557570, overlap = 43.25
PHY-3002 : Step(204): len = 556834, overlap = 45.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000438133
PHY-3002 : Step(205): len = 561254, overlap = 45.25
PHY-3002 : Step(206): len = 564788, overlap = 40
PHY-3002 : Step(207): len = 567674, overlap = 39.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000876266
PHY-3002 : Step(208): len = 570955, overlap = 38
PHY-3002 : Step(209): len = 576648, overlap = 34.25
PHY-3002 : Step(210): len = 578368, overlap = 33
PHY-3002 : Step(211): len = 579654, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010592s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 591820, Over = 0
PHY-3001 : Spreading special nets. 38 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028762s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.3%)

PHY-3001 : 53 instances has been re-located, deltaX = 14, deltaY = 30, maxDist = 2.
PHY-3001 : Final: Len = 592452, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44871, tnet num: 10307, tinst num: 4518, tnode num: 52788, tedge num: 75940.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.003258s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (60.7%)

RUN-1004 : used memory is 489 MB, reserved memory is 487 MB, peak memory is 536 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2994/10309.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 725976, over cnt = 1301(3%), over = 2032, worst = 7
PHY-1002 : len = 731584, over cnt = 788(2%), over = 1114, worst = 6
PHY-1002 : len = 740488, over cnt = 256(0%), over = 333, worst = 6
PHY-1002 : len = 743392, over cnt = 34(0%), over = 47, worst = 4
PHY-1002 : len = 743848, over cnt = 1(0%), over = 2, worst = 2
PHY-1001 : End global iterations;  0.928984s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (65.6%)

PHY-1001 : Congestion index: top1 = 48.86, top5 = 43.84, top10 = 40.54, top15 = 38.47.
PHY-1001 : End incremental global routing;  1.134609s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (63.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10307 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.437708s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (78.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.823162s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (71.1%)

OPT-1001 : Current memory(MB): used = 522, reserve = 514, peak = 536.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9480/10309.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 743848, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 743848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.164633s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (56.9%)

PHY-1001 : Congestion index: top1 = 48.86, top5 = 43.84, top10 = 40.54, top15 = 38.47.
OPT-1001 : End congestion update;  0.363661s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (81.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10307 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.366072s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (68.3%)

OPT-0007 : Start: WNS -3165 TNS -225329 NUM_FEPS 287
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4416 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4518 instances, 4388 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 608278, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026678s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 18 instances has been re-located, deltaX = 4, deltaY = 13, maxDist = 2.
PHY-3001 : Final: Len = 608420, Over = 0
PHY-3001 : End incremental legalization;  0.198837s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (62.9%)

OPT-0007 : Iter 1: improved WNS -3165 TNS -162078 NUM_FEPS 287 with 168 cells processed and 31013 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4416 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4518 instances, 4388 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 617820, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027061s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.5%)

PHY-3001 : 13 instances has been re-located, deltaX = 8, deltaY = 5, maxDist = 2.
PHY-3001 : Final: Len = 618016, Over = 0
PHY-3001 : End incremental legalization;  0.190286s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (65.7%)

OPT-0007 : Iter 2: improved WNS -3065 TNS -124733 NUM_FEPS 267 with 82 cells processed and 25646 slack improved
OPT-0007 : Iter 3: improved WNS -3065 TNS -124733 NUM_FEPS 267 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.510194s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (75.5%)

OPT-1001 : Current memory(MB): used = 541, reserve = 533, peak = 543.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10307 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.344155s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (68.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8838/10309.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 768264, over cnt = 196(0%), over = 297, worst = 6
PHY-1002 : len = 769312, over cnt = 78(0%), over = 89, worst = 3
PHY-1002 : len = 769712, over cnt = 33(0%), over = 39, worst = 3
PHY-1002 : len = 770320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.482436s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (71.3%)

PHY-1001 : Congestion index: top1 = 50.88, top5 = 45.15, top10 = 41.88, top15 = 39.68.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10307 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.345678s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (58.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3065 TNS -124340 NUM_FEPS 267
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.482759
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3065ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10309 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10309 nets
OPT-1001 : End physical optimization;  5.895506s wall, 4.078125s user + 0.015625s system = 4.093750s CPU (69.4%)

RUN-1003 : finish command "place" in  25.490155s wall, 12.343750s user + 0.500000s system = 12.843750s CPU (50.4%)

RUN-1004 : used memory is 463 MB, reserved memory is 452 MB, peak memory is 543 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.128876s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (126.0%)

RUN-1004 : used memory is 466 MB, reserved memory is 456 MB, peak memory is 543 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4520 instances
RUN-1001 : 2194 mslices, 2194 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10309 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5455 nets have 2 pins
RUN-1001 : 3414 nets have [3 - 5] pins
RUN-1001 : 853 nets have [6 - 10] pins
RUN-1001 : 337 nets have [11 - 20] pins
RUN-1001 : 243 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44871, tnet num: 10307, tinst num: 4518, tnode num: 52788, tedge num: 75940.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2194 mslices, 2194 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10307 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 736800, over cnt = 1404(3%), over = 2305, worst = 9
PHY-1002 : len = 747568, over cnt = 696(1%), over = 930, worst = 8
PHY-1002 : len = 754840, over cnt = 200(0%), over = 256, worst = 6
PHY-1002 : len = 757688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.727771s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (64.4%)

PHY-1001 : Congestion index: top1 = 51.44, top5 = 44.86, top10 = 41.51, top15 = 39.33.
PHY-1001 : End global routing;  0.907146s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (62.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 550, reserve = 542, peak = 552.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 803, reserve = 796, peak = 803.
PHY-1001 : End build detailed router design. 2.982493s wall, 1.828125s user + 0.125000s system = 1.953125s CPU (65.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 116384, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.281399s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (79.3%)

PHY-1001 : Current memory(MB): used = 837, reserve = 831, peak = 837.
PHY-1001 : End phase 1; 1.287027s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (78.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.98108e+06, over cnt = 732(0%), over = 735, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 843, reserve = 837, peak = 843.
PHY-1001 : End initial routed; 25.796883s wall, 17.718750s user + 0.250000s system = 17.968750s CPU (69.7%)

PHY-1001 : Update timing.....
PHY-1001 : 278/9679(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.506   |  -862.907  |  375  
RUN-1001 :   Hold   |   0.124   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.603149s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (91.6%)

PHY-1001 : Current memory(MB): used = 848, reserve = 843, peak = 848.
PHY-1001 : End phase 2; 27.400164s wall, 19.187500s user + 0.250000s system = 19.437500s CPU (70.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -3.501ns STNS -855.820ns FEP 375.
PHY-1001 : End OPT Iter 1; 0.238284s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (91.8%)

PHY-1022 : len = 1.98142e+06, over cnt = 744(0%), over = 747, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.372985s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (92.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.952e+06, over cnt = 193(0%), over = 193, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.015134s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (72.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.95006e+06, over cnt = 46(0%), over = 46, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.240429s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (58.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.95007e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.152309s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (61.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.95018e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.122170s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (63.9%)

PHY-1001 : Update timing.....
PHY-1001 : 278/9679(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.501   |  -857.028  |  375  
RUN-1001 :   Hold   |   0.124   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.587679s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (65.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 217 feed throughs used by 139 nets
PHY-1001 : End commit to database; 1.277062s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (67.3%)

PHY-1001 : Current memory(MB): used = 919, reserve = 915, peak = 919.
PHY-1001 : End phase 3; 4.960267s wall, 3.437500s user + 0.031250s system = 3.468750s CPU (69.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 14 pins with SWNS -3.501ns STNS -855.975ns FEP 375.
PHY-1001 : End OPT Iter 1; 0.216706s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (21.6%)

PHY-1022 : len = 1.95023e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.337931s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (41.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.501ns, -855.975ns, 375}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.95022e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.105225s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.8%)

PHY-1001 : Update timing.....
PHY-1001 : 278/9679(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.606   |  -856.374  |  375  
RUN-1001 :   Hold   |   0.124   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.596496s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (59.7%)

PHY-1001 : Current memory(MB): used = 924, reserve = 920, peak = 924.
PHY-1001 : End phase 4; 2.067572s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (53.7%)

PHY-1003 : Routed, final wirelength = 1.95022e+06
PHY-1001 : Current memory(MB): used = 924, reserve = 920, peak = 924.
PHY-1001 : End export database. 0.030093s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  38.983471s wall, 26.718750s user + 0.437500s system = 27.156250s CPU (69.7%)

RUN-1003 : finish command "route" in  41.288503s wall, 28.062500s user + 0.468750s system = 28.531250s CPU (69.1%)

RUN-1004 : used memory is 872 MB, reserved memory is 868 MB, peak memory is 924 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8068   out of  19600   41.16%
#reg                     3152   out of  19600   16.08%
#le                      8463
  #lut only              5311   out of   8463   62.76%
  #reg only               395   out of   8463    4.67%
  #lut&reg               2757   out of   8463   32.58%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1624
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    249
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    249
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 87
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    58


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8463   |7347    |721     |3164    |25      |3       |
|  ISP                       |AHBISP                                          |1321   |729     |339     |773     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |580    |265     |145     |337     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |73     |32      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |4       |0       |7       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |63     |26      |18      |36      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |4       |0       |6       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |70     |34      |18      |43      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |9      |9       |0       |9       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |65     |28      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|    u_bypass                |bypass                                          |124    |84      |40      |43      |0       |0       |
|    u_demosaic              |demosaic                                        |439    |214     |142     |283     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |103    |39      |31      |74      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |77     |37      |27      |49      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |76     |39      |27      |50      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |85     |39      |33      |66      |0       |0       |
|    u_gamma                 |gamma                                           |33     |33      |0       |15      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |12     |12      |0       |6       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |13     |13      |0       |5       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |8      |8       |0       |4       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |16     |9       |7       |6       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |16     |9       |7       |6       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |14     |14      |0       |10      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |35     |30      |0       |18      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |6      |6       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |4      |4       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |4      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |27     |19      |0       |22      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |4      |4       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |5      |5       |0       |2       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |131    |70      |18      |104     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |4      |4       |0       |4       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |39     |19      |0       |39      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |32     |25      |0       |32      |0       |0       |
|  kb                        |Keyboard                                        |91     |75      |16      |44      |0       |0       |
|  sd_reader                 |sd_reader                                       |724    |614     |100     |326     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |318    |277     |34      |146     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |720    |539     |119     |416     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |417    |282     |73      |281     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |149    |93      |21      |121     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |18     |17      |0       |18      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |38     |21      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |35     |26      |0       |35      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |168    |111     |30      |128     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |29     |23      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |37     |24      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |35     |28      |0       |35      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |303    |257     |46      |135     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |61     |49      |12      |26      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |33     |33      |0       |12      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |44     |40      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |102    |84      |18      |36      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |63     |51      |12      |32      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5140   |5087    |51      |1361    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                        |151    |86      |65      |26      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5410  
    #2          2       2087  
    #3          3       722   
    #4          4       605   
    #5        5-10      914   
    #6        11-50     498   
    #7       51-100      19   
    #8       101-500     1    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.393056s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (93.1%)

RUN-1004 : used memory is 873 MB, reserved memory is 870 MB, peak memory is 929 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44871, tnet num: 10307, tinst num: 4518, tnode num: 52788, tedge num: 75940.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10307 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4518
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10309, pip num: 121577
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 217
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3145 valid insts, and 327738 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  18.079125s wall, 85.937500s user + 1.078125s system = 87.015625s CPU (481.3%)

RUN-1004 : used memory is 927 MB, reserved memory is 928 MB, peak memory is 1099 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240517_152645.log"
