// RUN: rm -rf %t/sv-tests %t/bin
// RUN: mkdir -p %t/sv-tests/tests %t/bin
// RUN: printf ':tags: 16.10\n:type: simulation\n:top_module: top\nmodule top;\n  logic clk;\n  assert property (@(posedge clk) 1);\nendmodule\n' > %t/sv-tests/tests/case_long.sv
// RUN: printf '#!/usr/bin/env bash\nlong="$(printf \"x%%.0s\" $(seq 1 260))"\necho "module @top {"\necho "  %%c0_i1 = hw.constant true : i1"\necho "  verif.assert %%c0_i1 ${long} CHECK_ATTR_TAIL_MARKER : i1"\necho "}"\n' > %t/bin/circt-verilog
// RUN: chmod +x %t/bin/circt-verilog
// RUN: printf '#!/usr/bin/env bash\necho "BMC_RESULT=UNSAT"\n' > %t/bin/circt-bmc
// RUN: chmod +x %t/bin/circt-bmc
// RUN: env CIRCT_VERILOG=%t/bin/circt-verilog CIRCT_BMC=%t/bin/circt-bmc TEST_FILTER='case_long' BMC_CHECK_ATTRIBUTION_OUT=%t/check.tsv OUT=%t/results.tsv %S/../../utils/run_sv_tests_circt_bmc.sh %t/sv-tests | FileCheck %s --check-prefix=SUMMARY
// RUN: FileCheck %s --check-prefix=ATTR < %t/check.tsv
//
// SUMMARY: sv-tests SVA summary: total=1 pass=1 fail=0 xfail=0 xpass=0 error=0 skip=0 unknown=0 timeout=0
// ATTR: case_long{{[[:space:]]+}}{{.*}}case_long.sv{{[[:space:]]+}}1{{[[:space:]]+}}verif.assert{{[[:space:]]+}}verif.assert {{.*}}CHECK_ATTR_TAIL_MARKER
