Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clocky.v" in library work
Compiling verilog file "ipcore_dir/blinky_ram_synth.v" in library work
Module <clocky> compiled
Compiling verilog file "main.v" in library work
Module <blinky_ram> compiled
Module <seven_seg> compiled
Module <four_digit_display> compiled
Module <joystick_reader> compiled
Module <eight_bit_double_sync> compiled
Module <led_playback> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <clocky> in library <work>.

Analyzing hierarchy for module <four_digit_display> in library <work>.

Analyzing hierarchy for module <joystick_reader> in library <work>.

Analyzing hierarchy for module <eight_bit_double_sync> in library <work>.

Analyzing hierarchy for module <led_playback> in library <work>.

Analyzing hierarchy for module <seven_seg> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <clocky> in library <work>.
Module <clocky> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clocky>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clocky>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clocky>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clocky>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "CLKFX_MULTIPLY =  5" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "CLKIN_PERIOD =  31.250000" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clocky>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clocky>.
Analyzing module <four_digit_display> in library <work>.
Module <four_digit_display> is correct for synthesis.
 
Analyzing module <seven_seg> in library <work>.
Module <seven_seg> is correct for synthesis.
 
Analyzing module <joystick_reader> in library <work>.
Module <joystick_reader> is correct for synthesis.
 
Analyzing module <eight_bit_double_sync> in library <work>.
Module <eight_bit_double_sync> is correct for synthesis.
 
Analyzing module <led_playback> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/blinky_ram_synth.v" line 166: Instantiating black box module <blinky_ram>.
Module <led_playback> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <joystick_reader>.
    Related source file is "main.v".
    Found 8-bit register for signal <joystick_down_debounce>.
    Found 8-bit register for signal <joystick_left_debounce>.
    Found 8-bit register for signal <joystick_right_debounce>.
    Found 8-bit register for signal <joystick_select_debounce>.
    Found 8-bit register for signal <joystick_up_debounce>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <joystick_reader> synthesized.


Synthesizing Unit <eight_bit_double_sync>.
    Related source file is "main.v".
    Found 8-bit register for signal <state>.
    Found 8-bit register for signal <sync>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <eight_bit_double_sync> synthesized.


Synthesizing Unit <seven_seg>.
    Related source file is "main.v".
    Found 16x7-bit ROM for signal <segs>.
    Summary:
	inferred   1 ROM(s).
Unit <seven_seg> synthesized.


Synthesizing Unit <clocky>.
    Related source file is "clocky.v".
Unit <clocky> synthesized.


Synthesizing Unit <four_digit_display>.
    Related source file is "main.v".
    Found 4-bit 4-to-1 multiplexer for signal <anodes_aux>.
    Found 4-bit 4-to-1 multiplexer for signal <digit>.
    Found 17-bit up counter for signal <mux_counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 Multiplexer(s).
Unit <four_digit_display> synthesized.


Synthesizing Unit <led_playback>.
    Related source file is "main.v".
    Found 27-bit up counter for signal <playback_counter>.
    Summary:
	inferred   1 Counter(s).
Unit <led_playback> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
    Found 76-bit up counter for signal <counter>.
    Found 16-bit register for signal <digit_window>.
    Found 16-bit 16-to-1 multiplexer for signal <digit_window$mux0000> created at line 288.
    Found 8-bit register for signal <led_window>.
    Found 4-bit register for signal <window_index>.
    Found 4-bit addsub for signal <window_index$share0000>.
    Summary:
	inferred   1 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 27-bit up counter                                     : 1
 76-bit up counter                                     : 1
# Registers                                            : 10
 16-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 8
# Multiplexers                                         : 3
 16-bit 16-to-1 multiplexer                            : 1
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/blinky_ram.ngc>.
Loading core <blinky_ram> for timing and area information for instance <mem_core>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 27-bit up counter                                     : 1
 76-bit up counter                                     : 1
# Registers                                            : 84
 Flip-Flops                                            : 84
# Multiplexers                                         : 3
 16-bit 16-to-1 multiplexer                            : 1
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <joystick_reader> ...

Optimizing unit <eight_bit_double_sync> ...

Optimizing unit <four_digit_display> ...
WARNING:Xst:2677 - Node <the_joystick/joystick_select_debounce_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <the_joystick/joystick_select_debounce_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <the_joystick/joystick_select_debounce_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <the_joystick/joystick_select_debounce_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <the_joystick/joystick_select_debounce_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <the_joystick/joystick_select_debounce_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <the_joystick/joystick_select_debounce_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <the_joystick/joystick_select_debounce_0> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 3.
FlipFlop window_index_0 has been replicated 1 time(s)
FlipFlop window_index_1 has been replicated 1 time(s)
FlipFlop window_index_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <main> :
	Found 2-bit shift register for signal <switch_sync/state_7>.
	Found 2-bit shift register for signal <switch_sync/state_6>.
	Found 2-bit shift register for signal <switch_sync/state_5>.
	Found 2-bit shift register for signal <switch_sync/state_4>.
	Found 2-bit shift register for signal <switch_sync/state_3>.
	Found 2-bit shift register for signal <switch_sync/state_2>.
	Found 2-bit shift register for signal <switch_sync/state_1>.
	Found 2-bit shift register for signal <switch_sync/state_0>.
Unit <main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 183
 Flip-Flops                                            : 183
# Shift Registers                                      : 8
 2-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 628
#      GND                         : 2
#      INV                         : 4
#      LUT1                        : 116
#      LUT2                        : 5
#      LUT3                        : 157
#      LUT3_L                      : 2
#      LUT4                        : 36
#      LUT4_D                      : 5
#      LUT4_L                      : 7
#      MUXCY                       : 117
#      MUXF5                       : 39
#      MUXF6                       : 16
#      VCC                         : 2
#      XORCY                       : 120
# FlipFlops/Latches                : 191
#      FD                          : 104
#      FDE                         : 76
#      FDR                         : 4
#      FDRSE                       : 7
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Shift Registers                  : 8
#      SRL16                       : 8
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 33
#      IBUF                        : 13
#      IBUFG                       : 1
#      OBUF                        : 19
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                      180  out of   4656     3%  
 Number of Slice Flip Flops:            191  out of   9312     2%  
 Number of 4 input LUTs:                340  out of   9312     3%  
    Number used as logic:               332
    Number used as Shift registers:       8
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of     66    50%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
CLK                                | my_clock/DCM_SP_INST:CLKFX| 200   |
-----------------------------------+---------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 19.500ns (Maximum Frequency: 51.282MHz)
   Minimum input arrival time before clock: 3.959ns
   Maximum output required time after clock: 8.459ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 19.500ns (frequency: 51.282MHz)
  Total number of paths / destination ports: 4906 / 300
-------------------------------------------------------------------------
Delay:               7.800ns (Levels of Logic = 76)
  Source:            counter_1 (FF)
  Destination:       counter_75 (FF)
  Source Clock:      CLK rising 2.5X
  Destination Clock: CLK rising 2.5X

  Data Path: counter_1 to counter_75
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  counter_1 (counter_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_counter_cy<1>_rt (Mcount_counter_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_counter_cy<1> (Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<2> (Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<3> (Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<4> (Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<5> (Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<6> (Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<7> (Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<8> (Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<9> (Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<10> (Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<11> (Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<12> (Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<13> (Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<14> (Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<15> (Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<16> (Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<17> (Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<18> (Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<19> (Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<20> (Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<21> (Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<22> (Mcount_counter_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<23> (Mcount_counter_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<24> (Mcount_counter_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<25> (Mcount_counter_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<26> (Mcount_counter_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<27> (Mcount_counter_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<28> (Mcount_counter_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<29> (Mcount_counter_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<30> (Mcount_counter_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<31> (Mcount_counter_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<32> (Mcount_counter_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<33> (Mcount_counter_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<34> (Mcount_counter_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<35> (Mcount_counter_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<36> (Mcount_counter_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<37> (Mcount_counter_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<38> (Mcount_counter_cy<38>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<39> (Mcount_counter_cy<39>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<40> (Mcount_counter_cy<40>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<41> (Mcount_counter_cy<41>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<42> (Mcount_counter_cy<42>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<43> (Mcount_counter_cy<43>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<44> (Mcount_counter_cy<44>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<45> (Mcount_counter_cy<45>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<46> (Mcount_counter_cy<46>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<47> (Mcount_counter_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<48> (Mcount_counter_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<49> (Mcount_counter_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<50> (Mcount_counter_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<51> (Mcount_counter_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<52> (Mcount_counter_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<53> (Mcount_counter_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<54> (Mcount_counter_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<55> (Mcount_counter_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<56> (Mcount_counter_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<57> (Mcount_counter_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<58> (Mcount_counter_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<59> (Mcount_counter_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<60> (Mcount_counter_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<61> (Mcount_counter_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<62> (Mcount_counter_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<63> (Mcount_counter_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<64> (Mcount_counter_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<65> (Mcount_counter_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<66> (Mcount_counter_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<67> (Mcount_counter_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<68> (Mcount_counter_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<69> (Mcount_counter_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<70> (Mcount_counter_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<71> (Mcount_counter_cy<71>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<72> (Mcount_counter_cy<72>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_counter_cy<73> (Mcount_counter_cy<73>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_counter_cy<74> (Mcount_counter_cy<74>)
     XORCY:CI->O           1   0.804   0.000  Mcount_counter_xor<75> (Result<75>)
     FDE:D                     0.308          counter_75
    ----------------------------------------
    Total                      7.800ns (7.178ns logic, 0.622ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.959ns (Levels of Logic = 3)
  Source:            JOYSTICK<0> (PAD)
  Destination:       led_window_0 (FF)
  Destination Clock: CLK rising 2.5X

  Data Path: JOYSTICK<0> to led_window_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.526  JOYSTICK_0_IBUF (JOYSTICK_0_IBUF)
     LUT3:I1->O            1   0.704   0.499  led_window_mux0000<0>_SW0 (N16)
     LUT3:I1->O            1   0.704   0.000  led_window_mux0000<0> (led_window_mux0000<0>)
     FD:D                      0.308          led_window_0
    ----------------------------------------
    Total                      3.959ns (2.934ns logic, 1.025ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 239 / 19
-------------------------------------------------------------------------
Offset:              8.459ns (Levels of Logic = 5)
  Source:            digit_window_10 (FF)
  Destination:       Seg7_AN<2> (PAD)
  Source Clock:      CLK rising 2.5X

  Data Path: digit_window_10 to Seg7_AN<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  digit_window_10 (digit_window_10)
     LUT4:I0->O            1   0.704   0.000  logicstart_display/anodes_aux_and00002141 (logicstart_display/anodes_aux_and00002141)
     MUXF5:I1->O           2   0.321   0.622  logicstart_display/anodes_aux_and0000214_f5 (logicstart_display/anodes_aux_and0000214)
     LUT2:I0->O            1   0.704   0.499  logicstart_display/anodes_aux_and0000230 (logicstart_display/anodes_aux_and0001)
     LUT4:I1->O            1   0.704   0.420  logicstart_display/Mmux_anodes_aux3 (Seg7_AN_2_OBUF)
     OBUF:I->O                 3.272          Seg7_AN_2_OBUF (Seg7_AN<2>)
    ----------------------------------------
    Total                      8.459ns (6.296ns logic, 2.163ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.61 secs
 
--> 

Total memory usage is 206196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   1 filtered)
Number of infos    :    1 (   0 filtered)

