

================================================================
== Vivado HLS Report for 'Quantization_and_cod'
================================================================
* Date:           Thu Apr 16 21:27:00 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        gsm_new_2
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    28.728|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.92>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%LAR_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %LAR_offset)"   --->   Operation 9 'read' 'LAR_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%LAR_offset_cast1 = zext i4 %LAR_offset_read to i64"   --->   Operation 10 'zext' 'LAR_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%LARc_out_addr = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %LAR_offset_cast1"   --->   Operation 11 'getelementptr' 'LARc_out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.15ns)   --->   "%LARc_out_load = load i8* %LARc_out_addr, align 1"   --->   Operation 12 'load' 'LARc_out_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 13 [1/1] (1.77ns)   --->   "%sum = add i4 1, %LAR_offset_read"   --->   Operation 13 'add' 'sum' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sum_cast = zext i4 %sum to i64"   --->   Operation 14 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%LARc_out_addr_1 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 15 'getelementptr' 'LARc_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.15ns)   --->   "%LARc_out_load_1 = load i8* %LARc_out_addr_1, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 16 'load' 'LARc_out_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 3.92>
ST_2 : Operation 17 [1/2] (2.15ns)   --->   "%LARc_out_load = load i8* %LARc_out_addr, align 1"   --->   Operation 17 'load' 'LARc_out_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/2] (2.15ns)   --->   "%LARc_out_load_1 = load i8* %LARc_out_addr_1, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 18 'load' 'LARc_out_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 19 [1/1] (1.77ns)   --->   "%sum2 = add i4 2, %LAR_offset_read"   --->   Operation 19 'add' 'sum2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sum2_cast = zext i4 %sum2 to i64"   --->   Operation 20 'zext' 'sum2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%LARc_out_addr_2 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum2_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 21 'getelementptr' 'LARc_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.15ns)   --->   "%LARc_out_load_2 = load i8* %LARc_out_addr_2, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 22 'load' 'LARc_out_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (1.77ns)   --->   "%sum4 = add i4 3, %LAR_offset_read"   --->   Operation 23 'add' 'sum4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sum4_cast = zext i4 %sum4 to i64"   --->   Operation 24 'zext' 'sum4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%LARc_out_addr_3 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum4_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 25 'getelementptr' 'LARc_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.15ns)   --->   "%LARc_out_load_3 = load i8* %LARc_out_addr_3, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 26 'load' 'LARc_out_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.92>
ST_3 : Operation 27 [1/2] (2.15ns)   --->   "%LARc_out_load_2 = load i8* %LARc_out_addr_2, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 27 'load' 'LARc_out_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 28 [1/2] (2.15ns)   --->   "%LARc_out_load_3 = load i8* %LARc_out_addr_3, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 28 'load' 'LARc_out_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 29 [1/1] (1.77ns)   --->   "%sum6 = add i4 4, %LAR_offset_read"   --->   Operation 29 'add' 'sum6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sum6_cast = zext i4 %sum6 to i64"   --->   Operation 30 'zext' 'sum6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%LARc_out_addr_4 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum6_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 31 'getelementptr' 'LARc_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.15ns)   --->   "%LARc_out_load_4 = load i8* %LARc_out_addr_4, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 32 'load' 'LARc_out_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 33 [1/1] (1.77ns)   --->   "%sum8 = add i4 5, %LAR_offset_read"   --->   Operation 33 'add' 'sum8' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sum8_cast = zext i4 %sum8 to i64"   --->   Operation 34 'zext' 'sum8_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%LARc_out_addr_5 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum8_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 35 'getelementptr' 'LARc_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.15ns)   --->   "%LARc_out_load_5 = load i8* %LARc_out_addr_5, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 36 'load' 'LARc_out_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 3.92>
ST_4 : Operation 37 [1/2] (2.15ns)   --->   "%LARc_out_load_4 = load i8* %LARc_out_addr_4, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 37 'load' 'LARc_out_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 38 [1/2] (2.15ns)   --->   "%LARc_out_load_5 = load i8* %LARc_out_addr_5, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 38 'load' 'LARc_out_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 39 [1/1] (1.77ns)   --->   "%sum3 = add i4 6, %LAR_offset_read"   --->   Operation 39 'add' 'sum3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sum3_cast = zext i4 %sum3 to i64"   --->   Operation 40 'zext' 'sum3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%LARc_out_addr_6 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum3_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 41 'getelementptr' 'LARc_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.15ns)   --->   "%LARc_out_load_6 = load i8* %LARc_out_addr_6, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 42 'load' 'LARc_out_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 43 [1/1] (1.77ns)   --->   "%sum5 = add i4 7, %LAR_offset_read"   --->   Operation 43 'add' 'sum5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sum5_cast = zext i4 %sum5 to i64"   --->   Operation 44 'zext' 'sum5_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%LARc_out_addr_7 = getelementptr [16 x i8]* @LARc_out, i64 0, i64 %sum5_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 45 'getelementptr' 'LARc_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.15ns)   --->   "%LARc_out_load_7 = load i8* %LARc_out_addr_7, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 46 'load' 'LARc_out_load_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 23.9>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %LARc_out_load, i14 0)"   --->   Operation 47 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl9_cast = sext i22 %tmp to i23"   --->   Operation 48 'sext' 'p_shl9_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %LARc_out_load, i12 0)"   --->   Operation 49 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i20 %tmp_1 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 50 'sext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.35ns)   --->   "%tmp_28_i = add i23 %p_shl1_cast, %p_shl9_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 51 'add' 'tmp_28_i' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 52 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%temp = sext i8 %tmp_13 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 53 'sext' 'temp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (7.99ns)   --->   "%temp_1 = call fastcc signext i16 @gsm_add(i16 signext %temp, i13 signext 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 54 'call' 'temp_1' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 55 [1/1] (7.99ns)   --->   "%temp_2 = call fastcc signext i16 @gsm_add(i16 signext %temp_1, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 55 'call' 'temp_2' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_2, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 56 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%temp_3_cast = sext i7 %tmp_6 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 57 'sext' 'temp_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %temp_2, i32 14, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 58 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.93ns)   --->   "%icmp = icmp eq i2 %tmp_17, 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 59 'icmp' 'icmp' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.46ns)   --->   "%tmp_9 = icmp slt i7 %tmp_6, -32" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 60 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.03ns)   --->   "%tmp_s = add i8 32, %temp_3_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 61 'add' 'tmp_s' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_13_cast = select i1 %icmp, i8 63, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 62 'select' 'tmp_13_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_3 = or i1 %icmp, %tmp_9" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 63 'or' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_11 = select i1 %tmp_3, i8 %tmp_13_cast, i8 %tmp_s" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 64 'select' 'tmp_11' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (2.15ns)   --->   "store i8 %tmp_11, i8* %LARc_out_addr, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 65 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %LARc_out_load_1, i14 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 66 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl7_cast = sext i22 %tmp_2 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 67 'sext' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %LARc_out_load_1, i12 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314]   --->   Operation 68 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl8_cast = sext i20 %tmp_7 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 69 'sext' 'p_shl8_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.35ns)   --->   "%tmp_28_i2 = add i23 %p_shl8_cast, %p_shl7_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 70 'add' 'tmp_28_i2' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i2, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 71 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%temp_3 = sext i8 %tmp_22 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 72 'sext' 'temp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (7.99ns)   --->   "%temp_4 = call fastcc signext i16 @gsm_add(i16 signext %temp_3, i13 signext 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 73 'call' 'temp_4' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 74 [1/1] (7.99ns)   --->   "%temp_5 = call fastcc signext i16 @gsm_add(i16 signext %temp_4, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 74 'call' 'temp_5' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_5, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 75 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%temp_7_cast = sext i7 %tmp_8 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 76 'sext' 'temp_7_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_26 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %temp_5, i32 14, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 77 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.93ns)   --->   "%icmp1 = icmp eq i2 %tmp_26, 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 78 'icmp' 'icmp1' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.46ns)   --->   "%tmp_15 = icmp slt i7 %tmp_8, -32" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 79 'icmp' 'tmp_15' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (2.03ns)   --->   "%tmp_19 = add i8 32, %temp_7_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 80 'add' 'tmp_19' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%tmp_22_cast = select i1 %icmp1, i8 63, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 81 'select' 'tmp_22_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%tmp_4 = or i1 %icmp1, %tmp_15" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 82 'or' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_21 = select i1 %tmp_4, i8 %tmp_22_cast, i8 %tmp_19" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 83 'select' 'tmp_21' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (2.15ns)   --->   "store i8 %tmp_21, i8* %LARc_out_addr_1, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 85 [1/2] (2.15ns)   --->   "%LARc_out_load_6 = load i8* %LARc_out_addr_6, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 85 'load' 'LARc_out_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 86 [1/2] (2.15ns)   --->   "%LARc_out_load_7 = load i8* %LARc_out_addr_7, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 86 'load' 'LARc_out_load_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 23.9>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_23 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %LARc_out_load_2, i14 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 87 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i22 %tmp_23 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 88 'sext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_24 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %LARc_out_load_2, i12 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315]   --->   Operation 89 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl6_cast = sext i20 %tmp_24 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 90 'sext' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.35ns)   --->   "%tmp_28_i6 = add i23 %p_shl6_cast, %p_shl5_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 91 'add' 'tmp_28_i6' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i6, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 92 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%temp_6 = sext i8 %tmp_29 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 93 'sext' 'temp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (7.99ns)   --->   "%temp_7 = call fastcc signext i16 @gsm_add(i16 signext %temp_6, i13 signext 2048)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 94 'call' 'temp_7' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 95 [1/1] (7.99ns)   --->   "%temp_8 = call fastcc signext i16 @gsm_add(i16 signext %temp_7, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 95 'call' 'temp_8' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_8, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 96 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%temp_11_cast = sext i7 %tmp_10 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 97 'sext' 'temp_11_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_33 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %temp_8, i32 13, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 98 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.18ns)   --->   "%icmp2 = icmp sgt i3 %tmp_33, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 99 'icmp' 'icmp2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.46ns)   --->   "%tmp_25 = icmp slt i7 %tmp_10, -16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 100 'icmp' 'tmp_25' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (2.03ns)   --->   "%tmp_27 = add i8 16, %temp_11_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 101 'add' 'tmp_27' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_29_cast = select i1 %icmp2, i8 31, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 102 'select' 'tmp_29_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_5 = or i1 %icmp2, %tmp_25" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 103 'or' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_28 = select i1 %tmp_5, i8 %tmp_29_cast, i8 %tmp_27" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 104 'select' 'tmp_28' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (2.15ns)   --->   "store i8 %tmp_28, i8* %LARc_out_addr_2, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_30 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %LARc_out_load_3, i14 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 106 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i22 %tmp_30 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 107 'sext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_31 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %LARc_out_load_3, i12 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316]   --->   Operation 108 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i20 %tmp_31 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 109 'sext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (2.35ns)   --->   "%tmp_28_i1 = add i23 %p_shl4_cast, %p_shl3_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 110 'add' 'tmp_28_i1' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i1, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 111 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%temp_9 = sext i8 %tmp_36 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 112 'sext' 'temp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (7.99ns)   --->   "%temp_10 = call fastcc signext i16 @gsm_add(i16 signext %temp_9, i13 signext -2560)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 113 'call' 'temp_10' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 114 [1/1] (7.99ns)   --->   "%temp_11 = call fastcc signext i16 @gsm_add(i16 signext %temp_10, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 114 'call' 'temp_11' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_11, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 115 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%temp_15_cast = sext i7 %tmp_12 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 116 'sext' 'temp_15_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_39 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %temp_11, i32 13, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 117 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.18ns)   --->   "%icmp3 = icmp sgt i3 %tmp_39, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 118 'icmp' 'icmp3' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.46ns)   --->   "%tmp_32 = icmp slt i7 %tmp_12, -16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 119 'icmp' 'tmp_32' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (2.03ns)   --->   "%tmp_34 = add i8 16, %temp_15_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 120 'add' 'tmp_34' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_36_cast = select i1 %icmp3, i8 31, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 121 'select' 'tmp_36_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_35 = or i1 %icmp3, %tmp_32" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 122 'or' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_37 = select i1 %tmp_35, i8 %tmp_36_cast, i8 %tmp_34" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 123 'select' 'tmp_37' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (2.15ns)   --->   "store i8 %tmp_37, i8* %LARc_out_addr_3, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317]   --->   Operation 124 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 28.7>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_27_i13_cast_cast = sext i8 %LARc_out_load_4 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 125 'sext' 'tmp_27_i13_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (7.18ns)   --->   "%tmp_28_i3 = mul i23 13964, %tmp_27_i13_cast_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 126 'mul' 'tmp_28_i3' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i3, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 127 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%temp_12 = sext i8 %tmp_42 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 128 'sext' 'temp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (7.99ns)   --->   "%temp_13 = call fastcc signext i16 @gsm_add(i16 signext %temp_12, i13 signext 94)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 129 'call' 'temp_13' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 130 [1/1] (7.99ns)   --->   "%temp_14 = call fastcc signext i16 @gsm_add(i16 signext %temp_13, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 130 'call' 'temp_14' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_14, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 131 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%temp_19_cast = sext i7 %tmp_14 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 132 'sext' 'temp_19_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_47 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %temp_14, i32 12, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 133 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (1.44ns)   --->   "%icmp4 = icmp sgt i4 %tmp_47, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 134 'icmp' 'icmp4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (1.46ns)   --->   "%tmp_38 = icmp slt i7 %tmp_14, -8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 135 'icmp' 'tmp_38' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (2.03ns)   --->   "%tmp_40 = add i8 8, %temp_19_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 136 'add' 'tmp_40' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_42_cast = select i1 %icmp4, i8 15, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 137 'select' 'tmp_42_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_41 = or i1 %icmp4, %tmp_38" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 138 'or' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_43 = select i1 %tmp_41, i8 %tmp_42_cast, i8 %tmp_40" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 139 'select' 'tmp_43' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (2.15ns)   --->   "store i8 %tmp_43, i8* %LARc_out_addr_4, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_44 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %LARc_out_load_5, i14 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 141 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i22 %tmp_44 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 142 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_45 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %LARc_out_load_5, i10 0)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319]   --->   Operation 143 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i18 %tmp_45 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 144 'sext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (2.35ns)   --->   "%tmp_28_i4 = sub i23 %p_shl_cast, %p_shl2_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 145 'sub' 'tmp_28_i4' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i4, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 146 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%temp_15 = sext i8 %tmp_50 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 147 'sext' 'temp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (7.99ns)   --->   "%temp_16 = call fastcc signext i16 @gsm_add(i16 signext %temp_15, i13 signext -1792)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 148 'call' 'temp_16' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 149 [1/1] (7.99ns)   --->   "%temp_17 = call fastcc signext i16 @gsm_add(i16 signext %temp_16, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 149 'call' 'temp_17' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_16 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_17, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 150 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%temp_23_cast = sext i7 %tmp_16 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 151 'sext' 'temp_23_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_53 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %temp_17, i32 12, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 152 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (1.44ns)   --->   "%icmp5 = icmp sgt i4 %tmp_53, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 153 'icmp' 'icmp5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (1.46ns)   --->   "%tmp_46 = icmp slt i7 %tmp_16, -8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 154 'icmp' 'tmp_46' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (2.03ns)   --->   "%tmp_48 = add i8 8, %temp_23_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 155 'add' 'tmp_48' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%tmp_50_cast = select i1 %icmp5, i8 15, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 156 'select' 'tmp_50_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%tmp_49 = or i1 %icmp5, %tmp_46" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 157 'or' 'tmp_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_51 = select i1 %tmp_49, i8 %tmp_50_cast, i8 %tmp_48" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 158 'select' 'tmp_51' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (2.15ns)   --->   "store i8 %tmp_51, i8* %LARc_out_addr_5, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 28.7>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_27_i21_cast_cast = sext i8 %LARc_out_load_6 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 160 'sext' 'tmp_27_i21_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (7.18ns)   --->   "%tmp_28_i5 = mul i23 8534, %tmp_27_i21_cast_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 161 'mul' 'tmp_28_i5' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i5, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 162 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%temp_18 = sext i8 %tmp_56 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 163 'sext' 'temp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (7.99ns)   --->   "%temp_19 = call fastcc signext i16 @gsm_add(i16 signext %temp_18, i13 signext -341)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 164 'call' 'temp_19' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 165 [1/1] (7.99ns)   --->   "%temp_20 = call fastcc signext i16 @gsm_add(i16 signext %temp_19, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 165 'call' 'temp_20' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_18 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_20, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 166 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%temp_27_cast = sext i7 %tmp_18 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 167 'sext' 'temp_27_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %temp_20, i32 11, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 168 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (1.44ns)   --->   "%icmp6 = icmp sgt i5 %tmp_59, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 169 'icmp' 'icmp6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (1.46ns)   --->   "%tmp_52 = icmp slt i7 %tmp_18, -4" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 170 'icmp' 'tmp_52' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (2.03ns)   --->   "%tmp_54 = add i8 4, %temp_27_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 171 'add' 'tmp_54' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_56_cast = select i1 %icmp6, i8 7, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 172 'select' 'tmp_56_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_55 = or i1 %icmp6, %tmp_52" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 173 'or' 'tmp_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_57 = select i1 %tmp_55, i8 %tmp_56_cast, i8 %tmp_54" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 174 'select' 'tmp_57' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (2.15ns)   --->   "store i8 %tmp_57, i8* %LARc_out_addr_6, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321]   --->   Operation 175 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_27_i25_cast_cast = sext i8 %LARc_out_load_7 to i23" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 176 'sext' 'tmp_27_i25_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (7.18ns)   --->   "%tmp_28_i7 = mul i23 9036, %tmp_27_i25_cast_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 177 'mul' 'tmp_28_i7' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %tmp_28_i7, i32 15, i32 22)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 178 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%temp_21 = sext i8 %tmp_62 to i16" [../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 179 'sext' 'temp_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (7.99ns)   --->   "%temp_22 = call fastcc signext i16 @gsm_add(i16 signext %temp_21, i13 signext -1144)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 180 'call' 'temp_22' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 181 [1/1] (7.99ns)   --->   "%temp_23 = call fastcc signext i16 @gsm_add(i16 signext %temp_22, i13 signext 256)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 181 'call' 'temp_23' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_20 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %temp_23, i32 9, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 182 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%temp_31_cast = sext i7 %tmp_20 to i8" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 183 'sext' 'temp_31_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_65 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %temp_23, i32 11, i32 15)" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 184 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (1.44ns)   --->   "%icmp7 = icmp sgt i5 %tmp_65, 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 185 'icmp' 'icmp7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (1.46ns)   --->   "%tmp_58 = icmp slt i7 %tmp_20, -4" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 186 'icmp' 'tmp_58' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (2.03ns)   --->   "%tmp_60 = add i8 4, %temp_31_cast" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 187 'add' 'tmp_60' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%tmp_62_cast = select i1 %icmp7, i8 7, i8 0" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 188 'select' 'tmp_62_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%tmp_61 = or i1 %icmp7, %tmp_58" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 189 'or' 'tmp_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_63 = select i1 %tmp_61, i8 %tmp_62_cast, i8 %tmp_60" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 190 'select' 'tmp_63' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (2.15ns)   --->   "store i8 %tmp_63, i8* %LARc_out_addr_7, align 1" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:322]   --->   Operation 191 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "ret void" [../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:325]   --->   Operation 192 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 12.5ns.

 <State 1>: 3.93ns
The critical path consists of the following:
	wire read on port 'LAR_offset' [3]  (0 ns)
	'add' operation ('sum') [26]  (1.78 ns)
	'getelementptr' operation ('LARc_out_addr_1', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314) [28]  (0 ns)
	'load' operation ('LARc_out_load_1', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314) on array 'LARc_out' [29]  (2.15 ns)

 <State 2>: 3.93ns
The critical path consists of the following:
	'add' operation ('sum2') [49]  (1.78 ns)
	'getelementptr' operation ('LARc_out_addr_2', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315) [51]  (0 ns)
	'load' operation ('LARc_out_load_2', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:315) on array 'LARc_out' [52]  (2.15 ns)

 <State 3>: 3.93ns
The critical path consists of the following:
	'add' operation ('sum6') [95]  (1.78 ns)
	'getelementptr' operation ('LARc_out_addr_4', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317) [97]  (0 ns)
	'load' operation ('LARc_out_load_4', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:317) on array 'LARc_out' [98]  (2.15 ns)

 <State 4>: 3.93ns
The critical path consists of the following:
	'add' operation ('sum3') [138]  (1.78 ns)
	'getelementptr' operation ('LARc_out_addr_6', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320) [140]  (0 ns)
	'load' operation ('LARc_out_load_6', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:320) on array 'LARc_out' [141]  (2.15 ns)

 <State 5>: 23.9ns
The critical path consists of the following:
	'add' operation ('tmp_28_i', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314) [11]  (2.35 ns)
	'call' operation ('temp', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314) to 'gsm_add' [14]  (8 ns)
	'call' operation ('temp', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314) to 'gsm_add' [15]  (8 ns)
	'add' operation ('tmp_s', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314) [21]  (2.03 ns)
	'select' operation ('tmp_11', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314) [24]  (1.37 ns)
	'store' operation (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314) of variable 'tmp_11', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314 on array 'LARc_out' [25]  (2.15 ns)

 <State 6>: 23.9ns
The critical path consists of the following:
	'add' operation ('tmp_28_i6', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316) [57]  (2.35 ns)
	'call' operation ('temp', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316) to 'gsm_add' [60]  (8 ns)
	'call' operation ('temp', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316) to 'gsm_add' [61]  (8 ns)
	'add' operation ('tmp_27', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316) [67]  (2.03 ns)
	'select' operation ('tmp_28', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316) [70]  (1.37 ns)
	'store' operation (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316) of variable 'tmp_28', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:316 on array 'LARc_out' [71]  (2.15 ns)

 <State 7>: 28.7ns
The critical path consists of the following:
	'mul' operation ('tmp_28_i3', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319) [100]  (7.18 ns)
	'call' operation ('temp', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319) to 'gsm_add' [103]  (8 ns)
	'call' operation ('temp', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319) to 'gsm_add' [104]  (8 ns)
	'add' operation ('tmp_40', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319) [110]  (2.03 ns)
	'select' operation ('tmp_43', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319) [113]  (1.37 ns)
	'store' operation (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319) of variable 'tmp_43', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:319 on array 'LARc_out' [114]  (2.15 ns)

 <State 8>: 28.7ns
The critical path consists of the following:
	'mul' operation ('tmp_28_i5', ../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:48->../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321) [143]  (7.18 ns)
	'call' operation ('temp', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321) to 'gsm_add' [146]  (8 ns)
	'call' operation ('temp', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321) to 'gsm_add' [147]  (8 ns)
	'add' operation ('tmp_54', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321) [153]  (2.03 ns)
	'select' operation ('tmp_57', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321) [156]  (1.37 ns)
	'store' operation (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321) of variable 'tmp_57', ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:321 on array 'LARc_out' [157]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
