ARM GAS  /tmp/ccUDUpCZ.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32g0xx_ll_rcc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.LL_RCC_HSI_IsReady,"ax",%progbits
  16              		.align	1
  17              		.arch armv6s-m
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	LL_RCC_HSI_IsReady:
  24              	.LFB186:
  25              		.file 1 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h"
   1:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @file    stm32g0xx_ll_rcc.h
   4:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *
   9:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
  10:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *
  12:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *
  17:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ******************************************************************************
  18:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  19:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  20:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #ifndef STM32G0xx_LL_RCC_H
  22:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define STM32G0xx_LL_RCC_H
  23:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  24:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #ifdef __cplusplus
  25:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** extern "C" {
  26:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif
  27:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  28:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #include "stm32g0xx.h"
  30:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  31:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @addtogroup STM32G0xx_LL_Driver
  32:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  33:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccUDUpCZ.s 			page 2


  34:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  35:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC)
  36:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  37:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  38:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  39:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  40:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  41:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  44:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  45:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  46:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  47:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  48:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
  49:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
  50:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  51:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  52:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  53:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  54:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  55:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  56:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  57:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  58:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
  59:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
  60:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  61:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  62:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  63:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  65:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  66:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  67:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  68:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  69:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  70:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  71:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  72:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  73:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
  74:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  75:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  76:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** typedef struct
  77:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
  78:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  79:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  80:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  81:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  82:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  83:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
  84:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
  85:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  86:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  87:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
  88:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
  89:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  90:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
ARM GAS  /tmp/ccUDUpCZ.s 			page 3


  91:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  92:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  93:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  94:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  95:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  96:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  97:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
  98:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
  99:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 100:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *           HW set-up.
 101:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 102:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 103:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 104:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define HSE_VALUE    8000000U   /*!< Value of the HSE oscillator in Hz */
 105:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* HSE_VALUE */
 106:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 107:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 108:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 109:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* HSI_VALUE */
 110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 111:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 112:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 113:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LSE_VALUE */
 114:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 115:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 116:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 117:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LSI_VALUE */
 118:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if !defined  (EXTERNAL_CLOCK_VALUE)
 119:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define EXTERNAL_CLOCK_VALUE    48000000U /*!< Value of the I2S_CKIN external oscillator in Hz */
 120:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* EXTERNAL_CLOCK_VALUE */
 121:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 122:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 123:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 124:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 125:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 126:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 127:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 128:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 129:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 130:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 131:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 132:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 133:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 134:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 135:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 136:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 137:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 138:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 139:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 140:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 141:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 142:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 143:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 144:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 145:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
 146:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 147:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
ARM GAS  /tmp/ccUDUpCZ.s 			page 4


 148:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 149:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Inte
 150:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrup
 151:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   /*!< Low-Power reset flag */
 152:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF    /*!< OBL reset flag */
 153:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    /*!< PIN reset flag */
 154:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    /*!< Software Reset flag */
 155:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   /*!< Independent Watchdog reset flag 
 156:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   /*!< Window watchdog reset flag */
 157:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_PWRRSTF                 RCC_CSR_PWRRSTF    /*!< BOR or POR/PDR reset flag */
 158:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 159:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 160:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 161:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 162:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 163:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 164:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 165:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 166:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable *
 167:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable *
 168:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable *
 169:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable *
 170:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable *
 171:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 172:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 173:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 174:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 175:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 176:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 177:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 178:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving cap
 179:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low drivin
 180:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high drivi
 181:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving ca
 182:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 183:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 184:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 185:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 186:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
 187:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 188:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 189:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U                 /*!< LSI selection for low s
 190:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL            /*!< LSE selection for low s
 191:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 192:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 193:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 194:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 195:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 196:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 197:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 198:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           0x00000000U                        /*!< HSI selection as
 199:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_0                      /*!< HSE selection as
 200:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_1                      /*!< PLL selection as
 201:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_LSI           (RCC_CFGR_SW_1 | RCC_CFGR_SW_0)    /*!< LSI selection us
 202:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_LSE           RCC_CFGR_SW_2                      /*!< LSE selection us
 203:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 204:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccUDUpCZ.s 			page 5


 205:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 206:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 207:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 208:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 209:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 210:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    0x00000000U                         /*!< HSI used as sys
 211:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_0                      /*!< HSE used as sys
 212:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_1                      /*!< PLL used as sys
 213:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_LSI    (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0)   /*!< LSI used as sys
 214:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_LSE    RCC_CFGR_SWS_2                      /*!< LSE used as sys
 215:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 216:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 217:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 218:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 219:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 220:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 221:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 222:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                0x00000000U                                             
 223:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_3                                         
 224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0)                     
 225:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1)                     
 226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)   
 227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2)                     
 228:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)   
 229:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)   
 230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | R
 231:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 232:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 233:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 234:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 235:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 236:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 237:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 238:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  0x00000000U                                           /*
 239:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE_2                                       /*
 240:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_0)                   /*
 241:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1)                   /*
 242:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1 | RCC_CFGR_PPRE_0) /*
 243:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 244:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 245:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 246:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 247:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSI_DIV  HSI division factor
 248:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 249:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 250:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_1                  0x00000000U                                /*!< HSI not d
 251:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_2                  RCC_CR_HSIDIV_0                            /*!< HSI divid
 252:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_4                  RCC_CR_HSIDIV_1                            /*!< HSI divid
 253:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_8                  (RCC_CR_HSIDIV_1 | RCC_CR_HSIDIV_0)        /*!< HSI divid
 254:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_16                 RCC_CR_HSIDIV_2                            /*!< HSI divid
 255:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_32                 (RCC_CR_HSIDIV_2 | RCC_CR_HSIDIV_0)        /*!< HSI divid
 256:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_64                 (RCC_CR_HSIDIV_2 | RCC_CR_HSIDIV_1)        /*!< HSI divid
 257:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_128                RCC_CR_HSIDIV                              /*!< HSI divid
 258:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 259:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 260:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 261:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
ARM GAS  /tmp/ccUDUpCZ.s 			page 6


 262:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 263:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 264:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 265:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                            /*!< MCO output d
 266:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                      /*!< SYSCLK selec
 267:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI16 select
 268:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                      /*!< HSE selectio
 269:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  /*!< Main PLL sel
 270:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  /*!< LSI selectio
 271:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) 
 272:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 273:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 274:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 275:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 277:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 279:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  0x00000000U                                             
 280:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_0                                       
 281:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_1                                       
 282:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0)                 
 283:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_2                                       
 284:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_32                 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_0)                 
 285:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_64                 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1)                 
 286:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_128                (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE
 287:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 288:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 289:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 290:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 291:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 292:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 293:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 294:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 295:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO        0x00000000U                 /*!< No clock enabled for the
 296:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA        0xFFFFFFFFU                 /*!< Frequency cannot be prov
 297:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 298:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 299:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 300:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 302:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx_CLKSOURCE  Peripheral USART clock source selection
 303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 304:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 305:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK1      ((RCC_CCIPR_USART1SEL << 16U) | 0x00000000U)            
 306:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_0)  
 307:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_1)  
 308:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL)    
 309:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      ((RCC_CCIPR_USART2SEL << 16U) | 0x00000000U)            
 310:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_0)  
 311:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_1)  
 312:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL)    
 313:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 314:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 315:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 316:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 317:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(LPUART1)
 318:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE Peripheral LPUART clock source selection
ARM GAS  /tmp/ccUDUpCZ.s 			page 7


 319:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 320:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 321:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U                     /*!< PCLK1 clock used as
 322:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0          /*!< SYSCLK clock used a
 323:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1          /*!< HSI clock used as L
 324:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL            /*!< LSE clock used as L
 325:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 326:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 327:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 328:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPUART1 */
 329:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 330:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1_CLKSOURCE Peripheral I2C clock source selection
 331:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 332:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 333:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        0x00000000U                  /*!< PCLK1 clock used as I2
 334:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       RCC_CCIPR_I2C1SEL_0          /*!< SYSCLK clock used as I
 335:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          RCC_CCIPR_I2C1SEL_1          /*!< HSI clock used as I2C1
 336:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 337:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 338:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 339:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 340:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S1_CLKSOURCE Peripheral I2S clock source selection
 341:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 342:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_SYSCLK      0x00000000U                  /*!< SYSCLK clock used as I2
 344:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLL         RCC_CCIPR_I2S1SEL_0          /*!< PLL clock used as I2S1 
 345:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_HSI         RCC_CCIPR_I2S1SEL_1          /*!< HSI clock used as I2S1 
 346:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PIN         RCC_CCIPR_I2S1SEL            /*!< External clock used as 
 347:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 348:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 349:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 350:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 351:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 352:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 353:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_TIM1SEL)
 354:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIMx_CLKSOURCE Peripheral TIM clock source selection
 355:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 356:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 357:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE_PCLK1        (RCC_CCIPR_TIM1SEL   | (0x00000000U >> 16U))          /*
 358:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE_PLL          (RCC_CCIPR_TIM1SEL   | (RCC_CCIPR_TIM1SEL >> 16U))    /*
 359:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 360:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 361:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 362:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_TIM1SEL */
 363:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 364:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_TIM15SEL)
 365:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @addtogroup RCC_LL_EC_TIMx_CLKSOURCE
 366:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 367:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 368:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE_PCLK1       (RCC_CCIPR_TIM15SEL  | (0x00000000U >> 16U))          /*
 369:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE_PLL         (RCC_CCIPR_TIM15SEL  | (RCC_CCIPR_TIM15SEL >> 16U))   /*
 370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 371:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 372:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 373:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_TIM15SEL */
 374:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 375:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(LPTIM1) && defined(LPTIM2)
ARM GAS  /tmp/ccUDUpCZ.s 			page 8


 376:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIMx_CLKSOURCE Peripheral LPTIM clock source selection
 377:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 378:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 379:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (RCC_CCIPR_LPTIM1SEL | (0x00000000U >> 16U))           /
 380:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 >> 16U)) /
 381:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 >> 16U)) /
 382:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL >> 16U))   /
 383:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_PCLK1      (RCC_CCIPR_LPTIM2SEL | (0x00000000U >> 16U))           /
 384:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSI        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 >> 16U)) /
 385:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_HSI        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 >> 16U)) /
 386:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSE        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL >> 16U))   /
 387:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 388:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 389:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 390:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPTIM1 && LPTIM2*/
 391:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 392:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(CEC)
 393:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC_CLKSOURCE_HSI Peripheral CEC clock source selection
 394:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 395:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 396:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_HSI_DIV488    0x00000000U                   /*!< HSI oscillator clock 
 397:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_LSE           RCC_CCIPR_CECSEL              /*!< LSE oscillator clock 
 398:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 399:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 400:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 401:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** */
 402:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* CEC */
 403:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 404:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RNG)
 405:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSOURCE Peripheral RNG clock source selection
 406:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 407:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 408:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RNG 
 409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_HSI_DIV8      RCC_CCIPR_RNGSEL_0            /*!< HSI oscillator clock 
 410:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_SYSCLK        RCC_CCIPR_RNGSEL_1            /*!< SYSCLK divided by 1 u
 411:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL           RCC_CCIPR_RNGSEL              /*!< PLL used as RNG clock
 412:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 413:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 414:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 415:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RNG */
 416:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 417:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RNG)
 418:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLK_DIV Peripheral RNG clock division factor
 419:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 420:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 421:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLK_DIV1                0x00000000U                    /*!< RNG clock not divide
 422:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLK_DIV2                RCC_CCIPR_RNGDIV_0             /*!< RNG clock divided by
 423:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLK_DIV4                RCC_CCIPR_RNGDIV_1             /*!< RNG clock divided by
 424:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLK_DIV8                RCC_CCIPR_RNGDIV               /*!< RNG clock divided by
 425:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 426:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 427:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 428:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RNG */
 429:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 430:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE Peripheral ADC clock source selection
 431:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 432:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccUDUpCZ.s 			page 9


 433:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_SYSCLK        0x00000000U                   /*!< SYSCLK used as ADC cl
 434:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLL          RCC_CCIPR_ADCSEL_0             /*!< PLL used as ADC clock
 435:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_HSI           RCC_CCIPR_ADCSEL              /*!< HSI used as ADC clock
 436:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 437:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 438:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 439:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 440:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx Peripheral USARTx get clock source
 441:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 442:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 443:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL /*!< USART1 Clock source selection *
 444:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL /*!< USART2 Clock source selection *
 445:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 446:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 447:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 448:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 449:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(LPUART1)
 450:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source
 451:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 452:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 453:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL /*!< LPUART1 Clock source selection
 454:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 455:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 456:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 457:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPUART1 */
 458:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 459:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source
 460:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 461:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 462:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL /*!< I2C1 Clock source selection */
 463:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 464:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 465:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 466:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 467:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S1 Peripheral I2S get clock source
 468:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 469:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 470:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE              RCC_CCIPR_I2S1SEL /*!< I2S1 Clock source selection */
 471:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 472:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 473:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 474:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 475:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_TIM1SEL)
 476:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIMx Peripheral TIMx get clock source
 477:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 478:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 479:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE              RCC_CCIPR_TIM1SEL   /*!< TIM1 Clock source selection */
 480:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_TIM15SEL)
 481:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE             RCC_CCIPR_TIM15SEL  /*!< TIM15 Clock source selection */
 482:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_TIM15SEL */
 483:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 484:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 485:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 486:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_TIM1SEL */
 487:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 488:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(LPTIM1) && defined(LPTIM2)
 489:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source
ARM GAS  /tmp/ccUDUpCZ.s 			page 10


 490:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 491:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 492:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL /*!< LPTIM2 Clock source selection *
 493:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE            RCC_CCIPR_LPTIM2SEL /*!< LPTIM2 Clock source selection *
 494:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 495:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 496:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 497:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPTIM1 && LPTIM2 */
 498:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 499:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(CEC)
 500:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC Peripheral CEC get clock source
 501:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 502:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 503:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE               RCC_CCIPR_CECSEL        /*!< CEC Clock source selection 
 504:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 505:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 506:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 507:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* CEC */
 508:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 509:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RNG)
 510:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG Peripheral RNG get clock source
 511:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 512:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 513:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_RNGSEL        /*!< RNG Clock source selection 
 514:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 515:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 516:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 517:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 518:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_DIV Peripheral RNG get clock division factor
 519:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 520:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 521:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKDIV                  RCC_CCIPR_RNGDIV        /*!< RNG Clock division factor *
 522:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 523:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 524:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 525:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RNG */
 526:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 527:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC Peripheral ADC get clock source
 528:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 529:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 530:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR_ADCSEL        /*!< ADC Clock source selection 
 531:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 532:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 533:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 535:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 536:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 537:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 538:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 539:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 540:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 541:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 542:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 543:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 544:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 545:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 546:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
ARM GAS  /tmp/ccUDUpCZ.s 			page 11


 547:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL entry clock source
 548:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 549:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 550:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U             /*!< No clock */
 551:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  /*!< HSI16 clock selected as PLL
 552:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  /*!< HSE clock selected as PLL e
 553:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 554:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 555:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 556:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 557:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL division factor (PLLM)
 558:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 559:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 560:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_1                  0x00000000U                                 /*!< PLL div
 561:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_0)                        /*!< PLL div
 562:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1)                        /*!< PLL div
 563:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  ((RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)) /*!< PLL div
 564:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2)                        /*!< PLL div
 565:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)) /*!< PLL div
 566:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)) /*!< PLL div
 567:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM)                          /*!< PLL div
 568:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 569:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 570:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 571:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 572:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 573:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 574:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 575:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_0)                     /*!< Main PLL d
 576:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1)                     /*!< Main PLL d
 577:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 578:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2)                     /*!< Main PLL d
 579:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 580:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  /*!< Main PLL d
 581:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)                       /*!< Main PLL d
 582:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 583:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 584:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 585:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 586:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 587:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 588:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 589:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLP_0)                                    
 590:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLP_1)                                    
 591:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1)                 
 592:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLP_2)                                    
 593:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2)                 
 594:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2)                 
 595:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 596:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLP_3)                                    
 597:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3)                 
 598:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3)                 
 599:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 600:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)                 
 601:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 602:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 603:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
ARM GAS  /tmp/ccUDUpCZ.s 			page 12


 604:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLP_4)                                    
 605:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_4)                 
 606:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4)                 
 607:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 608:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)                 
 609:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 610:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 611:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 612:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)                 
 613:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 614:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 615:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 616:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 617:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 618:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 619:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_32                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 620:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 621:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 622:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 623:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 624:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_PLLQ_SUPPORT)
 625:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 626:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 627:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 628:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  (RCC_PLLCFGR_PLLQ_0)                    /*!< Main PLL di
 629:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1)                    /*!< Main PLL di
 630:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 631:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2)                    /*!< Main PLL di
 632:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 633:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL di
 634:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)                      /*!< Main PLL di
 635:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 636:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 637:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 638:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif
 639:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 640:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 641:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 642:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 643:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 644:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 645:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 646:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 647:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 648:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 649:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 650:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 651:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 652:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 653:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 654:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 655:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 656:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 657:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
 658:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 659:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG((RCC->__REG__), (__VALUE__))
 660:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
ARM GAS  /tmp/ccUDUpCZ.s 			page 13


 661:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 662:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 663:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 664:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Register value
 665:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 666:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 667:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 668:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 669:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 670:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 671:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 672:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 673:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 674:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 675:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 676:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency on system domain
 677:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 678:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
 679:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 680:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 681:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 682:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 683:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 684:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 685:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 686:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 687:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 688:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 689:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
 690:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
 691:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
 692:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
 693:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
 694:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
 695:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
 696:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
 697:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
 698:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 699:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 700:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) * (
 701:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****                    (((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U))
 702:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 703:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 704:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on I2S domain
 705:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_I2S1_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 706:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 707:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 708:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 710:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 711:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 712:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 713:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 714:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 715:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 716:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 717:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
ARM GAS  /tmp/ccUDUpCZ.s 			page 14


 718:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 719:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 720:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 721:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 722:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 723:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 724:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 725:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 726:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 727:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 728:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 729:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 730:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 731:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 732:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 733:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 734:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 735:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 736:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 737:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 738:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 739:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 740:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 741:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 742:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 743:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 744:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 745:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 746:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 747:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 748:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 749:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
 750:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 751:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 752:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_I2S1_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__
 753:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****                    (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
 754:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 755:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 756:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on ADC domain
 757:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 758:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 759:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 760:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 761:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 763:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 764:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 765:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 766:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 767:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 768:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 769:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
 770:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 771:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 772:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 773:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 774:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
ARM GAS  /tmp/ccUDUpCZ.s 			page 15


 775:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 776:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 777:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 778:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 779:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 780:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 781:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 782:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 783:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 784:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 785:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 786:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 787:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 788:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 789:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 790:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 791:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 792:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 793:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 794:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 795:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 796:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 797:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 798:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 799:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 800:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 801:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
 802:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 803:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 804:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
 805:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****                    (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
 806:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 807:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RNG)
 808:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 809:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on RNG domain
 810:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_RNG_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 811:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
 812:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 813:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 814:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 815:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 816:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 817:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 818:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 819:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 820:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 821:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 822:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
 823:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
 824:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
 825:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
 826:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
 827:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
 828:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
 829:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
 830:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
 831:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
ARM GAS  /tmp/ccUDUpCZ.s 			page 16


 832:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 833:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_RNG_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__)
 834:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****                    (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
 835:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RNG */
 836:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 837:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_PLLQ_SUPPORT)
 838:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 839:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on TIM1 domain
 840:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_TIM1_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 841:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
 842:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 843:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 844:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 845:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 846:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 847:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 848:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 849:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 850:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 851:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 852:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
 853:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
 854:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
 855:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
 856:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
 857:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
 858:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
 859:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
 860:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
 861:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 862:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 863:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_TIM1_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__
 864:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****                    (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
 865:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(TIM15)
 866:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 867:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on TIM15 domain
 868:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_TIM15_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 869:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
 870:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 871:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 872:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 873:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 874:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 875:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 876:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 877:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 878:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 879:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 880:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
 881:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
 882:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
 883:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
 884:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
 885:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
 886:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
 887:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
 888:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
ARM GAS  /tmp/ccUDUpCZ.s 			page 17


 889:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 890:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 891:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_TIM15_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ_
 892:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****                    (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
 893:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* TIM15 */
 894:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_PLLQ_SUPPORT */
 895:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 896:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 897:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 898:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
 899:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 900:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 901:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 902:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 903:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 904:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 905:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 906:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 907:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 908:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 909:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 910:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 911:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__,__AHBPRESCALER__) ((__SYSCLKFREQ__) >> (AHBPrescTabl
 912:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 913:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 914:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 915:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 916:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
 917:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 918:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 919:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 920:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 921:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 922:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 923:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 924:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
 925:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 926:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 927:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HSISYS frequency
 928:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __HSIDIV__ This parameter can be one of the following values:
 929:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_1
 930:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_2
 931:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_4
 932:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_8
 933:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_16
 934:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_32
 935:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_64
 936:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_128
 937:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval HSISYS clock frequency (in Hz)
 938:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 939:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_HSI_FREQ(__HSIDIV__) (HSI_VALUE / (1U << ((__HSIDIV__)>> RCC_CR_HSIDIV_Pos)))
 940:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 941:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 942:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 943:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 944:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 945:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccUDUpCZ.s 			page 18


 946:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 947:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 948:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 949:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 950:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 951:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 952:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 953:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 954:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 955:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 956:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 957:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 958:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 959:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
 960:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
 961:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
 962:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 963:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
 964:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 965:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 966:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 967:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 968:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 969:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
 970:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
 971:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
 972:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 973:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
 974:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 975:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 976:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 977:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 978:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 979:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
 980:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
 981:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
 982:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 983:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
 984:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 985:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 986:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 987:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 988:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 989:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
 990:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
 991:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
 992:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 993:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
 994:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 995:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
 996:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 997:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 998:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 999:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
1000:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
1001:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1002:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccUDUpCZ.s 			page 19


1003:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
1004:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1005:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
1006:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1007:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1008:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1009:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
1010:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
1011:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1012:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1013:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
1014:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1015:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
1016:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1017:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1018:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1019:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1020:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1021:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1022:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
1023:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1024:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1025:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1026:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1027:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
1028:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
1029:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
1030:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1031:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1032:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
1033:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1034:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
1035:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1036:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1037:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1038:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
1039:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
1040:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1041:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1042:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
1043:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1044:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
1045:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1046:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1047:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1048:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if HSI in stop mode is enabled
1049:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON        LL_RCC_HSI_IsEnabledInStopMode
1050:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1051:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1052:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void)
1053:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1054:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIKERON) == (RCC_CR_HSIKERON)) ? 1UL : 0UL);
1055:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1056:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1057:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1058:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1059:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
ARM GAS  /tmp/ccUDUpCZ.s 			page 20


1060:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1061:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1062:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1063:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1064:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
1065:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1066:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1067:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1068:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1069:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1070:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1071:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1072:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1073:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1074:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1075:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1076:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1077:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1078:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1079:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1080:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1081:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1082:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1083:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
  26              		.loc 1 1083 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
1084:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
  31              		.loc 1 1084 3 view .LVU1
  32              		.loc 1 1084 12 is_stmt 0 view .LVU2
  33 0000 024B     		ldr	r3, .L2
1085:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
  34              		.loc 1 1085 1 view .LVU3
  35              		@ sp needed
1084:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
  36              		.loc 1 1084 12 view .LVU4
  37 0002 1868     		ldr	r0, [r3]
1084:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
  38              		.loc 1 1084 71 view .LVU5
  39 0004 4005     		lsls	r0, r0, #21
  40 0006 C00F     		lsrs	r0, r0, #31
  41              		.loc 1 1085 1 view .LVU6
  42 0008 7047     		bx	lr
  43              	.L3:
  44 000a C046     		.align	2
  45              	.L2:
  46 000c 00100240 		.word	1073876992
  47              		.cfi_endproc
  48              	.LFE186:
  50              		.section	.text.LL_RCC_LSE_IsReady,"ax",%progbits
  51              		.align	1
  52              		.syntax unified
  53              		.code	16
  54              		.thumb_func
  55              		.fpu softvfp
ARM GAS  /tmp/ccUDUpCZ.s 			page 21


  57              	LL_RCC_LSE_IsReady:
  58              	.LFB198:
1086:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1087:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1088:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1089:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1090:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1091:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
1092:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1093:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1094:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1095:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1096:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
1097:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1098:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1099:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1100:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1101:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1102:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note Default value is 64, which, when added to the HSICAL value,
1103:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1104:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1105:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 127
1106:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1107:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1108:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1109:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
1111:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1112:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1113:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1114:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1115:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1116:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 127
1117:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1118:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1119:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1120:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
1121:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1122:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1123:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1124:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1125:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1126:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1127:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1128:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1129:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1130:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1131:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1132:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1133:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1134:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1135:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1136:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1137:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1138:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1139:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1140:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
ARM GAS  /tmp/ccUDUpCZ.s 			page 22


1141:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1142:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1143:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1144:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1145:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1146:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1147:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1148:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1149:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1150:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1151:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1152:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1153:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1154:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1155:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1156:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1157:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1158:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1159:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1160:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1161:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1162:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1163:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1164:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1165:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1166:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1167:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1168:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1169:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1170:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1171:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1172:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1173:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1174:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1175:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1176:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1177:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1178:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1179:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1180:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1181:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1182:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1183:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1184:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1185:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1186:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1187:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1188:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1189:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1190:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1191:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1192:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1193:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1194:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1195:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1196:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1197:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
ARM GAS  /tmp/ccUDUpCZ.s 			page 23


1198:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1199:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1200:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1201:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1202:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1203:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_EnableCSS
1204:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1205:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1206:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1207:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1208:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1209:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1210:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1211:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1212:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1213:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note Clock security system can be disabled only after a LSE
1214:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *       failure detection. In that case it MUST be disabled by software.
1215:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_DisableCSS
1216:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1217:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1218:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
1219:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1220:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1221:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1222:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1223:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1225:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
1226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1228:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1229:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
  59              		.loc 1 1229 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
1230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
  64              		.loc 1 1230 3 view .LVU8
  65              		.loc 1 1230 12 is_stmt 0 view .LVU9
  66 0000 024B     		ldr	r3, .L5
1231:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
  67              		.loc 1 1231 1 view .LVU10
  68              		@ sp needed
1230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
  69              		.loc 1 1230 12 view .LVU11
  70 0002 D86D     		ldr	r0, [r3, #92]
1230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
  71              		.loc 1 1230 77 view .LVU12
  72 0004 8007     		lsls	r0, r0, #30
  73 0006 C00F     		lsrs	r0, r0, #31
  74              		.loc 1 1231 1 view .LVU13
  75 0008 7047     		bx	lr
  76              	.L6:
  77 000a C046     		.align	2
  78              	.L5:
  79 000c 00100240 		.word	1073876992
ARM GAS  /tmp/ccUDUpCZ.s 			page 24


  80              		.cfi_endproc
  81              	.LFE198:
  83              		.section	.text.LL_RCC_PLL_IsReady,"ax",%progbits
  84              		.align	1
  85              		.syntax unified
  86              		.code	16
  87              		.thumb_func
  88              		.fpu softvfp
  90              	LL_RCC_PLL_IsReady:
  91              	.LFB241:
1232:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1233:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1234:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1235:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1236:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1237:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1238:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1239:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1240:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL);
1241:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1242:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1243:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1244:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1245:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1246:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1247:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1248:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1249:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1250:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1251:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1252:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1253:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1254:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1255:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1256:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1257:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1258:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1259:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1260:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1261:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1262:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1263:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1264:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1265:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1266:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1267:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1268:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1269:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1270:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1271:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1272:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1273:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1274:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1275:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
1277:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
ARM GAS  /tmp/ccUDUpCZ.s 			page 25


1279:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1280:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1281:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1282:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1283:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1284:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1285:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSCO LSCO
1286:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1287:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1288:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1289:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1290:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable Low speed clock
1291:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Enable
1292:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1293:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1294:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Enable(void)
1295:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1296:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1297:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1298:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1299:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1300:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable Low speed clock
1301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Disable
1302:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1304:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Disable(void)
1305:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1306:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1307:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1308:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1309:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1310:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure Low speed clock selection
1311:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_SetSource
1312:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1313:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1314:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1315:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1316:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1317:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
1318:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1319:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source);
1320:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1321:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1322:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1323:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get Low speed clock selection
1324:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_GetSource
1325:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1326:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1327:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1328:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1329:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)
1330:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1331:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL));
1332:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1333:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1334:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1335:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccUDUpCZ.s 			page 26


1336:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1337:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1338:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1339:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1340:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1341:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1342:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure the system clock source
1344:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1345:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1346:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1347:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1348:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1349:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSI
1350:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSE
1351:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1352:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1353:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1354:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1355:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
1356:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1357:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1358:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1359:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get the system clock source
1360:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1361:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1362:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1363:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1364:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1365:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSI
1366:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSE
1367:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1368:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1369:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
1371:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1372:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1373:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1374:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1375:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1376:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1377:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1378:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1379:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1380:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1381:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1382:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1383:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1384:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1385:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1386:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1387:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1388:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1389:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1390:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
1391:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1392:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
ARM GAS  /tmp/ccUDUpCZ.s 			page 27


1393:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1394:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1395:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE         LL_RCC_SetAPB1Prescaler
1396:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1397:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1398:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1399:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1400:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1401:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1402:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1403:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1404:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1405:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1406:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
1407:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1408:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1410:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Set HSI16 division factor
1411:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR         HSIDIV          LL_RCC_SetHSIDiv
1412:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note  HSIDIV parameter is only applied to SYSCLK_Frequency when HSI is used as
1413:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * system clock source.
1414:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  HSIDiv  This parameter can be one of the following values:
1415:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_1
1416:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_2
1417:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_4
1418:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_8
1419:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_16
1420:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_32
1421:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_64
1422:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_128
1423:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1424:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1425:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetHSIDiv(uint32_t HSIDiv)
1426:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1427:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, HSIDiv);
1428:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1429:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1430:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1431:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1432:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1433:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1434:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1435:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1436:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1437:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1438:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1439:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1440:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1441:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1442:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1443:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1444:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1445:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
1446:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1447:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1448:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1449:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
ARM GAS  /tmp/ccUDUpCZ.s 			page 28


1450:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE         LL_RCC_GetAPB1Prescaler
1451:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1452:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1453:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1454:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1455:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1456:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1457:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1458:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1459:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1460:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
1461:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1462:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1463:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1464:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get HSI16 Division factor
1465:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR         HSIDIV         LL_RCC_GetHSIDiv
1466:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note  HSIDIV parameter is only applied to SYSCLK_Frequency when HSI is used as
1467:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * system clock source.
1468:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1469:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_1
1470:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_2
1471:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_4
1472:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_8
1473:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_16
1474:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_32
1475:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_64
1476:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_128
1477:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1478:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetHSIDiv(void)
1479:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1480:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSIDIV));
1481:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1482:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1483:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1484:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1485:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1486:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1487:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1488:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1489:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1490:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1491:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure MCOx
1492:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
1493:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
1494:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1495:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1496:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1497:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1498:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1499:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
1500:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
1501:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
1502:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1503:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1504:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
1505:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
1506:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
ARM GAS  /tmp/ccUDUpCZ.s 			page 29


1507:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
1508:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1509:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1510:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1511:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1512:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1513:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1514:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1515:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1516:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1517:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1518:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1519:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1520:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1521:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1522:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1523:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1524:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure USARTx clock source
1525:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_SetUSARTClockSource
1526:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
1527:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1
1528:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1529:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1530:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1531:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1532:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1533:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1535:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1536:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1537:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
1538:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1539:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
1540:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1541:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1542:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(LPUART1)
1543:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1544:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure LPUART1x clock source
1545:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
1546:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  LPUARTxSource This parameter can be one of the following values:
1547:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1548:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1549:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1550:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1551:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1552:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1553:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
1554:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1555:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
1556:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1557:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPUART1 */
1558:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1559:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1560:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
1561:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        I2C1SEL       LL_RCC_SetI2CClockSource
1562:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
1563:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
ARM GAS  /tmp/ccUDUpCZ.s 			page 30


1564:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1565:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1566:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1567:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1568:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
1569:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1570:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C1SEL, I2CxSource);
1571:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1572:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1573:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_TIM1SEL) || defined(RCC_CCIPR_TIM15SEL)
1574:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1575:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure TIMx clock source
1576:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        TIMxSEL       LL_RCC_SetTIMClockSource
1577:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  TIMxSource This parameter can be one of the following values:
1578:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL
1579:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK1
1580:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @if defined(STM32G081xx)
1581:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL
1582:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK1
1583:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @endif
1584:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1585:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1586:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetTIMClockSource(uint32_t TIMxSource)
1587:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1588:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (TIMxSource & 0xFFFF0000U), (TIMxSource << 16));
1589:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1590:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_TIM1SEL && RCC_CCIPR_TIM15SEL */
1591:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1592:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(LPTIM1) && defined(LPTIM2)
1593:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1594:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
1595:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_SetLPTIMClockSource
1596:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
1597:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1598:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1599:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1600:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1601:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
1602:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
1603:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
1604:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
1605:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1606:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1607:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
1608:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1609:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16U));
1610:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1611:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPTIM1 && LPTIM2 */
1612:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1613:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(CEC)
1614:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1615:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure CEC clock source
1616:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        CECSEL        LL_RCC_SetCECClockSource
1617:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  CECxSource This parameter can be one of the following values:
1618:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV488
1619:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
1620:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
ARM GAS  /tmp/ccUDUpCZ.s 			page 31


1621:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1622:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t CECxSource)
1623:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1624:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CECSEL, CECxSource);
1625:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1626:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* CEC */
1627:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1628:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_RNGDIV)
1629:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1630:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure RNG division factor
1631:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        RNGDIV        LL_RCC_SetRNGClockDiv
1632:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  RNGxDiv This parameter can be one of the following values:
1633:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLK_DIV1
1634:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLK_DIV2
1635:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLK_DIV4
1636:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLK_DIV8
1637:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1638:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1639:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockDiv(uint32_t RNGxDiv)
1640:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1641:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGDIV, RNGxDiv);
1642:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1643:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RNG */
1644:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1645:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined (RCC_CCIPR_RNGSEL)
1646:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1647:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure RNG clock source
1648:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        RNGSEL        LL_RCC_SetRNGClockSource
1649:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
1650:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_NONE
1651:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI_DIV8
1652:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_SYSCLK
1653:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1654:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1655:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1656:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
1657:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1658:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
1659:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1660:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RNG */
1661:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1662:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1663:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1664:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_SetADCClockSource
1665:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1666:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL
1667:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
1668:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_HSI
1669:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1670:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1671:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1672:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1673:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
1674:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1675:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1676:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1677:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure I2Sx clock source
ARM GAS  /tmp/ccUDUpCZ.s 			page 32


1678:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        I2S1SEL       LL_RCC_SetI2SClockSource
1679:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  I2SxSource This parameter can be one of the following values:
1680:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_SYSCLK
1681:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN
1682:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL
1683:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_HSI
1684:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1685:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1686:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
1687:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1688:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S1SEL, I2SxSource);
1689:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1690:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1691:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1692:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get USARTx clock source
1693:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        USART1SEL     LL_RCC_GetUSARTClockSource
1694:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
1695:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
1696:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE
1697:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1698:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1
1699:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1700:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1701:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1702:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1703:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1704:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1705:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1706:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1707:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
1708:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
1710:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1711:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1712:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined (RCC_CCIPR_LPUART1SEL)
1713:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1714:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get LPUARTx clock source
1715:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource
1716:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  LPUARTx This parameter can be one of the following values:
1717:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
1718:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1719:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1720:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1721:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1722:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1723:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1724:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
1725:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1726:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
1727:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1728:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPUART1 */
1729:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1730:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1731:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get I2Cx clock source
1732:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        I2C1SEL       LL_RCC_GetI2CClockSource
1733:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
1734:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
ARM GAS  /tmp/ccUDUpCZ.s 			page 33


1735:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1736:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1737:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1738:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1739:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1740:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
1741:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1742:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, I2Cx));
1743:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1744:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1745:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_TIM1SEL) || defined(RCC_CCIPR_TIM15SEL)
1746:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1747:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get TIMx clock source
1748:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        TIMxSEL       LL_RCC_GetTIMClockSource
1749:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  TIMx This parameter can be one of the following values:
1750:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE
1751:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE
1752:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1753:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL
1754:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK1
1755:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @if defined(STM32G081xx)
1756:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL
1757:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK1
1758:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @endif
1759:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1760:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetTIMClockSource(uint32_t TIMx)
1761:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, TIMx) >> 16U) | TIMx);
1763:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1764:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_TIM1SEL || RCC_CCIPR_TIM15SEL */
1765:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1766:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(LPTIM1) && defined(LPTIM2)
1767:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1768:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
1769:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_GetLPTIMClockSource
1770:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
1771:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
1772:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE
1773:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1774:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1775:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1776:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1777:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1778:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
1779:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
1780:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
1781:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
1782:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1783:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
1784:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1785:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16U) | LPTIMx);
1786:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1787:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPTIM1 && LPTIM2 */
1788:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1789:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined (RCC_CCIPR_CECSEL)
1790:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1791:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get CEC clock source
ARM GAS  /tmp/ccUDUpCZ.s 			page 34


1792:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        CECSEL        LL_RCC_GetCECClockSource
1793:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  CECx This parameter can be one of the following values:
1794:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE
1795:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1796:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV488
1797:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
1798:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1799:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)
1800:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1801:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, CECx));
1802:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1803:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* CEC */
1804:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1805:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RNG)
1806:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1807:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get RNGx clock source
1808:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        RNGSEL        LL_RCC_GetRNGClockSource
1809:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
1810:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
1811:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1812:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_NONE
1813:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI_DIV8
1814:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_SYSCLK
1815:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1816:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1817:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
1818:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1819:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
1820:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1821:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RNG */
1822:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1823:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RNG)
1824:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1825:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get RNGx clock division factor
1826:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        RNGDIV        LL_RCC_GetRNGClockDiv
1827:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1828:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLK_DIV1
1829:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLK_DIV2
1830:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLK_DIV4
1831:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLK_DIV8
1832:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1833:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockDiv(void)
1834:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1835:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV));
1836:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1837:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RNG */
1838:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1839:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1840:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1841:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_GetADCClockSource
1842:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1843:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE
1844:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1845:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_HSI
1846:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL
1847:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
1848:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccUDUpCZ.s 			page 35


1849:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1850:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1851:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx));
1852:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1853:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1854:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1855:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get I2Sx clock source
1856:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CCIPR        I2S        LL_RCC_GetI2SClockSource
1857:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
1858:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE
1859:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1860:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN
1861:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_SYSCLK
1862:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_HSI
1863:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL
1864:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1865:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
1866:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1867:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, I2Sx));
1868:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1869:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1870:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1871:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1872:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1873:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
1874:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1875:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1876:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1877:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1878:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
1879:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
1880:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
1881:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *       set). The BDRST bit can be used to reset them.
1882:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
1883:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1884:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1885:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1886:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1887:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
1888:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1889:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1890:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
1891:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1892:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
1893:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1894:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1895:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1896:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
1897:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
1898:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1899:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1900:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1901:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1902:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
1903:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1904:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
1905:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
ARM GAS  /tmp/ccUDUpCZ.s 			page 36


1906:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
1907:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1908:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1909:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1910:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable RTC
1911:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
1912:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1913:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1914:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
1915:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1916:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
1917:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1918:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1919:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1920:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable RTC
1921:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
1922:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1923:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1924:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
1925:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1926:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
1927:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1928:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1929:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1930:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
1931:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
1932:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1933:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1934:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
1935:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1936:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)) ? 1UL : 0UL);
1937:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1938:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1939:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1940:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
1941:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
1942:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1943:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1944:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
1945:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1946:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
1947:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1948:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1949:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1950:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
1951:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
1952:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1953:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1954:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
1955:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1956:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
1957:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1958:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1959:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1960:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1961:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1962:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
ARM GAS  /tmp/ccUDUpCZ.s 			page 37


1963:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1964:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
1965:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1966:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1967:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1968:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1969:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable PLL
1970:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
1971:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1972:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1973:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
1974:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1975:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
1976:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1977:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1978:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1979:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable PLL
1980:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
1981:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
1982:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1983:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1984:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
1985:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1986:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
1987:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1988:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1989:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1990:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if PLL Ready
1991:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
1992:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1993:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1994:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
1995:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
  92              		.loc 1 1995 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
1996:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
  97              		.loc 1 1996 3 view .LVU15
  98              		.loc 1 1996 12 is_stmt 0 view .LVU16
  99 0000 024B     		ldr	r3, .L8
1997:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 100              		.loc 1 1997 1 view .LVU17
 101              		@ sp needed
1996:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 102              		.loc 1 1996 12 view .LVU18
 103 0002 1868     		ldr	r0, [r3]
1996:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 104              		.loc 1 1996 71 view .LVU19
 105 0004 8001     		lsls	r0, r0, #6
 106 0006 C00F     		lsrs	r0, r0, #31
 107              		.loc 1 1997 1 view .LVU20
 108 0008 7047     		bx	lr
 109              	.L9:
 110 000a C046     		.align	2
 111              	.L8:
ARM GAS  /tmp/ccUDUpCZ.s 			page 38


 112 000c 00100240 		.word	1073876992
 113              		.cfi_endproc
 114              	.LFE241:
 116              		.section	.text.LL_RCC_DeInit,"ax",%progbits
 117              		.align	1
 118              		.global	LL_RCC_DeInit
 119              		.syntax unified
 120              		.code	16
 121              		.thumb_func
 122              		.fpu softvfp
 124              	LL_RCC_DeInit:
 125              	.LFB301:
 126              		.file 2 "Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c"
   1:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @file    stm32g0xx_ll_rcc.c
   4:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief   RCC LL module driver.
   6:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   ******************************************************************************
   7:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @attention
   8:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *
   9:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
  10:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *
  12:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *
  17:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   ******************************************************************************
  18:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
  19:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(USE_FULL_LL_DRIVER)
  20:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  21:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /* Includes ------------------------------------------------------------------*/
  22:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #include "stm32g0xx_ll_rcc.h"
  23:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #ifdef  USE_FULL_ASSERT
  24:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #include "stm32_assert.h"
  25:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #else
  26:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #define assert_param(expr) ((void)0U)
  27:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif
  28:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /** @addtogroup STM32G0xx_LL_Driver
  29:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @{
  30:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
  31:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  32:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(RCC)
  33:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  34:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /** @addtogroup RCC_LL
  35:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @{
  36:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
  37:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  38:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /* Private types -------------------------------------------------------------*/
  39:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /* Private variables ---------------------------------------------------------*/
  40:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /* Private constants ---------------------------------------------------------*/
  41:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /* Private macros ------------------------------------------------------------*/
  42:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /** @addtogroup RCC_LL_Private_Macros
  43:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @{
  44:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
ARM GAS  /tmp/ccUDUpCZ.s 			page 39


  45:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G070xx)
  46:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #define IS_LL_RCC_USART_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_USART1_CLKSOURCE) \
  47:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                             || ((__VALUE__) == LL_RCC_USART2_CLKSOURCE))
  48:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #elif defined(STM32G041xx) || defined(STM32G031xx) || defined(STM32G030xx)
  49:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #define IS_LL_RCC_USART_CLKSOURCE(__VALUE__)  ((__VALUE__) == LL_RCC_USART1_CLKSOURCE)
  50:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif
  51:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  52:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(LPUART1)
  53:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #define IS_LL_RCC_LPUART_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_LPUART1_CLKSOURCE))
  54:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif
  55:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  56:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #define IS_LL_RCC_I2C_CLKSOURCE(__VALUE__)     ((__VALUE__) == LL_RCC_I2C1_CLKSOURCE)
  57:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  58:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(LPTIM1) || defined(LPTIM2)
  59:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #define IS_LL_RCC_LPTIM_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_LPTIM1_CLKSOURCE) \
  60:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                             || ((__VALUE__) == LL_RCC_LPTIM2_CLKSOURCE))
  61:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif
  62:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  63:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(RNG)
  64:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #define IS_LL_RCC_RNG_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_RNG_CLKSOURCE))
  65:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif
  66:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  67:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #define IS_LL_RCC_ADC_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_ADC_CLKSOURCE))
  68:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  69:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  70:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #define IS_LL_RCC_I2S_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_I2S1_CLKSOURCE))
  71:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  72:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(CEC)
  73:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #define IS_LL_RCC_CEC_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_CEC_CLKSOURCE))
  74:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif
  75:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  76:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(RCC_CCIPR_TIM1SEL) && defined(RCC_CCIPR_TIM15SEL)
  77:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #define IS_LL_RCC_TIM_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_TIM1_CLKSOURCE) \
  78:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                             || ((__VALUE__) == LL_RCC_TIM15_CLKSOURCE))
  79:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #elif defined(RCC_CCIPR_TIM1SEL)
  80:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #define IS_LL_RCC_TIM_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_TIM1_CLKSOURCE))
  81:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif
  82:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  83:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  84:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  85:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
  86:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @}
  87:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
  88:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
  89:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /* Private function prototypes -----------------------------------------------*/
  90:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /** @defgroup RCC_LL_Private_Functions RCC Private functions
  91:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @{
  92:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
  93:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_GetSystemClockFreq(void);
  94:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency);
  95:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency);
  96:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_PLL_GetFreqDomain_SYS(void);
  97:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_PLL_GetFreqDomain_ADC(void);
  98:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_PLL_GetFreqDomain_I2S1(void);
  99:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_PLL_GetFreqDomain_RNG(void);
 100:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_PLL_GetFreqDomain_TIM1(void);
 101:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_PLL_GetFreqDomain_TIM15(void);
ARM GAS  /tmp/ccUDUpCZ.s 			page 40


 102:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 103:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @}
 104:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 105:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 106:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 107:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /* Exported functions --------------------------------------------------------*/
 108:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /** @addtogroup RCC_LL_Exported_Functions
 109:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @{
 110:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 111:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /** @addtogroup RCC_LL_EF_Init
 113:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @{
 114:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 115:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 116:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 117:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Reset the RCC clock configuration to the default reset state.
 118:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 119:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - HSI ON and used as system clock source
 120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - HSE and PLL OFF
 121:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - AHB and APB1 prescaler set to 1.
 122:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - CSS, MCO OFF
 123:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - All interrupts disabled
 124:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @note   This function does not modify the configuration of the
 125:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - Peripheral clocks
 126:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - LSI, LSE and RTC clocks
 127:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval An ErrorStatus enumeration value:
 128:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *          - SUCCESS: RCC registers are de-initialized
 129:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *          - ERROR: not applicable
 130:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 131:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** ErrorStatus LL_RCC_DeInit(void)
 132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 127              		.loc 2 132 1 is_stmt 1 view -0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 0
 130              		@ frame_needed = 0, uses_anonymous_args = 0
 133:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Set HSION bit and wait for HSI READY bit */
 134:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   LL_RCC_HSI_Enable();
 131              		.loc 2 134 3 view .LVU22
 132              	.LBB58:
 133              	.LBI58:
1062:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 134              		.loc 1 1062 22 view .LVU23
 135              	.LBB59:
1064:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 136              		.loc 1 1064 3 view .LVU24
 137 0000 8023     		movs	r3, #128
 138              	.LBE59:
 139              	.LBE58:
 132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Set HSION bit and wait for HSI READY bit */
 140              		.loc 2 132 1 is_stmt 0 view .LVU25
 141 0002 10B5     		push	{r4, lr}
 142              	.LCFI0:
 143              		.cfi_def_cfa_offset 8
 144              		.cfi_offset 4, -8
 145              		.cfi_offset 14, -4
 146              	.LBB61:
 147              	.LBB60:
ARM GAS  /tmp/ccUDUpCZ.s 			page 41


1064:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 148              		.loc 1 1064 3 view .LVU26
 149 0004 134C     		ldr	r4, .L17
 150 0006 5B00     		lsls	r3, r3, #1
 151 0008 2268     		ldr	r2, [r4]
 152 000a 1343     		orrs	r3, r2
 153 000c 2360     		str	r3, [r4]
 154              	.L11:
 155              	.LBE60:
 156              	.LBE61:
 135:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   while (LL_RCC_HSI_IsReady() != 1U)
 136:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {}
 157              		.loc 2 136 4 is_stmt 1 discriminator 1 view .LVU27
 135:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   while (LL_RCC_HSI_IsReady() != 1U)
 158              		.loc 2 135 9 discriminator 1 view .LVU28
 135:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   while (LL_RCC_HSI_IsReady() != 1U)
 159              		.loc 2 135 10 is_stmt 0 discriminator 1 view .LVU29
 160 000e FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 161              	.LVL0:
 135:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   while (LL_RCC_HSI_IsReady() != 1U)
 162              		.loc 2 135 9 discriminator 1 view .LVU30
 163 0012 0128     		cmp	r0, #1
 164 0014 FBD1     		bne	.L11
 137:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 138:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Set HSITRIM bits to reset value*/
 139:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   LL_RCC_HSI_SetCalibTrimming(0x40U);
 165              		.loc 2 139 3 is_stmt 1 view .LVU31
 166              	.LBB62:
 167              	.LBI62:
1108:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 168              		.loc 1 1108 22 view .LVU32
 169              	.LVL1:
 170              	.LBB63:
1110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 171              		.loc 1 1110 3 view .LVU33
 172 0016 6368     		ldr	r3, [r4, #4]
 173 0018 0F4A     		ldr	r2, .L17+4
 174 001a 1A40     		ands	r2, r3
 175 001c 8023     		movs	r3, #128
 176 001e DB01     		lsls	r3, r3, #7
 177 0020 1343     		orrs	r3, r2
 178 0022 6360     		str	r3, [r4, #4]
 179              	.LVL2:
1110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 180              		.loc 1 1110 3 is_stmt 0 view .LVU34
 181              	.LBE63:
 182              	.LBE62:
 140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 141:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Reset CFGR register */
 142:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   LL_RCC_WriteReg(CFGR, 0x00000000U);
 183              		.loc 2 142 3 is_stmt 1 view .LVU35
 184 0024 0023     		movs	r3, #0
 185              	.LBB64:
 186              	.LBB65:
1015:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 187              		.loc 1 1015 12 is_stmt 0 view .LVU36
 188 0026 8022     		movs	r2, #128
ARM GAS  /tmp/ccUDUpCZ.s 			page 42


 189              	.LBE65:
 190              	.LBE64:
 191              		.loc 2 142 3 view .LVU37
 192 0028 A360     		str	r3, [r4, #8]
 143:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 144:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Reset whole CR register but HSI in 2 steps in case HSEBYP is set */
 145:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   LL_RCC_WriteReg(CR, RCC_CR_HSION);
 193              		.loc 2 145 3 is_stmt 1 view .LVU38
 194 002a 0133     		adds	r3, r3, #1
 195 002c FF33     		adds	r3, r3, #255
 196 002e 2360     		str	r3, [r4]
 146:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   while (LL_RCC_HSE_IsReady() != 0U)
 197              		.loc 2 146 3 view .LVU39
 198              	.LBB68:
 199              	.LBB66:
1015:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 200              		.loc 1 1015 12 is_stmt 0 view .LVU40
 201 0030 9202     		lsls	r2, r2, #10
 202              	.L12:
 203              	.LBE66:
 204              	.LBE68:
 147:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {}
 205              		.loc 2 147 4 is_stmt 1 discriminator 1 view .LVU41
 146:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   while (LL_RCC_HSE_IsReady() != 0U)
 206              		.loc 2 146 9 discriminator 1 view .LVU42
 207              	.LBB69:
 208              	.LBI64:
1013:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 209              		.loc 1 1013 26 discriminator 1 view .LVU43
 210              	.LBB67:
1015:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 211              		.loc 1 1015 3 discriminator 1 view .LVU44
1015:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 212              		.loc 1 1015 12 is_stmt 0 discriminator 1 view .LVU45
 213 0032 2168     		ldr	r1, [r4]
1015:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 214              		.loc 1 1015 71 discriminator 1 view .LVU46
 215 0034 1142     		tst	r1, r2
 216 0036 FCD1     		bne	.L12
 217              	.LBE67:
 218              	.LBE69:
 148:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   LL_RCC_WriteReg(CR, RCC_CR_HSION);
 219              		.loc 2 148 3 is_stmt 1 view .LVU47
 220 0038 2360     		str	r3, [r4]
 149:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 150:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Wait for PLL READY bit to be reset */
 151:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   while (LL_RCC_PLL_IsReady() != 0U)
 221              		.loc 2 151 3 view .LVU48
 222              	.L13:
 152:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {}
 223              		.loc 2 152 4 discriminator 1 view .LVU49
 151:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {}
 224              		.loc 2 151 9 discriminator 1 view .LVU50
 151:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {}
 225              		.loc 2 151 10 is_stmt 0 discriminator 1 view .LVU51
 226 003a FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 227              	.LVL3:
ARM GAS  /tmp/ccUDUpCZ.s 			page 43


 151:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {}
 228              		.loc 2 151 9 discriminator 1 view .LVU52
 229 003e 0028     		cmp	r0, #0
 230 0040 FBD1     		bne	.L13
 153:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 154:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Reset PLLCFGR register */
 155:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   LL_RCC_WriteReg(PLLCFGR, 16U << RCC_PLLCFGR_PLLN_Pos);
 231              		.loc 2 155 3 is_stmt 1 view .LVU53
 232 0042 8023     		movs	r3, #128
 233 0044 5B01     		lsls	r3, r3, #5
 234 0046 E360     		str	r3, [r4, #12]
 156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 157:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Disable all interrupts */
 158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   LL_RCC_WriteReg(CIER, 0x00000000U);
 235              		.loc 2 158 3 view .LVU54
 159:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 160:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Clear all interrupts flags */
 161:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   LL_RCC_WriteReg(CICR, 0xFFFFFFFFU);
 236              		.loc 2 161 3 is_stmt 0 view .LVU55
 237 0048 0123     		movs	r3, #1
 238 004a 5B42     		rsbs	r3, r3, #0
 158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 239              		.loc 2 158 3 view .LVU56
 240 004c A061     		str	r0, [r4, #24]
 241              		.loc 2 161 3 is_stmt 1 view .LVU57
 162:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 163:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return SUCCESS;
 164:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 242              		.loc 2 164 1 is_stmt 0 view .LVU58
 243              		@ sp needed
 161:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 244              		.loc 2 161 3 view .LVU59
 245 004e 2362     		str	r3, [r4, #32]
 163:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 246              		.loc 2 163 3 is_stmt 1 view .LVU60
 247              		.loc 2 164 1 is_stmt 0 view .LVU61
 248 0050 10BD     		pop	{r4, pc}
 249              	.L18:
 250 0052 C046     		.align	2
 251              	.L17:
 252 0054 00100240 		.word	1073876992
 253 0058 FF80FFFF 		.word	-32513
 254              		.cfi_endproc
 255              	.LFE301:
 257              		.section	.text.LL_RCC_GetCECClockFreq,"ax",%progbits
 258              		.align	1
 259              		.global	LL_RCC_GetCECClockFreq
 260              		.syntax unified
 261              		.code	16
 262              		.thumb_func
 263              		.fpu softvfp
 265              	LL_RCC_GetCECClockFreq:
 266              	.LVL4:
 267              	.LFB309:
 165:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 166:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @}
ARM GAS  /tmp/ccUDUpCZ.s 			page 44


 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 169:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 170:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /** @addtogroup RCC_LL_EF_Get_Freq
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return the frequencies of different on chip clocks;  System, AHB and APB1 buses clocks
 172:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         and different peripheral clocks available on the device.
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @note   If SYSCLK source is HSI, function returns values based on HSI_VALUE divided by HSI divi
 174:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @note   If SYSCLK source is HSE, function returns values based on HSE_VALUE(***)
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @note   If SYSCLK source is PLL, function returns values based on HSE_VALUE(***)
 176:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         or HSI_VALUE(**) multiplied/divided by the PLL factors.
 177:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @note   (**) HSI_VALUE is a constant defined in this file (default value
 178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *              16 MHz) but the real value may vary depending on the variations
 179:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *              in voltage and temperature.
 180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @note   (***) HSE_VALUE is a constant defined in this file (default value
 181:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *               8 MHz), user has to ensure that HSE_VALUE is same as the real
 182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *               frequency of the crystal used. Otherwise, this function may
 183:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *               have wrong result.
 184:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @note   The result of this function could be incorrect when using fractional
 185:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         value for HSE crystal.
 186:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @note   This function can be used by the user application to compute the
 187:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 188:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @{
 189:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 190:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 191:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 192:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return the frequencies of different on chip clocks;  System, AHB and APB1 buses clocks
 193:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @note   Each time SYSCLK, HCLK and/or PCLK1 clock changes, this function
 194:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         must be called to update structure fields. Otherwise, any
 195:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         configuration based on this function will be incorrect.
 196:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks 
 197:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval None
 198:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 199:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
 200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 201:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Get SYSCLK frequency */
 202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 203:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 204:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* HCLK clock frequency */
 205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 206:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 207:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* PCLK1 clock frequency */
 208:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 209:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 210:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 211:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 212:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return USARTx clock frequency
 213:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @param  USARTxSource This parameter can be one of the following values:
 214:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
 215:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE
 216:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval USART clock frequency (in Hz)
 217:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
 218:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 219:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
 220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 221:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 222:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 223:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Check parameter */
 224:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
ARM GAS  /tmp/ccUDUpCZ.s 			page 45


 225:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 226:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 227:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 228:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     /* USART1CLK clock frequency */
 229:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 230:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 231:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
 232:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         usart_frequency = RCC_GetSystemClockFreq();
 233:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 234:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 235:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
 236:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() == 1U)
 237:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 238:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           usart_frequency = HSI_VALUE;
 239:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 240:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 241:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 242:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
 243:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         if (LL_RCC_LSE_IsReady() == 1U)
 244:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 245:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           usart_frequency = LSE_VALUE;
 246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 247:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 248:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 249:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
 250:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       default:
 251:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 252:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     }
 254:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 255:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(RCC_CCIPR_USART2SEL)
 256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 257:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 258:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     /* USART2CLK clock frequency */
 259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 260:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 261:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
 262:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         usart_frequency = RCC_GetSystemClockFreq();
 263:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 264:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 265:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
 266:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() == 1U)
 267:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 268:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           usart_frequency = HSI_VALUE;
 269:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 270:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 271:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 272:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
 273:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         if (LL_RCC_LSE_IsReady() == 1U)
 274:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 275:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           usart_frequency = LSE_VALUE;
 276:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 277:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 278:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 279:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
 280:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       default:
 281:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
ARM GAS  /tmp/ccUDUpCZ.s 			page 46


 282:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 283:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     }
 284:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 285:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif
 286:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   else
 287:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 288:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return usart_frequency;
 290:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 291:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 292:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 293:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return I2Cx clock frequency
 294:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @param  I2CxSource This parameter can be one of the following values:
 295:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
 296:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval I2C clock frequency (in Hz)
 297:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that HSI oscillator is not ready
 298:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 299:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource)
 300:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 301:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t i2c_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 302:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 303:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Check parameter */
 304:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   assert_param(IS_LL_RCC_I2C_CLKSOURCE(I2CxSource));
 305:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 306:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   if (I2CxSource == LL_RCC_I2C1_CLKSOURCE)
 307:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 308:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     /* I2C1 CLK clock frequency */
 309:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     switch (LL_RCC_GetI2CClockSource(I2CxSource))
 310:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 311:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */
 312:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         i2c_frequency = RCC_GetSystemClockFreq();
 313:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 314:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 315:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_I2C1_CLKSOURCE_HSI:    /* I2C1 Clock is HSI Osc. */
 316:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() == 1U)
 317:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 318:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           i2c_frequency = HSI_VALUE;
 319:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 320:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 321:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 322:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_I2C1_CLKSOURCE_PCLK1:  /* I2C1 Clock is PCLK1 */
 323:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       default:
 324:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         i2c_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 325:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 326:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     }
 327:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 328:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   else
 329:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 330:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 331:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 332:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return i2c_frequency;
 333:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 334:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 335:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 336:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return I2Sx clock frequency
 337:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @param  I2SxSource This parameter can be one of the following values:
 338:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE
ARM GAS  /tmp/ccUDUpCZ.s 			page 47


 339:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval I2S clock frequency (in Hz)
 340:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
 341:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 342:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t LL_RCC_GetI2SClockFreq(uint32_t I2SxSource)
 343:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 344:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t i2s_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 345:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 346:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Check parameter */
 347:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   assert_param(IS_LL_RCC_I2S_CLKSOURCE(I2SxSource));
 348:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 349:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   if (I2SxSource == LL_RCC_I2S1_CLKSOURCE)
 350:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 351:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     /* I2S1 CLK clock frequency */
 352:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     switch (LL_RCC_GetI2SClockSource(I2SxSource))
 353:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 354:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_I2S1_CLKSOURCE_HSI:    /* I2S1 Clock is HSI */
 355:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         i2s_frequency = HSI_VALUE;
 356:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 357:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 358:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_I2S1_CLKSOURCE_PLL:    /* I2S1 Clock is PLL"P" */
 359:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         if (LL_RCC_PLL_IsReady() == 1U)
 360:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 361:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           i2s_frequency = RCC_PLL_GetFreqDomain_I2S1();
 362:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 363:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 364:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 365:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 366:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_I2S1_CLKSOURCE_PIN:          /* I2S1 Clock is External clock */
 367:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         i2s_frequency = EXTERNAL_CLOCK_VALUE;
 368:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 369:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 370:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_I2S1_CLKSOURCE_SYSCLK: /* I2S1 Clock is System Clock */
 371:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       default:
 372:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         i2s_frequency = RCC_GetSystemClockFreq();
 373:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 374:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     }
 375:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 376:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 377:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return i2s_frequency;
 378:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 379:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 380:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(LPUART1)
 381:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 382:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return LPUARTx clock frequency
 383:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @param  LPUARTxSource This parameter can be one of the following values:
 384:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
 385:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval LPUART clock frequency (in Hz)
 386:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not rea
 387:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 388:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource)
 389:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 390:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t lpuart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 391:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 392:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Check parameter */
 393:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   assert_param(IS_LL_RCC_LPUART_CLKSOURCE(LPUARTxSource));
 394:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 395:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* LPUART1CLK clock frequency */
ARM GAS  /tmp/ccUDUpCZ.s 			page 48


 396:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
 397:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 398:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */
 399:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       lpuart_frequency = RCC_GetSystemClockFreq();
 400:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 401:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 402:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_LPUART1_CLKSOURCE_HSI:    /* LPUART1 Clock is HSI Osc. */
 403:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       if (LL_RCC_HSI_IsReady() == 1U)
 404:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 405:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         lpuart_frequency = HSI_VALUE;
 406:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 407:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 408:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 409:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_LPUART1_CLKSOURCE_LSE:    /* LPUART1 Clock is LSE Osc. */
 410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       if (LL_RCC_LSE_IsReady() == 1U)
 411:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 412:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         lpuart_frequency = LSE_VALUE;
 413:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 414:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 415:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 416:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_LPUART1_CLKSOURCE_PCLK1:  /* LPUART1 Clock is PCLK1 */
 417:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     default:
 418:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       lpuart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 419:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 420:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 421:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 422:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return lpuart_frequency;
 423:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 424:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif /* LPUART1 */
 425:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 426:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(LPTIM1) && defined(LPTIM2)
 427:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 428:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return LPTIMx clock frequency
 429:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @param  LPTIMxSource This parameter can be one of the following values:
 430:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
 431:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE
 432:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval LPTIM clock frequency (in Hz)
 433:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI, LSI or LSE) is not r
 434:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 435:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource)
 436:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 437:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t lptim_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 438:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 439:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Check parameter */
 440:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   assert_param(IS_LL_RCC_LPTIM_CLKSOURCE(LPTIMxSource));
 441:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 442:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   if (LPTIMxSource == LL_RCC_LPTIM1_CLKSOURCE)
 443:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 444:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     /* LPTIM1CLK clock frequency */
 445:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
 446:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 447:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_LPTIM1_CLKSOURCE_LSI:    /* LPTIM1 Clock is LSI Osc. */
 448:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         if (LL_RCC_LSI_IsReady() == 1U)
 449:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 450:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           lptim_frequency = LSI_VALUE;
 451:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 452:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
ARM GAS  /tmp/ccUDUpCZ.s 			page 49


 453:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 454:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_LPTIM1_CLKSOURCE_HSI:    /* LPTIM1 Clock is HSI Osc. */
 455:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() == 1U)
 456:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 457:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           lptim_frequency = HSI_VALUE;
 458:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 459:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 460:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 461:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_LPTIM1_CLKSOURCE_LSE:    /* LPTIM1 Clock is LSE Osc. */
 462:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         if (LL_RCC_LSE_IsReady() == 1U)
 463:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 464:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           lptim_frequency = LSE_VALUE;
 465:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 466:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 467:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 468:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_LPTIM1_CLKSOURCE_PCLK1:  /* LPTIM1 Clock is PCLK1 */
 469:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       default:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         lptim_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 471:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 472:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     }
 473:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 474:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   else
 475:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 476:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     /* LPTIM2CLK clock frequency */
 477:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
 478:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 479:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_LPTIM2_CLKSOURCE_LSI:    /* LPTIM2 Clock is LSI Osc. */
 480:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         if (LL_RCC_LSI_IsReady() == 1U)
 481:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 482:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           lptim_frequency = LSI_VALUE;
 483:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 484:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 485:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 486:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_LPTIM2_CLKSOURCE_HSI:    /* LPTIM2 Clock is HSI Osc. */
 487:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() == 1U)
 488:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 489:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           lptim_frequency = HSI_VALUE;
 490:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 491:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 492:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 493:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_LPTIM2_CLKSOURCE_LSE:    /* LPTIM2 Clock is LSE Osc. */
 494:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         if (LL_RCC_LSE_IsReady() == 1U)
 495:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 496:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           lptim_frequency = LSE_VALUE;
 497:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 498:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 499:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 500:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_LPTIM2_CLKSOURCE_PCLK1:  /* LPTIM2 Clock is PCLK1 */
 501:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       default:
 502:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         lptim_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 503:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 504:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     }
 505:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 506:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 507:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return lptim_frequency;
 508:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 509:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif /* LPTIM1 && LPTIM2 */
ARM GAS  /tmp/ccUDUpCZ.s 			page 50


 510:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 511:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(RCC_CCIPR_TIM1SEL) || defined(RCC_CCIPR_TIM15SEL)
 512:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 513:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return TIMx clock frequency
 514:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @param  TIMxSource This parameter can be one of the following values:
 515:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE
 516:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @if defined(STM32G081xx)
 517:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE
 518:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @endif
 519:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval TIMx clock frequency (in Hz)
 520:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
 521:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 522:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t LL_RCC_GetTIMClockFreq(uint32_t TIMxSource)
 523:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 524:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t tim_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 525:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 526:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Check parameter */
 527:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   assert_param(IS_LL_RCC_TIM_CLKSOURCE(TIMxSource));
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 529:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   if (TIMxSource == LL_RCC_TIM1_CLKSOURCE)
 530:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 531:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     /* TIM1CLK clock frequency */
 532:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     switch (LL_RCC_GetTIMClockSource(TIMxSource))
 533:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 534:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_TIM1_CLKSOURCE_PLL:    /* TIM1 Clock is PLLQ */
 535:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         if (LL_RCC_PLL_IsReady() == 1U)
 536:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 537:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           tim_frequency = RCC_PLL_GetFreqDomain_TIM1();
 538:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 539:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 540:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 541:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       case LL_RCC_TIM1_CLKSOURCE_PCLK1:  /* TIM1 Clock is PCLK1 */
 542:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       default:
 543:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         tim_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 544:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 545:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     }
 546:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 547:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(TIM15)
 548:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   else
 549:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 550:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     if (TIMxSource == LL_RCC_TIM15_CLKSOURCE)
 551:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 552:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       /* TIM15CLK clock frequency */
 553:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       switch (LL_RCC_GetTIMClockSource(TIMxSource))
 554:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 555:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         case LL_RCC_TIM15_CLKSOURCE_PLL:    /* TIM1 Clock is PLLQ */
 556:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           if (LL_RCC_PLL_IsReady() == 1U)
 557:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           {
 558:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****             tim_frequency = RCC_PLL_GetFreqDomain_TIM15();
 559:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           }
 560:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           break;
 561:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 562:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         case LL_RCC_TIM15_CLKSOURCE_PCLK1:  /* TIM15 Clock is PCLK1 */
 563:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         default:
 564:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           tim_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 565:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           break;
 566:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
ARM GAS  /tmp/ccUDUpCZ.s 			page 51


 567:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     }
 568:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 569:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return tim_frequency;
 571:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 572:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif /* RCC_CCIPR_TIM1SEL && RCC_CCIPR_TIM15SEL */
 573:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 575:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(RNG)
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 577:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return RNGx clock frequency
 578:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @param  RNGxSource This parameter can be one of the following values:
 579:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
 580:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval RNG clock frequency (in Hz)
 581:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI) or PLL is not ready
 582:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected
 583:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 584:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t LL_RCC_GetRNGClockFreq(uint32_t RNGxSource)
 585:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 586:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t rng_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 587:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t rngdiv;
 588:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 589:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Check parameter */
 590:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   assert_param(IS_LL_RCC_RNG_CLKSOURCE(RNGxSource));
 591:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 592:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* RNGCLK clock frequency */
 593:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   switch (LL_RCC_GetRNGClockSource(RNGxSource))
 594:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 595:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_RNG_CLKSOURCE_PLL:           /* PLL clock used as RNG clock source */
 596:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       if (LL_RCC_PLL_IsReady() == 1U)
 597:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 598:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         rng_frequency = RCC_PLL_GetFreqDomain_RNG();
 599:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         rngdiv = (1UL << ((READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV)) >> RCC_CCIPR_RNGDIV_Pos));
 600:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         rng_frequency = (rng_frequency / rngdiv);
 601:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 602:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 603:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 604:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_RNG_CLKSOURCE_HSI_DIV8:      /* HSI clock divided by 8 used as RNG clock source */
 605:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       rng_frequency = HSI_VALUE / 8U;
 606:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       rngdiv = (1UL << ((READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV)) >> RCC_CCIPR_RNGDIV_Pos));
 607:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       rng_frequency = (rng_frequency / rngdiv);
 608:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 609:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_RNG_CLKSOURCE_SYSCLK:        /* SYSCLK clock used as RNG clock source */
 610:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       rng_frequency = RCC_GetSystemClockFreq();
 611:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       rngdiv = (1UL << ((READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV)) >> RCC_CCIPR_RNGDIV_Pos));
 612:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       rng_frequency = (rng_frequency / rngdiv);
 613:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 614:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 615:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_RNG_CLKSOURCE_NONE:          /* No clock used as RNG clock source */
 616:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     default:
 617:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       rng_frequency = LL_RCC_PERIPH_FREQUENCY_NA;
 618:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 619:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 620:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 621:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 622:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return rng_frequency;
 623:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
ARM GAS  /tmp/ccUDUpCZ.s 			page 52


 624:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif /* RNG */
 625:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 626:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(CEC)
 627:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 628:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return CEC clock frequency
 629:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @param  CECxSource This parameter can be one of the following values:
 630:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE
 631:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval CEC clock frequency (in Hz)
 632:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
 633:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 634:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t LL_RCC_GetCECClockFreq(uint32_t CECxSource)
 635:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 268              		.loc 2 635 1 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t cec_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 272              		.loc 2 636 3 view .LVU63
 637:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 638:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Check parameter */
 639:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   assert_param(IS_LL_RCC_CEC_CLKSOURCE(CECxSource));
 273              		.loc 2 639 3 view .LVU64
 640:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 641:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* CECCLK clock frequency */
 642:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   switch (LL_RCC_GetCECClockSource(CECxSource))
 274              		.loc 2 642 3 view .LVU65
 275              	.LBB70:
 276              	.LBI70:
1799:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 277              		.loc 1 1799 26 view .LVU66
 278              	.LBB71:
1801:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 279              		.loc 1 1801 3 view .LVU67
1801:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 280              		.loc 1 1801 21 is_stmt 0 view .LVU68
 281 0000 0A4B     		ldr	r3, .L24
 282              	.LBE71:
 283              	.LBE70:
 635:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t cec_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 284              		.loc 2 635 1 view .LVU69
 285 0002 10B5     		push	{r4, lr}
 286              	.LCFI1:
 287              		.cfi_def_cfa_offset 8
 288              		.cfi_offset 4, -8
 289              		.cfi_offset 14, -4
 290              	.LBB73:
 291              	.LBB72:
1801:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 292              		.loc 1 1801 21 view .LVU70
 293 0004 5B6D     		ldr	r3, [r3, #84]
 294              	.LVL5:
1801:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 295              		.loc 1 1801 10 view .LVU71
 296 0006 0340     		ands	r3, r0
 297              	.LBE72:
 298              	.LBE73:
 299              		.loc 2 642 3 view .LVU72
ARM GAS  /tmp/ccUDUpCZ.s 			page 53


 300 0008 402B     		cmp	r3, #64
 301 000a 05D1     		bne	.L20
 643:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 644:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_CEC_CLKSOURCE_LSE:           /* CEC Clock is LSE Osc. */
 645:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       if (LL_RCC_LSE_IsReady() == 1U)
 302              		.loc 2 645 7 is_stmt 1 view .LVU73
 303              		.loc 2 645 11 is_stmt 0 view .LVU74
 304 000c FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 305              	.LVL6:
 306              		.loc 2 645 10 view .LVU75
 307 0010 0128     		cmp	r0, #1
 308 0012 07D0     		beq	.L23
 309              	.L22:
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 310              		.loc 2 636 12 view .LVU76
 311 0014 0020     		movs	r0, #0
 312              	.LVL7:
 313              	.L19:
 646:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 647:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         cec_frequency = LSE_VALUE;
 648:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 649:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 650:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 651:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_CEC_CLKSOURCE_HSI_DIV488:    /* CEC Clock is HSI Osc. */
 652:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     default:
 653:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       if (LL_RCC_HSI_IsReady() == 1U)
 654:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 655:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         cec_frequency = (HSI_VALUE / 488U);
 656:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 657:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 658:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 659:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 660:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return cec_frequency;
 661:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 314              		.loc 2 661 1 view .LVU77
 315              		@ sp needed
 316 0016 10BD     		pop	{r4, pc}
 317              	.LVL8:
 318              	.L20:
 653:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 319              		.loc 2 653 7 is_stmt 1 view .LVU78
 653:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 320              		.loc 2 653 11 is_stmt 0 view .LVU79
 321 0018 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 322              	.LVL9:
 653:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 323              		.loc 2 653 10 view .LVU80
 324 001c 0128     		cmp	r0, #1
 325 001e F9D1     		bne	.L22
 655:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 326              		.loc 2 655 23 view .LVU81
 327 0020 0348     		ldr	r0, .L24+4
 328 0022 F8E7     		b	.L19
 329              	.L23:
 647:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 330              		.loc 2 647 23 view .LVU82
 331 0024 8020     		movs	r0, #128
ARM GAS  /tmp/ccUDUpCZ.s 			page 54


 332 0026 0002     		lsls	r0, r0, #8
 333              	.LVL10:
 660:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 334              		.loc 2 660 3 is_stmt 1 view .LVU83
 660:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 335              		.loc 2 660 10 is_stmt 0 view .LVU84
 336 0028 F5E7     		b	.L19
 337              	.L25:
 338 002a C046     		.align	2
 339              	.L24:
 340 002c 00100240 		.word	1073876992
 341 0030 12800000 		.word	32786
 342              		.cfi_endproc
 343              	.LFE309:
 345              		.section	.text.LL_RCC_GetRTCClockFreq,"ax",%progbits
 346              		.align	1
 347              		.global	LL_RCC_GetRTCClockFreq
 348              		.syntax unified
 349              		.code	16
 350              		.thumb_func
 351              		.fpu softvfp
 353              	LL_RCC_GetRTCClockFreq:
 354              	.LFB311:
 662:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif /* CEC */
 663:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 664:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 665:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return ADCx clock frequency
 666:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @param  ADCxSource This parameter can be one of the following values:
 667:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE
 668:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval ADC clock frequency (in Hz)
 669:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI) or PLL is not ready
 670:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected
 671:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 672:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t LL_RCC_GetADCClockFreq(uint32_t ADCxSource)
 673:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t adc_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 675:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 676:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Check parameter */
 677:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   assert_param(IS_LL_RCC_ADC_CLKSOURCE(ADCxSource));
 678:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 679:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* ADCCLK clock frequency */
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   switch (LL_RCC_GetADCClockSource(ADCxSource))
 681:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 682:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_ADC_CLKSOURCE_SYSCLK:        /* SYSCLK clock used as ADC clock source */
 683:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       adc_frequency = RCC_GetSystemClockFreq();
 684:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 685:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_ADC_CLKSOURCE_HSI  :        /* HSI clock used as ADC clock source */
 686:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       adc_frequency = HSI_VALUE;
 687:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 688:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 689:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_ADC_CLKSOURCE_PLL:         /* PLLP clock used as ADC clock source */
 690:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       if (LL_RCC_PLL_IsReady() == 1U)
 691:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 692:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         adc_frequency = RCC_PLL_GetFreqDomain_ADC();
 693:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 694:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 695:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     default:
ARM GAS  /tmp/ccUDUpCZ.s 			page 55


 696:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       adc_frequency = LL_RCC_PERIPH_FREQUENCY_NA;
 697:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 698:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 699:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 700:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return adc_frequency;
 701:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 702:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 703:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return RTC clock frequency
 705:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval RTC clock frequency (in Hz)
 706:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillators (LSI, LSE or HSE) are not
 707:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected
 708:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 709:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t LL_RCC_GetRTCClockFreq(void)
 710:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 355              		.loc 2 710 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 711:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t rtc_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 359              		.loc 2 711 3 view .LVU86
 360              	.LVL11:
 712:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 713:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* RTCCLK clock frequency */
 714:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   switch (LL_RCC_GetRTCClockSource())
 361              		.loc 2 714 3 view .LVU87
 362              	.LBB78:
 363              	.LBI78:
1904:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 364              		.loc 1 1904 26 view .LVU88
 365              	.LBB79:
1906:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 366              		.loc 1 1906 3 view .LVU89
1906:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 367              		.loc 1 1906 10 is_stmt 0 view .LVU90
 368 0000 C021     		movs	r1, #192
 369              	.LBE79:
 370              	.LBE78:
 371              		.loc 2 714 3 view .LVU91
 372 0002 8020     		movs	r0, #128
 373              	.LBB82:
 374              	.LBB80:
1906:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 375              		.loc 1 1906 21 view .LVU92
 376 0004 104A     		ldr	r2, .L34
1906:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 377              		.loc 1 1906 10 view .LVU93
 378 0006 8900     		lsls	r1, r1, #2
1906:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 379              		.loc 1 1906 21 view .LVU94
 380 0008 D36D     		ldr	r3, [r2, #92]
 381              	.LBE80:
 382              	.LBE82:
 710:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t rtc_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 383              		.loc 2 710 1 view .LVU95
 384 000a 10B5     		push	{r4, lr}
 385              	.LCFI2:
ARM GAS  /tmp/ccUDUpCZ.s 			page 56


 386              		.cfi_def_cfa_offset 8
 387              		.cfi_offset 4, -8
 388              		.cfi_offset 14, -4
 389              	.LBB83:
 390              	.LBB81:
1906:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 391              		.loc 1 1906 10 view .LVU96
 392 000c 0B40     		ands	r3, r1
 393              	.LBE81:
 394              	.LBE83:
 395              		.loc 2 714 3 view .LVU97
 396 000e 8000     		lsls	r0, r0, #2
 397 0010 8342     		cmp	r3, r0
 398 0012 0CD0     		beq	.L27
 399 0014 8B42     		cmp	r3, r1
 400 0016 0FD0     		beq	.L30
 401 0018 8022     		movs	r2, #128
 402 001a 5200     		lsls	r2, r2, #1
 403 001c 9342     		cmp	r3, r2
 404 001e 0DD1     		bne	.L31
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 716:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_RTC_CLKSOURCE_LSE:       /* LSE clock used as RTC clock source */
 717:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       if (LL_RCC_LSE_IsReady() == 1U)
 405              		.loc 2 717 7 is_stmt 1 view .LVU98
 406              		.loc 2 717 11 is_stmt 0 view .LVU99
 407 0020 FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 408              	.LVL12:
 409              		.loc 2 717 10 view .LVU100
 410 0024 0128     		cmp	r0, #1
 411 0026 05D1     		bne	.L29
 718:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         rtc_frequency = LSE_VALUE;
 412              		.loc 2 719 23 view .LVU101
 413 0028 8020     		movs	r0, #128
 414 002a 0002     		lsls	r0, r0, #8
 415 002c 03E0     		b	.L26
 416              	.L27:
 720:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 721:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_RTC_CLKSOURCE_LSI:       /* LSI clock used as RTC clock source */
 724:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       if (LL_RCC_LSI_IsReady() == 1U)
 417              		.loc 2 724 7 is_stmt 1 view .LVU102
 418              	.LBB84:
 419              	.LBI84:
1276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 420              		.loc 1 1276 26 view .LVU103
 421              	.LBB85:
1278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 422              		.loc 1 1278 3 view .LVU104
1278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 423              		.loc 1 1278 12 is_stmt 0 view .LVU105
 424 002e 136E     		ldr	r3, [r2, #96]
1278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 425              		.loc 1 1278 74 view .LVU106
 426 0030 9B07     		lsls	r3, r3, #30
 427 0032 06D4     		bmi	.L33
ARM GAS  /tmp/ccUDUpCZ.s 			page 57


 428              	.L29:
 429              	.LBE85:
 430              	.LBE84:
 711:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 431              		.loc 2 711 12 view .LVU107
 432 0034 0020     		movs	r0, #0
 433              	.LVL13:
 434              	.L26:
 725:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 726:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         rtc_frequency = LSI_VALUE;
 727:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 728:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 729:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_RTC_CLKSOURCE_HSE_DIV32:        /* HSE clock used as ADC clock source */
 731:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       rtc_frequency = HSE_VALUE / 32U;
 732:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 733:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 734:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_RTC_CLKSOURCE_NONE:          /* No clock used as RTC clock source */
 735:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     default:
 736:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       rtc_frequency = LL_RCC_PERIPH_FREQUENCY_NA;
 737:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 738:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 739:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 740:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return rtc_frequency;
 741:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 435              		.loc 2 741 1 view .LVU108
 436              		@ sp needed
 437 0036 10BD     		pop	{r4, pc}
 438              	.LVL14:
 439              	.L30:
 731:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 440              		.loc 2 731 21 view .LVU109
 441 0038 0448     		ldr	r0, .L34+4
 442 003a FCE7     		b	.L26
 443              	.L31:
 714:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 444              		.loc 2 714 3 view .LVU110
 445 003c 0120     		movs	r0, #1
 446 003e 4042     		rsbs	r0, r0, #0
 447 0040 F9E7     		b	.L26
 448              	.L33:
 726:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 449              		.loc 2 726 23 view .LVU111
 450 0042 FA20     		movs	r0, #250
 451 0044 C001     		lsls	r0, r0, #7
 452              	.LVL15:
 740:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 453              		.loc 2 740 3 is_stmt 1 view .LVU112
 740:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 454              		.loc 2 740 10 is_stmt 0 view .LVU113
 455 0046 F6E7     		b	.L26
 456              	.L35:
 457              		.align	2
 458              	.L34:
 459 0048 00100240 		.word	1073876992
 460 004c 90D00300 		.word	250000
 461              		.cfi_endproc
ARM GAS  /tmp/ccUDUpCZ.s 			page 58


 462              	.LFE311:
 464              		.section	.text.RCC_GetHCLKClockFreq,"ax",%progbits
 465              		.align	1
 466              		.global	RCC_GetHCLKClockFreq
 467              		.syntax unified
 468              		.code	16
 469              		.thumb_func
 470              		.fpu softvfp
 472              	RCC_GetHCLKClockFreq:
 473              	.LVL16:
 474              	.LFB313:
 742:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 743:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 744:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @}
 745:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 746:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 747:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 748:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @}
 749:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 750:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 751:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /** @addtogroup RCC_LL_Private_Functions
 752:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @{
 753:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 754:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 755:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 756:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return SYSTEM clock frequency
 757:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval SYSTEM clock frequency (in Hz)
 758:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 759:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_GetSystemClockFreq(void)
 760:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 761:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t frequency;
 762:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t hsidiv;
 763:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 764:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 765:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   switch (LL_RCC_GetSysClkSource())
 766:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 767:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
 768:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       frequency = HSE_VALUE;
 769:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 770:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 771:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
 772:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       frequency = RCC_PLL_GetFreqDomain_SYS();
 773:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 774:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 775:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
 776:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     default:
 777:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 778:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       frequency = (HSI_VALUE / hsidiv);
 779:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 780:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 781:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 782:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return frequency;
 783:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 784:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 785:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 786:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return HCLK clock frequency
 787:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @param  SYSCLK_Frequency SYSCLK clock frequency
ARM GAS  /tmp/ccUDUpCZ.s 			page 59


 788:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval HCLK clock frequency (in Hz)
 789:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 790:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
 791:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 475              		.loc 2 791 1 is_stmt 1 view -0
 476              		.cfi_startproc
 477              		@ args = 0, pretend = 0, frame = 0
 478              		@ frame_needed = 0, uses_anonymous_args = 0
 479              		@ link register save eliminated.
 792:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* HCLK clock frequency */
 793:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 480              		.loc 2 793 3 view .LVU115
 481              	.LBB86:
 482              	.LBI86:
1443:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 483              		.loc 1 1443 26 view .LVU116
 484              	.LBB87:
1445:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 485              		.loc 1 1445 3 view .LVU117
1445:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 486              		.loc 1 1445 21 is_stmt 0 view .LVU118
 487 0000 054B     		ldr	r3, .L37
 488              	.LBE87:
 489              	.LBE86:
 490              		.loc 2 793 10 view .LVU119
 491 0002 064A     		ldr	r2, .L37+4
 492              	.LBB89:
 493              	.LBB88:
1445:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 494              		.loc 1 1445 21 view .LVU120
 495 0004 9B68     		ldr	r3, [r3, #8]
 496              	.LBE88:
 497              	.LBE89:
 794:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 498              		.loc 2 794 1 view .LVU121
 499              		@ sp needed
 793:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 500              		.loc 2 793 10 view .LVU122
 501 0006 1B05     		lsls	r3, r3, #20
 502 0008 1B0F     		lsrs	r3, r3, #28
 503 000a 9B00     		lsls	r3, r3, #2
 504 000c 9B58     		ldr	r3, [r3, r2]
 505 000e 1F22     		movs	r2, #31
 506 0010 1340     		ands	r3, r2
 507 0012 D840     		lsrs	r0, r0, r3
 508              	.LVL17:
 509              		.loc 2 794 1 view .LVU123
 510 0014 7047     		bx	lr
 511              	.L38:
 512 0016 C046     		.align	2
 513              	.L37:
 514 0018 00100240 		.word	1073876992
 515 001c 00000000 		.word	AHBPrescTable
 516              		.cfi_endproc
 517              	.LFE313:
 519              		.section	.text.RCC_GetPCLK1ClockFreq,"ax",%progbits
 520              		.align	1
ARM GAS  /tmp/ccUDUpCZ.s 			page 60


 521              		.global	RCC_GetPCLK1ClockFreq
 522              		.syntax unified
 523              		.code	16
 524              		.thumb_func
 525              		.fpu softvfp
 527              	RCC_GetPCLK1ClockFreq:
 528              	.LVL18:
 529              	.LFB314:
 795:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 796:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 797:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return PCLK1 clock frequency
 798:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @param  HCLK_Frequency HCLK clock frequency
 799:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval PCLK1 clock frequency (in Hz)
 800:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 801:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
 802:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 530              		.loc 2 802 1 is_stmt 1 view -0
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 0
 533              		@ frame_needed = 0, uses_anonymous_args = 0
 534              		@ link register save eliminated.
 803:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* PCLK1 clock frequency */
 804:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 535              		.loc 2 804 3 view .LVU125
 536              	.LBB90:
 537              	.LBI90:
1458:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 538              		.loc 1 1458 26 view .LVU126
 539              	.LBB91:
1460:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 540              		.loc 1 1460 3 view .LVU127
1460:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 541              		.loc 1 1460 21 is_stmt 0 view .LVU128
 542 0000 054B     		ldr	r3, .L40
 543              	.LBE91:
 544              	.LBE90:
 545              		.loc 2 804 10 view .LVU129
 546 0002 064A     		ldr	r2, .L40+4
 547              	.LBB93:
 548              	.LBB92:
1460:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 549              		.loc 1 1460 21 view .LVU130
 550 0004 9B68     		ldr	r3, [r3, #8]
 551              	.LBE92:
 552              	.LBE93:
 805:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 553              		.loc 2 805 1 view .LVU131
 554              		@ sp needed
 804:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 555              		.loc 2 804 10 view .LVU132
 556 0006 5B04     		lsls	r3, r3, #17
 557 0008 5B0F     		lsrs	r3, r3, #29
 558 000a 9B00     		lsls	r3, r3, #2
 559 000c 9B58     		ldr	r3, [r3, r2]
 560 000e 1F22     		movs	r2, #31
 561 0010 1340     		ands	r3, r2
 562 0012 D840     		lsrs	r0, r0, r3
ARM GAS  /tmp/ccUDUpCZ.s 			page 61


 563              	.LVL19:
 564              		.loc 2 805 1 view .LVU133
 565 0014 7047     		bx	lr
 566              	.L41:
 567 0016 C046     		.align	2
 568              	.L40:
 569 0018 00100240 		.word	1073876992
 570 001c 00000000 		.word	APBPrescTable
 571              		.cfi_endproc
 572              	.LFE314:
 574              		.global	__aeabi_uidiv
 575              		.global	__aeabi_idiv
 576              		.section	.text.RCC_PLL_GetFreqDomain_SYS,"ax",%progbits
 577              		.align	1
 578              		.global	RCC_PLL_GetFreqDomain_SYS
 579              		.syntax unified
 580              		.code	16
 581              		.thumb_func
 582              		.fpu softvfp
 584              	RCC_PLL_GetFreqDomain_SYS:
 585              	.LFB315:
 806:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 807:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return PLL clock frequency used for system domain
 808:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval PLL clock frequency (in Hz)
 809:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 810:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_PLL_GetFreqDomain_SYS(void)
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 586              		.loc 2 811 1 is_stmt 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 0
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 812:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t pllinputfreq, pllsource;
 590              		.loc 2 812 3 view .LVU135
 813:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 814:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****      SYSCLK = PLL_VCO / PLLR
 816:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 817:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   pllsource = LL_RCC_PLL_GetMainSource();
 591              		.loc 2 817 3 view .LVU136
 592              	.LBB102:
 593              	.LBI102:
1998:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1999:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
2000:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2001:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
2002:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLL is disabled
2003:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2004:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SYS\n
2005:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SYS\n
2006:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SYS
2007:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2008:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2009:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2010:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2011:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2012:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2013:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
ARM GAS  /tmp/ccUDUpCZ.s 			page 62


2014:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2015:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2016:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2017:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2018:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2019:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2020:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86
2021:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
2022:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2023:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
2024:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2025:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
2026:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2027:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
2028:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
2029:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
2030:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
2031:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2032:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
2033:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2034:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
2035:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
2036:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
2037:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
2038:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure PLL used for ADC domain clock
2039:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note   PLL Source and PLLM Divider can be written only when PLL is disabled
2040:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note   PLLN/PLLP can be written only when PLL is disabled
2041:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note   User shall verify whether the PLL configuration is not done through
2042:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         other functions (ex: I2S1)
2043:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note   This can be selected for ADC
2044:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_ADC\n
2045:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_ADC\n
2046:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_ADC\n
2047:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_ADC
2048:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2049:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2050:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2051:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2052:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2053:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2054:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2055:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2056:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2057:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2058:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2059:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2060:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2061:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86
2062:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
2063:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
2064:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
2065:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
2066:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
2067:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
2068:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
2069:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
2070:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
ARM GAS  /tmp/ccUDUpCZ.s 			page 63


2071:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
2072:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
2073:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
2074:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
2075:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
2076:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
2077:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
2078:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
2079:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
2080:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
2081:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
2082:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
2083:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
2084:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
2085:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
2086:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
2087:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
2088:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
2089:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
2090:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
2091:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
2092:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
2093:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
2094:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
2095:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
2096:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2097:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
2098:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2099:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
2100:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
2101:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
2102:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
2103:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure PLL used for I2S domain clock
2104:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note   PLL Source and PLLM Divider can be written only when PLL is disabled
2105:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note   PLLN/PLLP can be written only when PLL is disabled
2106:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note   User shall verify whether the PLL configuration is not done through
2107:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         other functions (ex: ADC)
2108:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note   This can be selected for I2S1
2109:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_I2S1\n
2110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_I2S1\n
2111:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_I2S1\n
2112:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_I2S1
2113:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2114:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2115:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2116:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2117:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2118:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2119:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2120:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2121:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2122:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2123:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2124:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2125:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2126:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86
2127:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
ARM GAS  /tmp/ccUDUpCZ.s 			page 64


2128:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
2129:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
2130:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
2131:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
2132:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
2133:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
2134:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
2135:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
2136:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
2137:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
2138:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
2139:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
2140:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
2141:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
2142:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
2143:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
2144:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
2145:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
2146:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
2147:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
2148:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
2149:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
2150:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
2151:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
2152:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
2153:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
2154:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
2155:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
2156:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
2157:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
2158:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
2159:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
2160:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
2161:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_I2S1(uint32_t Source, uint32_t PLLM, uint32_t PLLN, ui
2162:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
2163:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2164:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
2165:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
2166:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
2167:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RNG)
2168:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
2169:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure PLL used for RNG domain clock
2170:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
2171:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLL is disabled
2172:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note   User shall verify whether the PLL configuration is not done through
2173:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         other functions (ex: TIM1, TIM15)
2174:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note This  can be selected for RNG
2175:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_RNG\n
2176:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_RNG\n
2177:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_RNG\n
2178:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_RNG
2179:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2180:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2181:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2182:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2183:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2184:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
ARM GAS  /tmp/ccUDUpCZ.s 			page 65


2185:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2186:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2187:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2188:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2189:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2190:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2191:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2192:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86
2193:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
2194:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
2195:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
2196:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
2197:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
2198:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
2199:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
2200:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
2201:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
2202:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
2203:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_RNG(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2204:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
2205:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2206:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
2207:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
2208:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RNG */
2209:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
2210:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_PLLQ_SUPPORT)
2211:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
2212:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure PLL used for TIM1 domain clock
2213:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
2214:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLL is disabled
2215:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note   User shall verify whether the PLL configuration is not done through
2216:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         other functions (ex: RNG, TIM15)
2217:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note This  can be selected for TIM1
2218:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_TIM1\n
2219:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_TIM1\n
2220:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_TIM1\n
2221:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_TIM1
2222:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2223:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2225:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2228:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2229:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2231:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2232:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2233:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2234:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2235:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86
2236:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
2237:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
2238:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
2239:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
2240:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
2241:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
ARM GAS  /tmp/ccUDUpCZ.s 			page 66


2242:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
2243:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
2244:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
2245:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
2246:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_TIM1(uint32_t Source, uint32_t PLLM, uint32_t PLLN, ui
2247:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
2248:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2249:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
2250:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
2251:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_PLLQ_SUPPORT */
2252:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
2253:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_PLLQ_SUPPORT) && defined(TIM15)
2254:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
2255:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure PLL used for TIM15 domain clock
2256:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
2257:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLL is disabled
2258:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note   User shall verify whether the PLL configuration is not done through
2259:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         other functions (ex: RNG, TIM1)
2260:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note This  can be selected for TIM15
2261:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_TIM15\n
2262:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_TIM15\n
2263:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_TIM15\n
2264:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_TIM15
2265:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2266:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2267:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2268:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2269:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2270:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2271:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2272:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2273:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2274:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2275:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2277:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86
2279:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
2280:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
2281:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
2282:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
2283:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
2284:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
2285:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
2286:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
2287:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
2288:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
2289:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_TIM15(uint32_t Source, uint32_t PLLM, uint32_t PLLN, u
2290:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
2291:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2292:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
2293:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
2294:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_PLLQ_SUPPORT && TIM15 */
2295:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
2296:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
2297:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get Main PLL multiplication factor for VCO
2298:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
ARM GAS  /tmp/ccUDUpCZ.s 			page 67


2299:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Between 8 and 86
2300:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
2301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
2302:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
2303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
2304:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
2305:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
2306:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
2307:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLP
2308:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note   used for PLLPCLK (ADC & I2S clock)
2309:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLP       LL_RCC_PLL_GetP
2310:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2311:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
2312:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
2313:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
2314:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
2315:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
2316:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
2317:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
2318:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
2319:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
2320:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
2321:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
2322:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
2323:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
2324:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
2325:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
2326:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
2327:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
2328:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
2329:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
2330:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
2331:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
2332:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
2333:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
2334:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
2335:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
2336:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
2337:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
2338:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
2339:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
2340:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
2341:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
2342:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
2343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
2344:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
2345:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
2346:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
2347:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
2348:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_PLLQ_SUPPORT)
2349:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
2350:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLQ
2351:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note used for PLLQCLK selected for RNG, TIM1, TIM15 clock
2352:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQ          LL_RCC_PLL_GetQ
2353:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2354:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
2355:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
ARM GAS  /tmp/ccUDUpCZ.s 			page 68


2356:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
2357:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
2358:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
2359:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
2360:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
2361:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
2362:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)
2363:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
2364:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
2365:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
2366:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_PLLQ_SUPPORT */
2367:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
2368:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
2369:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLR
2370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note used for PLLCLK (system clock)
2371:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLR          LL_RCC_PLL_GetR
2372:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2373:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2374:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
2375:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2376:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
2377:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2378:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
2379:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
2380:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
2381:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
2382:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
2383:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
2384:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
2385:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
2386:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
2387:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure PLL clock source
2388:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_SetMainSource
2389:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param PLLSource This parameter can be one of the following values:
2390:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2391:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2392:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
2393:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
2394:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)
2395:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
2396:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);
2397:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
2398:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
2399:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
2400:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get the oscillator used as PLL clock source.
2401:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_GetMainSource
2402:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2403:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2404:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2405:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2406:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
2407:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
 594              		.loc 1 2407 26 view .LVU137
 595              	.LBB103:
2408:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 596              		.loc 1 2409 3 view .LVU138
ARM GAS  /tmp/ccUDUpCZ.s 			page 69


 597              		.loc 1 2409 10 is_stmt 0 view .LVU139
 598 0000 0323     		movs	r3, #3
 599              		.loc 1 2409 21 view .LVU140
 600 0002 0D4A     		ldr	r2, .L45
 601              	.LBE103:
 602              	.LBE102:
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t pllinputfreq, pllsource;
 603              		.loc 2 811 1 view .LVU141
 604 0004 10B5     		push	{r4, lr}
 605              	.LCFI3:
 606              		.cfi_def_cfa_offset 8
 607              		.cfi_offset 4, -8
 608              		.cfi_offset 14, -4
 609              	.LBB106:
 610              	.LBB104:
 611              		.loc 1 2409 21 view .LVU142
 612 0006 D068     		ldr	r0, [r2, #12]
 613              	.LVL20:
 614              		.loc 1 2409 21 view .LVU143
 615              	.LBE104:
 616              	.LBE106:
 818:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 819:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   switch (pllsource)
 617              		.loc 2 819 3 is_stmt 1 view .LVU144
 820:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 821:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
 822:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       pllinputfreq = HSI_VALUE;
 823:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 824:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 825:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
 826:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       pllinputfreq = HSE_VALUE;
 827:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 828:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 829:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     default:
 830:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       pllinputfreq = HSI_VALUE;
 831:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 832:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 833:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 834:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                    LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 835:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 618              		.loc 2 835 1 is_stmt 0 view .LVU145
 619              		@ sp needed
 620              	.LBB107:
 621              	.LBB105:
 622              		.loc 1 2409 10 view .LVU146
 623 0008 1840     		ands	r0, r3
 624              	.LVL21:
 625              		.loc 1 2409 10 view .LVU147
 626              	.LBE105:
 627              	.LBE107:
 826:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 628              		.loc 2 826 20 view .LVU148
 629 000a 0338     		subs	r0, r0, #3
 630              	.LVL22:
 826:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 631              		.loc 2 826 20 view .LVU149
 632 000c 431E     		subs	r3, r0, #1
ARM GAS  /tmp/ccUDUpCZ.s 			page 70


 633 000e 9841     		sbcs	r0, r0, r3
 634              	.LVL23:
 826:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 635              		.loc 2 826 20 view .LVU150
 636 0010 0A4B     		ldr	r3, .L45+4
 637 0012 4042     		rsbs	r0, r0, #0
 638 0014 1840     		ands	r0, r3
 639 0016 C018     		adds	r0, r0, r3
 640              	.LVL24:
 833:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                    LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 641              		.loc 2 833 3 is_stmt 1 view .LVU151
 642              	.LBB108:
 643              	.LBI108:
2301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 644              		.loc 1 2301 26 view .LVU152
 645              	.LBB109:
2303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 646              		.loc 1 2303 3 view .LVU153
2303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 647              		.loc 1 2303 21 is_stmt 0 view .LVU154
 648 0018 D368     		ldr	r3, [r2, #12]
 649              	.LBE109:
 650              	.LBE108:
 651              	.LBB112:
 652              	.LBI112:
2410:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
2411:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
2412:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
2413:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get Division factor for the main PLL and other PLL
2414:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLM          LL_RCC_PLL_GetDivider
2415:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2416:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2417:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2418:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2419:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2420:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2421:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2422:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2423:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2424:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
2425:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
 653              		.loc 1 2425 26 is_stmt 1 view .LVU155
 654              	.LBB113:
2426:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
2427:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 655              		.loc 1 2427 3 view .LVU156
 656              		.loc 1 2427 21 is_stmt 0 view .LVU157
 657 001a D168     		ldr	r1, [r2, #12]
 658              	.LBE113:
 659              	.LBE112:
 660              	.LBB114:
 661              	.LBI114:
2381:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 662              		.loc 1 2381 26 is_stmt 1 view .LVU158
 663              	.LBB115:
2383:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 664              		.loc 1 2383 3 view .LVU159
ARM GAS  /tmp/ccUDUpCZ.s 			page 71


 665              	.LBE115:
 666              	.LBE114:
 667              	.LBB117:
 668              	.LBB110:
2303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 669              		.loc 1 2303 10 is_stmt 0 view .LVU160
 670 001c 5B04     		lsls	r3, r3, #17
 671              	.LBE110:
 672              	.LBE117:
 833:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                    LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 673              		.loc 2 833 10 view .LVU161
 674 001e 4906     		lsls	r1, r1, #25
 675              	.LBB118:
 676              	.LBB116:
2383:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 677              		.loc 1 2383 21 view .LVU162
 678 0020 D468     		ldr	r4, [r2, #12]
 679              	.LBE116:
 680              	.LBE118:
 681              	.LBB119:
 682              	.LBB111:
2303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 683              		.loc 1 2303 10 view .LVU163
 684 0022 5B0E     		lsrs	r3, r3, #25
 685              	.LBE111:
 686              	.LBE119:
 833:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                    LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 687              		.loc 2 833 10 view .LVU164
 688 0024 490F     		lsrs	r1, r1, #29
 689 0026 5843     		muls	r0, r3
 690              	.LVL25:
 833:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                    LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 691              		.loc 2 833 10 view .LVU165
 692 0028 0131     		adds	r1, r1, #1
 693 002a FFF7FEFF 		bl	__aeabi_uidiv
 694              	.LVL26:
 695 002e 610F     		lsrs	r1, r4, #29
 696 0030 0131     		adds	r1, r1, #1
 697 0032 FFF7FEFF 		bl	__aeabi_uidiv
 698              	.LVL27:
 699              		.loc 2 835 1 view .LVU166
 700 0036 10BD     		pop	{r4, pc}
 701              	.L46:
 702              		.align	2
 703              	.L45:
 704 0038 00100240 		.word	1073876992
 705 003c 00127A00 		.word	8000000
 706              		.cfi_endproc
 707              	.LFE315:
 709              		.section	.text.RCC_GetSystemClockFreq,"ax",%progbits
 710              		.align	1
 711              		.global	RCC_GetSystemClockFreq
 712              		.syntax unified
 713              		.code	16
 714              		.thumb_func
 715              		.fpu softvfp
 717              	RCC_GetSystemClockFreq:
ARM GAS  /tmp/ccUDUpCZ.s 			page 72


 718              	.LFB312:
 760:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t frequency;
 719              		.loc 2 760 1 is_stmt 1 view -0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 0
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 761:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t hsidiv;
 723              		.loc 2 761 3 view .LVU168
 762:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 724              		.loc 2 762 3 view .LVU169
 765:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 725              		.loc 2 765 3 view .LVU170
 726              	.LBB126:
 727              	.LBI126:
1368:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 728              		.loc 1 1368 26 view .LVU171
 729              	.LBB127:
1370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 730              		.loc 1 1370 3 view .LVU172
1370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 731              		.loc 1 1370 10 is_stmt 0 view .LVU173
 732 0000 3821     		movs	r1, #56
1370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 733              		.loc 1 1370 21 view .LVU174
 734 0002 094A     		ldr	r2, .L51
 735              	.LBE127:
 736              	.LBE126:
 760:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t frequency;
 737              		.loc 2 760 1 view .LVU175
 738 0004 10B5     		push	{r4, lr}
 739              	.LCFI4:
 740              		.cfi_def_cfa_offset 8
 741              		.cfi_offset 4, -8
 742              		.cfi_offset 14, -4
 743              	.LBB129:
 744              	.LBB128:
1370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 745              		.loc 1 1370 21 view .LVU176
 746 0006 9368     		ldr	r3, [r2, #8]
1370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 747              		.loc 1 1370 10 view .LVU177
 748 0008 0B40     		ands	r3, r1
 749              	.LBE128:
 750              	.LBE129:
 765:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 751              		.loc 2 765 3 view .LVU178
 752 000a 082B     		cmp	r3, #8
 753 000c 0AD0     		beq	.L50
 754 000e 102B     		cmp	r3, #16
 755 0010 02D1     		bne	.L49
 772:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 756              		.loc 2 772 7 is_stmt 1 view .LVU179
 772:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 757              		.loc 2 772 19 is_stmt 0 view .LVU180
 758 0012 FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_SYS
 759              	.LVL28:
 773:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
ARM GAS  /tmp/ccUDUpCZ.s 			page 73


 760              		.loc 2 773 7 is_stmt 1 view .LVU181
 761              	.L47:
 783:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 762              		.loc 2 783 1 is_stmt 0 view .LVU182
 763              		@ sp needed
 764 0016 10BD     		pop	{r4, pc}
 765              	.L49:
 766              	.LBB130:
 767              	.LBI130:
 759:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 768              		.loc 2 759 10 is_stmt 1 view .LVU183
 769              	.LBB131:
 777:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       frequency = (HSI_VALUE / hsidiv);
 770              		.loc 2 777 7 view .LVU184
 777:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       frequency = (HSI_VALUE / hsidiv);
 771              		.loc 2 777 26 is_stmt 0 view .LVU185
 772 0018 1368     		ldr	r3, [r2]
 773              	.LVL29:
 778:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 774              		.loc 2 778 7 is_stmt 1 view .LVU186
 778:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 775              		.loc 2 778 17 is_stmt 0 view .LVU187
 776 001a 0448     		ldr	r0, .L51+4
 777:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       frequency = (HSI_VALUE / hsidiv);
 777              		.loc 2 777 60 view .LVU188
 778 001c 9B04     		lsls	r3, r3, #18
 779              	.LVL30:
 777:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       frequency = (HSI_VALUE / hsidiv);
 780              		.loc 2 777 60 view .LVU189
 781 001e 5B0F     		lsrs	r3, r3, #29
 778:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 782              		.loc 2 778 17 view .LVU190
 783 0020 D840     		lsrs	r0, r0, r3
 784              	.LVL31:
 779:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 785              		.loc 2 779 7 is_stmt 1 view .LVU191
 782:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 786              		.loc 2 782 3 view .LVU192
 782:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 787              		.loc 2 782 3 is_stmt 0 view .LVU193
 788 0022 F8E7     		b	.L47
 789              	.L50:
 790              	.LBE131:
 791              	.LBE130:
 765:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 792              		.loc 2 765 3 view .LVU194
 793 0024 0248     		ldr	r0, .L51+8
 794              	.LVL32:
 782:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 795              		.loc 2 782 3 is_stmt 1 view .LVU195
 782:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 796              		.loc 2 782 10 is_stmt 0 view .LVU196
 797 0026 F6E7     		b	.L47
 798              	.L52:
 799              		.align	2
 800              	.L51:
 801 0028 00100240 		.word	1073876992
ARM GAS  /tmp/ccUDUpCZ.s 			page 74


 802 002c 0024F400 		.word	16000000
 803 0030 00127A00 		.word	8000000
 804              		.cfi_endproc
 805              	.LFE312:
 807              		.section	.text.LL_RCC_GetSystemClocksFreq,"ax",%progbits
 808              		.align	1
 809              		.global	LL_RCC_GetSystemClocksFreq
 810              		.syntax unified
 811              		.code	16
 812              		.thumb_func
 813              		.fpu softvfp
 815              	LL_RCC_GetSystemClocksFreq:
 816              	.LVL33:
 817              	.LFB302:
 200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Get SYSCLK frequency */
 818              		.loc 2 200 1 is_stmt 1 view -0
 819              		.cfi_startproc
 820              		@ args = 0, pretend = 0, frame = 0
 821              		@ frame_needed = 0, uses_anonymous_args = 0
 202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 822              		.loc 2 202 3 view .LVU198
 200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Get SYSCLK frequency */
 823              		.loc 2 200 1 is_stmt 0 view .LVU199
 824 0000 10B5     		push	{r4, lr}
 825              	.LCFI5:
 826              		.cfi_def_cfa_offset 8
 827              		.cfi_offset 4, -8
 828              		.cfi_offset 14, -4
 200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* Get SYSCLK frequency */
 829              		.loc 2 200 1 view .LVU200
 830 0002 0400     		movs	r4, r0
 202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 831              		.loc 2 202 34 view .LVU201
 832 0004 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 833              	.LVL34:
 202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 834              		.loc 2 202 32 view .LVU202
 835 0008 2060     		str	r0, [r4]
 205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 836              		.loc 2 205 3 is_stmt 1 view .LVU203
 205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 837              		.loc 2 205 34 is_stmt 0 view .LVU204
 838 000a FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 839              	.LVL35:
 205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 840              		.loc 2 205 32 view .LVU205
 841 000e 6060     		str	r0, [r4, #4]
 208:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 842              		.loc 2 208 3 is_stmt 1 view .LVU206
 208:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 843              		.loc 2 208 34 is_stmt 0 view .LVU207
 844 0010 FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 845              	.LVL36:
 209:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 846              		.loc 2 209 1 view .LVU208
 847              		@ sp needed
 208:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
ARM GAS  /tmp/ccUDUpCZ.s 			page 75


 848              		.loc 2 208 32 view .LVU209
 849 0014 A060     		str	r0, [r4, #8]
 850              	.LVL37:
 209:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 851              		.loc 2 209 1 view .LVU210
 852 0016 10BD     		pop	{r4, pc}
 853              		.cfi_endproc
 854              	.LFE302:
 856              		.section	.text.LL_RCC_GetUSARTClockFreq,"ax",%progbits
 857              		.align	1
 858              		.global	LL_RCC_GetUSARTClockFreq
 859              		.syntax unified
 860              		.code	16
 861              		.thumb_func
 862              		.fpu softvfp
 864              	LL_RCC_GetUSARTClockFreq:
 865              	.LVL38:
 866              	.LFB303:
 220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 867              		.loc 2 220 1 is_stmt 1 view -0
 868              		.cfi_startproc
 869              		@ args = 0, pretend = 0, frame = 0
 870              		@ frame_needed = 0, uses_anonymous_args = 0
 221:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 871              		.loc 2 221 3 view .LVU212
 224:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 872              		.loc 2 224 3 view .LVU213
 226:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 873              		.loc 2 226 3 view .LVU214
 220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 874              		.loc 2 220 1 is_stmt 0 view .LVU215
 875 0000 10B5     		push	{r4, lr}
 876              	.LCFI6:
 877              		.cfi_def_cfa_offset 8
 878              		.cfi_offset 4, -8
 879              		.cfi_offset 14, -4
 226:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 880              		.loc 2 226 6 view .LVU216
 881 0002 0328     		cmp	r0, #3
 882 0004 25D1     		bne	.L55
 229:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 883              		.loc 2 229 5 is_stmt 1 view .LVU217
 884              	.LVL39:
 885              	.LBB136:
 886              	.LBI136:
1707:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 887              		.loc 1 1707 26 view .LVU218
 888              	.LBB137:
1709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 889              		.loc 1 1709 3 view .LVU219
1709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 890              		.loc 1 1709 21 is_stmt 0 view .LVU220
 891 0006 1C4B     		ldr	r3, .L66
 892 0008 5B6D     		ldr	r3, [r3, #84]
 893 000a 0340     		ands	r3, r0
1709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 894              		.loc 1 1709 10 view .LVU221
ARM GAS  /tmp/ccUDUpCZ.s 			page 76


 895 000c C020     		movs	r0, #192
 896              	.LVL40:
1709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 897              		.loc 1 1709 10 view .LVU222
 898 000e 8002     		lsls	r0, r0, #10
 899 0010 1843     		orrs	r0, r3
 900              	.LVL41:
1709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 901              		.loc 1 1709 10 view .LVU223
 902              	.LBE137:
 903              	.LBE136:
 229:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 904              		.loc 2 229 5 view .LVU224
 905 0012 1A4B     		ldr	r3, .L66+4
 906 0014 9842     		cmp	r0, r3
 907 0016 08D0     		beq	.L56
 908 0018 194B     		ldr	r3, .L66+8
 909 001a 9842     		cmp	r0, r3
 910 001c 0BD0     		beq	.L57
 911 001e 194B     		ldr	r3, .L66+12
 912              	.L65:
 913 0020 9842     		cmp	r0, r3
 914 0022 0FD1     		bne	.L58
 232:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 915              		.loc 2 232 9 is_stmt 1 view .LVU225
 232:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 916              		.loc 2 232 27 is_stmt 0 view .LVU226
 917 0024 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 918              	.LVL42:
 233:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 919              		.loc 2 233 9 is_stmt 1 view .LVU227
 920              	.L54:
 290:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 921              		.loc 2 290 1 is_stmt 0 view .LVU228
 922              		@ sp needed
 923 0028 10BD     		pop	{r4, pc}
 924              	.LVL43:
 925              	.L56:
 236:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 926              		.loc 2 236 9 is_stmt 1 view .LVU229
 236:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 927              		.loc 2 236 13 is_stmt 0 view .LVU230
 928 002a FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 929              	.LVL44:
 236:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 930              		.loc 2 236 12 view .LVU231
 931 002e 0128     		cmp	r0, #1
 932 0030 1FD0     		beq	.L62
 933              	.L60:
 221:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 934              		.loc 2 221 12 view .LVU232
 935 0032 0020     		movs	r0, #0
 936 0034 F8E7     		b	.L54
 937              	.L57:
 243:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 938              		.loc 2 243 9 is_stmt 1 view .LVU233
 243:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
ARM GAS  /tmp/ccUDUpCZ.s 			page 77


 939              		.loc 2 243 13 is_stmt 0 view .LVU234
 940 0036 FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 941              	.LVL45:
 243:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 942              		.loc 2 243 12 view .LVU235
 943 003a 0128     		cmp	r0, #1
 944 003c F9D1     		bne	.L60
 245:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 945              		.loc 2 245 27 view .LVU236
 946 003e 8020     		movs	r0, #128
 947 0040 0002     		lsls	r0, r0, #8
 948              	.LVL46:
 288:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return usart_frequency;
 949              		.loc 2 288 3 is_stmt 1 view .LVU237
 289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 950              		.loc 2 289 3 view .LVU238
 289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 951              		.loc 2 289 10 is_stmt 0 view .LVU239
 952 0042 F1E7     		b	.L54
 953              	.LVL47:
 954              	.L58:
 251:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 955              		.loc 2 251 9 is_stmt 1 view .LVU240
 251:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 956              		.loc 2 251 27 is_stmt 0 view .LVU241
 957 0044 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 958              	.LVL48:
 959 0048 FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 960              	.LVL49:
 961 004c FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 962              	.LVL50:
 252:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     }
 963              		.loc 2 252 9 is_stmt 1 view .LVU242
 964 0050 EAE7     		b	.L54
 965              	.LVL51:
 966              	.L55:
 256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 967              		.loc 2 256 8 view .LVU243
 256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 968              		.loc 2 256 11 is_stmt 0 view .LVU244
 969 0052 0C28     		cmp	r0, #12
 970 0054 EDD1     		bne	.L60
 259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 971              		.loc 2 259 5 is_stmt 1 view .LVU245
 972              	.LVL52:
 973              	.LBB138:
 974              	.LBI138:
1707:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 975              		.loc 1 1707 26 view .LVU246
 976              	.LBB139:
1709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 977              		.loc 1 1709 3 view .LVU247
1709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 978              		.loc 1 1709 21 is_stmt 0 view .LVU248
 979 0056 084B     		ldr	r3, .L66
 980 0058 5B6D     		ldr	r3, [r3, #84]
 981 005a 0340     		ands	r3, r0
ARM GAS  /tmp/ccUDUpCZ.s 			page 78


1709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 982              		.loc 1 1709 10 view .LVU249
 983 005c C020     		movs	r0, #192
 984              	.LVL53:
1709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 985              		.loc 1 1709 10 view .LVU250
 986 005e 0003     		lsls	r0, r0, #12
 987 0060 1843     		orrs	r0, r3
 988              	.LVL54:
1709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 989              		.loc 1 1709 10 view .LVU251
 990              	.LBE139:
 991              	.LBE138:
 259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 992              		.loc 2 259 5 view .LVU252
 993 0062 094B     		ldr	r3, .L66+16
 994 0064 9842     		cmp	r0, r3
 995 0066 E0D0     		beq	.L56
 996 0068 084B     		ldr	r3, .L66+20
 997 006a 9842     		cmp	r0, r3
 998 006c E3D0     		beq	.L57
 999 006e 084B     		ldr	r3, .L66+24
 1000 0070 D6E7     		b	.L65
 1001              	.L62:
 238:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 1002              		.loc 2 238 27 view .LVU253
 1003 0072 0848     		ldr	r0, .L66+28
 1004 0074 D8E7     		b	.L54
 1005              	.L67:
 1006 0076 C046     		.align	2
 1007              	.L66:
 1008 0078 00100240 		.word	1073876992
 1009 007c 02000300 		.word	196610
 1010 0080 03000300 		.word	196611
 1011 0084 01000300 		.word	196609
 1012 0088 08000C00 		.word	786440
 1013 008c 0C000C00 		.word	786444
 1014 0090 04000C00 		.word	786436
 1015 0094 0024F400 		.word	16000000
 1016              		.cfi_endproc
 1017              	.LFE303:
 1019              		.section	.text.LL_RCC_GetI2CClockFreq,"ax",%progbits
 1020              		.align	1
 1021              		.global	LL_RCC_GetI2CClockFreq
 1022              		.syntax unified
 1023              		.code	16
 1024              		.thumb_func
 1025              		.fpu softvfp
 1027              	LL_RCC_GetI2CClockFreq:
 1028              	.LVL55:
 1029              	.LFB304:
 300:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t i2c_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 1030              		.loc 2 300 1 is_stmt 1 view -0
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 0
 1033              		@ frame_needed = 0, uses_anonymous_args = 0
 301:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
ARM GAS  /tmp/ccUDUpCZ.s 			page 79


 1034              		.loc 2 301 3 view .LVU255
 304:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1035              		.loc 2 304 3 view .LVU256
 306:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1036              		.loc 2 306 3 view .LVU257
 306:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1037              		.loc 2 306 6 is_stmt 0 view .LVU258
 1038 0000 C022     		movs	r2, #192
 300:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t i2c_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 1039              		.loc 2 300 1 view .LVU259
 1040 0002 0300     		movs	r3, r0
 1041 0004 10B5     		push	{r4, lr}
 1042              	.LCFI7:
 1043              		.cfi_def_cfa_offset 8
 1044              		.cfi_offset 4, -8
 1045              		.cfi_offset 14, -4
 306:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1046              		.loc 2 306 6 view .LVU260
 1047 0006 9201     		lsls	r2, r2, #6
 1048 0008 9042     		cmp	r0, r2
 1049 000a 01D0     		beq	.L69
 1050              	.LVL56:
 1051              	.L74:
 301:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1052              		.loc 2 301 12 view .LVU261
 1053 000c 0020     		movs	r0, #0
 1054              	.LVL57:
 1055              	.L68:
 333:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1056              		.loc 2 333 1 view .LVU262
 1057              		@ sp needed
 1058 000e 10BD     		pop	{r4, pc}
 1059              	.LVL58:
 1060              	.L69:
 309:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1061              		.loc 2 309 5 is_stmt 1 view .LVU263
 1062              	.LBB140:
 1063              	.LBI140:
1740:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1064              		.loc 1 1740 26 view .LVU264
 1065              	.LBB141:
1742:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1066              		.loc 1 1742 3 view .LVU265
1742:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1067              		.loc 1 1742 21 is_stmt 0 view .LVU266
 1068 0010 0D4A     		ldr	r2, .L77
 1069 0012 506D     		ldr	r0, [r2, #84]
 1070              	.LVL59:
1742:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1071              		.loc 1 1742 10 view .LVU267
 1072 0014 1840     		ands	r0, r3
 1073              	.LVL60:
1742:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1074              		.loc 1 1742 10 view .LVU268
 1075              	.LBE141:
 1076              	.LBE140:
 309:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
ARM GAS  /tmp/ccUDUpCZ.s 			page 80


 1077              		.loc 2 309 5 view .LVU269
 1078 0016 8023     		movs	r3, #128
 1079              	.LVL61:
 309:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1080              		.loc 2 309 5 view .LVU270
 1081 0018 5B01     		lsls	r3, r3, #5
 1082 001a 9842     		cmp	r0, r3
 1083 001c 0AD0     		beq	.L71
 1084 001e 8023     		movs	r3, #128
 1085 0020 9B01     		lsls	r3, r3, #6
 1086 0022 9842     		cmp	r0, r3
 1087 0024 09D0     		beq	.L72
 324:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 1088              		.loc 2 324 9 is_stmt 1 view .LVU271
 324:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 1089              		.loc 2 324 25 is_stmt 0 view .LVU272
 1090 0026 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 1091              	.LVL62:
 1092 002a FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 1093              	.LVL63:
 1094 002e FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 1095              	.LVL64:
 325:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     }
 1096              		.loc 2 325 9 is_stmt 1 view .LVU273
 1097 0032 ECE7     		b	.L68
 1098              	.LVL65:
 1099              	.L71:
 312:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 1100              		.loc 2 312 9 view .LVU274
 312:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 1101              		.loc 2 312 25 is_stmt 0 view .LVU275
 1102 0034 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 1103              	.LVL66:
 313:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1104              		.loc 2 313 9 is_stmt 1 view .LVU276
 1105 0038 E9E7     		b	.L68
 1106              	.LVL67:
 1107              	.L72:
 316:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 1108              		.loc 2 316 9 view .LVU277
 316:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 1109              		.loc 2 316 13 is_stmt 0 view .LVU278
 1110 003a FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 1111              	.LVL68:
 316:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 1112              		.loc 2 316 12 view .LVU279
 1113 003e 0128     		cmp	r0, #1
 1114 0040 E4D1     		bne	.L74
 318:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 1115              		.loc 2 318 25 view .LVU280
 1116 0042 0248     		ldr	r0, .L77+4
 1117              	.LVL69:
 330:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1118              		.loc 2 330 3 is_stmt 1 view .LVU281
 332:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 1119              		.loc 2 332 3 view .LVU282
 332:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
ARM GAS  /tmp/ccUDUpCZ.s 			page 81


 1120              		.loc 2 332 10 is_stmt 0 view .LVU283
 1121 0044 E3E7     		b	.L68
 1122              	.L78:
 1123 0046 C046     		.align	2
 1124              	.L77:
 1125 0048 00100240 		.word	1073876992
 1126 004c 0024F400 		.word	16000000
 1127              		.cfi_endproc
 1128              	.LFE304:
 1130              		.section	.text.LL_RCC_GetLPUARTClockFreq,"ax",%progbits
 1131              		.align	1
 1132              		.global	LL_RCC_GetLPUARTClockFreq
 1133              		.syntax unified
 1134              		.code	16
 1135              		.thumb_func
 1136              		.fpu softvfp
 1138              	LL_RCC_GetLPUARTClockFreq:
 1139              	.LVL70:
 1140              	.LFB306:
 389:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t lpuart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 1141              		.loc 2 389 1 is_stmt 1 view -0
 1142              		.cfi_startproc
 1143              		@ args = 0, pretend = 0, frame = 0
 1144              		@ frame_needed = 0, uses_anonymous_args = 0
 390:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1145              		.loc 2 390 3 view .LVU285
 393:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1146              		.loc 2 393 3 view .LVU286
 396:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1147              		.loc 2 396 3 view .LVU287
 1148              	.LBB142:
 1149              	.LBI142:
1724:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1150              		.loc 1 1724 26 view .LVU288
 1151              	.LBB143:
1726:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1152              		.loc 1 1726 3 view .LVU289
1726:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1153              		.loc 1 1726 21 is_stmt 0 view .LVU290
 1154 0000 144B     		ldr	r3, .L87
 1155              	.LBE143:
 1156              	.LBE142:
 389:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t lpuart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 1157              		.loc 2 389 1 view .LVU291
 1158 0002 10B5     		push	{r4, lr}
 1159              	.LCFI8:
 1160              		.cfi_def_cfa_offset 8
 1161              		.cfi_offset 4, -8
 1162              		.cfi_offset 14, -4
 1163              	.LBB145:
 1164              	.LBB144:
1726:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1165              		.loc 1 1726 21 view .LVU292
 1166 0004 5B6D     		ldr	r3, [r3, #84]
1726:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1167              		.loc 1 1726 10 view .LVU293
 1168 0006 1840     		ands	r0, r3
ARM GAS  /tmp/ccUDUpCZ.s 			page 82


 1169              	.LVL71:
1726:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1170              		.loc 1 1726 10 view .LVU294
 1171              	.LBE144:
 1172              	.LBE145:
 396:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1173              		.loc 2 396 3 view .LVU295
 1174 0008 8023     		movs	r3, #128
 1175 000a 1B01     		lsls	r3, r3, #4
 1176 000c 9842     		cmp	r0, r3
 1177 000e 0AD0     		beq	.L80
 1178 0010 C023     		movs	r3, #192
 1179 0012 1B01     		lsls	r3, r3, #4
 1180 0014 9842     		cmp	r0, r3
 1181 0016 0CD0     		beq	.L81
 1182 0018 8023     		movs	r3, #128
 1183 001a DB00     		lsls	r3, r3, #3
 1184 001c 9842     		cmp	r0, r3
 1185 001e 0FD1     		bne	.L82
 399:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1186              		.loc 2 399 7 is_stmt 1 view .LVU296
 399:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1187              		.loc 2 399 26 is_stmt 0 view .LVU297
 1188 0020 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 1189              	.LVL72:
 400:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1190              		.loc 2 400 7 is_stmt 1 view .LVU298
 1191              	.L79:
 423:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif /* LPUART1 */
 1192              		.loc 2 423 1 is_stmt 0 view .LVU299
 1193              		@ sp needed
 1194 0024 10BD     		pop	{r4, pc}
 1195              	.LVL73:
 1196              	.L80:
 403:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 1197              		.loc 2 403 7 is_stmt 1 view .LVU300
 403:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 1198              		.loc 2 403 11 is_stmt 0 view .LVU301
 1199 0026 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 1200              	.LVL74:
 403:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 1201              		.loc 2 403 10 view .LVU302
 1202 002a 0128     		cmp	r0, #1
 1203 002c 0FD0     		beq	.L85
 1204              	.L84:
 390:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1205              		.loc 2 390 12 view .LVU303
 1206 002e 0020     		movs	r0, #0
 1207 0030 F8E7     		b	.L79
 1208              	.L81:
 410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 1209              		.loc 2 410 7 is_stmt 1 view .LVU304
 410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 1210              		.loc 2 410 11 is_stmt 0 view .LVU305
 1211 0032 FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 1212              	.LVL75:
 410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
ARM GAS  /tmp/ccUDUpCZ.s 			page 83


 1213              		.loc 2 410 10 view .LVU306
 1214 0036 0128     		cmp	r0, #1
 1215 0038 F9D1     		bne	.L84
 412:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 1216              		.loc 2 412 26 view .LVU307
 1217 003a 8020     		movs	r0, #128
 1218 003c 0002     		lsls	r0, r0, #8
 1219              	.LVL76:
 422:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 1220              		.loc 2 422 3 is_stmt 1 view .LVU308
 422:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 1221              		.loc 2 422 10 is_stmt 0 view .LVU309
 1222 003e F1E7     		b	.L79
 1223              	.LVL77:
 1224              	.L82:
 418:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1225              		.loc 2 418 7 is_stmt 1 view .LVU310
 418:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1226              		.loc 2 418 26 is_stmt 0 view .LVU311
 1227 0040 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 1228              	.LVL78:
 1229 0044 FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 1230              	.LVL79:
 1231 0048 FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 1232              	.LVL80:
 419:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 1233              		.loc 2 419 7 is_stmt 1 view .LVU312
 1234 004c EAE7     		b	.L79
 1235              	.LVL81:
 1236              	.L85:
 405:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 1237              		.loc 2 405 26 is_stmt 0 view .LVU313
 1238 004e 0248     		ldr	r0, .L87+4
 1239 0050 E8E7     		b	.L79
 1240              	.L88:
 1241 0052 C046     		.align	2
 1242              	.L87:
 1243 0054 00100240 		.word	1073876992
 1244 0058 0024F400 		.word	16000000
 1245              		.cfi_endproc
 1246              	.LFE306:
 1248              		.section	.text.LL_RCC_GetLPTIMClockFreq,"ax",%progbits
 1249              		.align	1
 1250              		.global	LL_RCC_GetLPTIMClockFreq
 1251              		.syntax unified
 1252              		.code	16
 1253              		.thumb_func
 1254              		.fpu softvfp
 1256              	LL_RCC_GetLPTIMClockFreq:
 1257              	.LVL82:
 1258              	.LFB307:
 436:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t lptim_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 1259              		.loc 2 436 1 is_stmt 1 view -0
 1260              		.cfi_startproc
 1261              		@ args = 0, pretend = 0, frame = 0
 1262              		@ frame_needed = 0, uses_anonymous_args = 0
 437:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
ARM GAS  /tmp/ccUDUpCZ.s 			page 84


 1263              		.loc 2 437 3 view .LVU315
 440:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1264              		.loc 2 440 3 view .LVU316
 442:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1265              		.loc 2 442 3 view .LVU317
 442:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1266              		.loc 2 442 6 is_stmt 0 view .LVU318
 1267 0000 C021     		movs	r1, #192
 1268 0002 1D4B     		ldr	r3, .L104
 436:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t lptim_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 1269              		.loc 2 436 1 view .LVU319
 1270 0004 0200     		movs	r2, r0
 1271 0006 10B5     		push	{r4, lr}
 1272              	.LCFI9:
 1273              		.cfi_def_cfa_offset 8
 1274              		.cfi_offset 4, -8
 1275              		.cfi_offset 14, -4
 1276              	.LBB154:
 1277              	.LBB155:
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1278              		.loc 1 1762 22 view .LVU320
 1279 0008 586D     		ldr	r0, [r3, #84]
 1280              	.LVL83:
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1281              		.loc 1 1762 22 view .LVU321
 1282              	.LBE155:
 1283              	.LBE154:
 442:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1284              		.loc 2 442 6 view .LVU322
 1285 000a 0903     		lsls	r1, r1, #12
 1286 000c 8A42     		cmp	r2, r1
 1287 000e 25D1     		bne	.L90
 445:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1288              		.loc 2 445 5 is_stmt 1 view .LVU323
 1289              	.LVL84:
 1290              	.LBB157:
 1291              	.LBI154:
1760:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1292              		.loc 1 1760 26 view .LVU324
 1293              	.LBB156:
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1294              		.loc 1 1762 3 view .LVU325
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1295              		.loc 1 1762 49 is_stmt 0 view .LVU326
 1296 0010 0C21     		movs	r1, #12
 1297 0012 000C     		lsrs	r0, r0, #16
 1298 0014 0840     		ands	r0, r1
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1299              		.loc 1 1762 10 view .LVU327
 1300 0016 1043     		orrs	r0, r2
 1301              	.LVL85:
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1302              		.loc 1 1762 10 view .LVU328
 1303              	.LBE156:
 1304              	.LBE157:
 445:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1305              		.loc 2 445 5 view .LVU329
ARM GAS  /tmp/ccUDUpCZ.s 			page 85


 1306 0018 184A     		ldr	r2, .L104+4
 1307              	.LVL86:
 445:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1308              		.loc 2 445 5 view .LVU330
 1309 001a 9042     		cmp	r0, r2
 1310 001c 0AD0     		beq	.L91
 1311 001e 184A     		ldr	r2, .L104+8
 1312 0020 9042     		cmp	r0, r2
 1313 0022 0DD0     		beq	.L92
 1314 0024 174A     		ldr	r2, .L104+12
 1315              	.L103:
 477:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1316              		.loc 2 477 5 view .LVU331
 1317 0026 9042     		cmp	r0, r2
 1318 0028 11D1     		bne	.L93
 448:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 1319              		.loc 2 448 9 is_stmt 1 view .LVU332
 1320              	.LBB158:
 1321              	.LBI158:
1276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1322              		.loc 1 1276 26 view .LVU333
 1323              	.LBB159:
1278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1324              		.loc 1 1278 3 view .LVU334
1278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1325              		.loc 1 1278 12 is_stmt 0 view .LVU335
 1326 002a 1B6E     		ldr	r3, [r3, #96]
1278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1327              		.loc 1 1278 74 view .LVU336
 1328 002c 9B07     		lsls	r3, r3, #30
 1329 002e 20D4     		bmi	.L96
 1330              	.L95:
 1331              	.LBE159:
 1332              	.LBE158:
 437:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1333              		.loc 2 437 12 view .LVU337
 1334 0030 0020     		movs	r0, #0
 1335              	.LVL87:
 1336              	.L89:
 508:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif /* LPTIM1 && LPTIM2 */
 1337              		.loc 2 508 1 view .LVU338
 1338              		@ sp needed
 1339 0032 10BD     		pop	{r4, pc}
 1340              	.LVL88:
 1341              	.L91:
 455:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 1342              		.loc 2 455 9 is_stmt 1 view .LVU339
 455:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 1343              		.loc 2 455 13 is_stmt 0 view .LVU340
 1344 0034 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 1345              	.LVL89:
 455:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 1346              		.loc 2 455 12 view .LVU341
 1347 0038 0128     		cmp	r0, #1
 1348 003a F9D1     		bne	.L95
 457:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 1349              		.loc 2 457 27 view .LVU342
ARM GAS  /tmp/ccUDUpCZ.s 			page 86


 1350 003c 1248     		ldr	r0, .L104+16
 1351 003e F8E7     		b	.L89
 1352              	.L92:
 462:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 1353              		.loc 2 462 9 is_stmt 1 view .LVU343
 462:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 1354              		.loc 2 462 13 is_stmt 0 view .LVU344
 1355 0040 FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 1356              	.LVL90:
 462:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 1357              		.loc 2 462 12 view .LVU345
 1358 0044 0128     		cmp	r0, #1
 1359 0046 F3D1     		bne	.L95
 464:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 1360              		.loc 2 464 27 view .LVU346
 1361 0048 8020     		movs	r0, #128
 1362 004a 0002     		lsls	r0, r0, #8
 1363              	.LVL91:
 507:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 1364              		.loc 2 507 3 is_stmt 1 view .LVU347
 507:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 1365              		.loc 2 507 10 is_stmt 0 view .LVU348
 1366 004c F1E7     		b	.L89
 1367              	.LVL92:
 1368              	.L93:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 1369              		.loc 2 470 9 is_stmt 1 view .LVU349
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 1370              		.loc 2 470 27 is_stmt 0 view .LVU350
 1371 004e FFF7FEFF 		bl	RCC_GetSystemClockFreq
 1372              	.LVL93:
 1373 0052 FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 1374              	.LVL94:
 1375 0056 FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 1376              	.LVL95:
 471:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     }
 1377              		.loc 2 471 9 is_stmt 1 view .LVU351
 1378 005a EAE7     		b	.L89
 1379              	.LVL96:
 1380              	.L90:
 477:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1381              		.loc 2 477 5 view .LVU352
 1382              	.LBB160:
 1383              	.LBI160:
1760:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1384              		.loc 1 1760 26 view .LVU353
 1385              	.LBB161:
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1386              		.loc 1 1762 3 view .LVU354
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1387              		.loc 1 1762 22 is_stmt 0 view .LVU355
 1388 005c 1040     		ands	r0, r2
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1389              		.loc 1 1762 49 view .LVU356
 1390 005e 000C     		lsrs	r0, r0, #16
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1391              		.loc 1 1762 10 view .LVU357
ARM GAS  /tmp/ccUDUpCZ.s 			page 87


 1392 0060 1043     		orrs	r0, r2
 1393              	.LVL97:
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1394              		.loc 1 1762 10 view .LVU358
 1395              	.LBE161:
 1396              	.LBE160:
 477:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1397              		.loc 2 477 5 view .LVU359
 1398 0062 0A4A     		ldr	r2, .L104+20
 1399              	.LVL98:
 477:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1400              		.loc 2 477 5 view .LVU360
 1401 0064 9042     		cmp	r0, r2
 1402 0066 E5D0     		beq	.L91
 1403 0068 094A     		ldr	r2, .L104+24
 1404 006a 9042     		cmp	r0, r2
 1405 006c E8D0     		beq	.L92
 1406 006e 094A     		ldr	r2, .L104+28
 1407 0070 D9E7     		b	.L103
 1408              	.L96:
 482:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 1409              		.loc 2 482 27 view .LVU361
 1410 0072 FA20     		movs	r0, #250
 1411 0074 C001     		lsls	r0, r0, #7
 1412 0076 DCE7     		b	.L89
 1413              	.L105:
 1414              		.align	2
 1415              	.L104:
 1416 0078 00100240 		.word	1073876992
 1417 007c 08000C00 		.word	786440
 1418 0080 0C000C00 		.word	786444
 1419 0084 04000C00 		.word	786436
 1420 0088 0024F400 		.word	16000000
 1421 008c 20003000 		.word	3145760
 1422 0090 30003000 		.word	3145776
 1423 0094 10003000 		.word	3145744
 1424              		.cfi_endproc
 1425              	.LFE307:
 1427              		.section	.text.RCC_PLL_GetFreqDomain_ADC,"ax",%progbits
 1428              		.align	1
 1429              		.global	RCC_PLL_GetFreqDomain_ADC
 1430              		.syntax unified
 1431              		.code	16
 1432              		.thumb_func
 1433              		.fpu softvfp
 1435              	RCC_PLL_GetFreqDomain_ADC:
 1436              	.LFB316:
 836:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 837:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return PLL clock frequency used for ADC domain
 838:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval PLL clock frequency (in Hz)
 839:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 840:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_PLL_GetFreqDomain_ADC(void)
 841:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 1437              		.loc 2 841 1 is_stmt 1 view -0
 1438              		.cfi_startproc
 1439              		@ args = 0, pretend = 0, frame = 0
 1440              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccUDUpCZ.s 			page 88


 842:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t pllinputfreq, pllsource;
 1441              		.loc 2 842 3 view .LVU363
 843:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 844:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 845:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****      ADC Domain clock = PLL_VCO / PLLP
 846:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 847:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   pllsource = LL_RCC_PLL_GetMainSource();
 1442              		.loc 2 847 3 view .LVU364
 1443              	.LBB170:
 1444              	.LBI170:
2407:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1445              		.loc 1 2407 26 view .LVU365
 1446              	.LBB171:
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1447              		.loc 1 2409 3 view .LVU366
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1448              		.loc 1 2409 10 is_stmt 0 view .LVU367
 1449 0000 0323     		movs	r3, #3
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1450              		.loc 1 2409 21 view .LVU368
 1451 0002 0E4A     		ldr	r2, .L109
 1452              	.LBE171:
 1453              	.LBE170:
 841:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t pllinputfreq, pllsource;
 1454              		.loc 2 841 1 view .LVU369
 1455 0004 10B5     		push	{r4, lr}
 1456              	.LCFI10:
 1457              		.cfi_def_cfa_offset 8
 1458              		.cfi_offset 4, -8
 1459              		.cfi_offset 14, -4
 1460              	.LBB174:
 1461              	.LBB172:
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1462              		.loc 1 2409 21 view .LVU370
 1463 0006 D068     		ldr	r0, [r2, #12]
 1464              	.LVL99:
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1465              		.loc 1 2409 21 view .LVU371
 1466              	.LBE172:
 1467              	.LBE174:
 848:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 849:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   switch (pllsource)
 1468              		.loc 2 849 3 is_stmt 1 view .LVU372
 850:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 851:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
 852:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       pllinputfreq = HSE_VALUE;
 853:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 854:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 855:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
 856:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     default:
 857:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       pllinputfreq = HSI_VALUE;
 858:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 859:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 860:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return __LL_RCC_CALC_PLLCLK_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 861:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
 862:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 1469              		.loc 2 862 1 is_stmt 0 view .LVU373
ARM GAS  /tmp/ccUDUpCZ.s 			page 89


 1470              		@ sp needed
 1471              	.LBB175:
 1472              	.LBB173:
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1473              		.loc 1 2409 10 view .LVU374
 1474 0008 1840     		ands	r0, r3
 1475              	.LVL100:
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1476              		.loc 1 2409 10 view .LVU375
 1477              	.LBE173:
 1478              	.LBE175:
 857:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1479              		.loc 2 857 20 view .LVU376
 1480 000a 0338     		subs	r0, r0, #3
 1481              	.LVL101:
 857:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1482              		.loc 2 857 20 view .LVU377
 1483 000c 4342     		rsbs	r3, r0, #0
 1484 000e 5841     		adcs	r0, r0, r3
 1485              	.LVL102:
 857:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1486              		.loc 2 857 20 view .LVU378
 1487 0010 0B4B     		ldr	r3, .L109+4
 1488 0012 4042     		rsbs	r0, r0, #0
 1489 0014 1840     		ands	r0, r3
 1490 0016 0B4B     		ldr	r3, .L109+8
 1491 0018 C018     		adds	r0, r0, r3
 1492              	.LVL103:
 860:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
 1493              		.loc 2 860 3 is_stmt 1 view .LVU379
 1494              	.LBB176:
 1495              	.LBI176:
2301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1496              		.loc 1 2301 26 view .LVU380
 1497              	.LBB177:
2303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1498              		.loc 1 2303 3 view .LVU381
2303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1499              		.loc 1 2303 21 is_stmt 0 view .LVU382
 1500 001a D368     		ldr	r3, [r2, #12]
 1501              	.LBE177:
 1502              	.LBE176:
 1503              	.LBB180:
 1504              	.LBI180:
2425:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1505              		.loc 1 2425 26 is_stmt 1 view .LVU383
 1506              	.LBB181:
 1507              		.loc 1 2427 3 view .LVU384
 1508              		.loc 1 2427 21 is_stmt 0 view .LVU385
 1509 001c D168     		ldr	r1, [r2, #12]
 1510              	.LBE181:
 1511              	.LBE180:
 1512              	.LBB182:
 1513              	.LBI182:
2343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1514              		.loc 1 2343 26 is_stmt 1 view .LVU386
 1515              	.LBB183:
ARM GAS  /tmp/ccUDUpCZ.s 			page 90


2345:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1516              		.loc 1 2345 3 view .LVU387
 1517              	.LBE183:
 1518              	.LBE182:
 1519              	.LBB185:
 1520              	.LBB178:
2303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1521              		.loc 1 2303 10 is_stmt 0 view .LVU388
 1522 001e 5B04     		lsls	r3, r3, #17
 1523              	.LBE178:
 1524              	.LBE185:
 860:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
 1525              		.loc 2 860 10 view .LVU389
 1526 0020 4906     		lsls	r1, r1, #25
 1527              	.LBB186:
 1528              	.LBB184:
2345:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1529              		.loc 1 2345 21 view .LVU390
 1530 0022 D468     		ldr	r4, [r2, #12]
 1531              	.LBE184:
 1532              	.LBE186:
 1533              	.LBB187:
 1534              	.LBB179:
2303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1535              		.loc 1 2303 10 view .LVU391
 1536 0024 5B0E     		lsrs	r3, r3, #25
 1537              	.LBE179:
 1538              	.LBE187:
 860:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
 1539              		.loc 2 860 10 view .LVU392
 1540 0026 490F     		lsrs	r1, r1, #29
 1541 0028 5843     		muls	r0, r3
 1542              	.LVL104:
 860:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
 1543              		.loc 2 860 10 view .LVU393
 1544 002a 0131     		adds	r1, r1, #1
 1545 002c FFF7FEFF 		bl	__aeabi_uidiv
 1546              	.LVL105:
 1547 0030 A102     		lsls	r1, r4, #10
 1548 0032 C90E     		lsrs	r1, r1, #27
 1549 0034 0131     		adds	r1, r1, #1
 1550 0036 FFF7FEFF 		bl	__aeabi_uidiv
 1551              	.LVL106:
 1552              		.loc 2 862 1 view .LVU394
 1553 003a 10BD     		pop	{r4, pc}
 1554              	.L110:
 1555              		.align	2
 1556              	.L109:
 1557 003c 00100240 		.word	1073876992
 1558 0040 00EE85FF 		.word	-8000000
 1559 0044 0024F400 		.word	16000000
 1560              		.cfi_endproc
 1561              	.LFE316:
 1563              		.section	.text.LL_RCC_GetADCClockFreq,"ax",%progbits
 1564              		.align	1
 1565              		.global	LL_RCC_GetADCClockFreq
 1566              		.syntax unified
ARM GAS  /tmp/ccUDUpCZ.s 			page 91


 1567              		.code	16
 1568              		.thumb_func
 1569              		.fpu softvfp
 1571              	LL_RCC_GetADCClockFreq:
 1572              	.LVL107:
 1573              	.LFB310:
 673:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t adc_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 1574              		.loc 2 673 1 is_stmt 1 view -0
 1575              		.cfi_startproc
 1576              		@ args = 0, pretend = 0, frame = 0
 1577              		@ frame_needed = 0, uses_anonymous_args = 0
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1578              		.loc 2 674 3 view .LVU396
 677:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1579              		.loc 2 677 3 view .LVU397
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1580              		.loc 2 680 3 view .LVU398
 1581              	.LBB188:
 1582              	.LBI188:
1849:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1583              		.loc 1 1849 26 view .LVU399
 1584              	.LBB189:
1851:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1585              		.loc 1 1851 3 view .LVU400
1851:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1586              		.loc 1 1851 21 is_stmt 0 view .LVU401
 1587 0000 0F4B     		ldr	r3, .L117
 1588              	.LBE189:
 1589              	.LBE188:
 673:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t adc_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 1590              		.loc 2 673 1 view .LVU402
 1591 0002 10B5     		push	{r4, lr}
 1592              	.LCFI11:
 1593              		.cfi_def_cfa_offset 8
 1594              		.cfi_offset 4, -8
 1595              		.cfi_offset 14, -4
 1596              	.LBB191:
 1597              	.LBB190:
1851:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1598              		.loc 1 1851 21 view .LVU403
 1599 0004 5B6D     		ldr	r3, [r3, #84]
1851:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1600              		.loc 1 1851 10 view .LVU404
 1601 0006 1840     		ands	r0, r3
 1602              	.LVL108:
1851:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1603              		.loc 1 1851 10 view .LVU405
 1604              	.LBE190:
 1605              	.LBE191:
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1606              		.loc 2 680 3 view .LVU406
 1607 0008 8023     		movs	r3, #128
 1608 000a DB05     		lsls	r3, r3, #23
 1609 000c 9842     		cmp	r0, r3
 1610 000e 08D0     		beq	.L112
 1611 0010 C023     		movs	r3, #192
 1612 0012 1B06     		lsls	r3, r3, #24
ARM GAS  /tmp/ccUDUpCZ.s 			page 92


 1613 0014 9842     		cmp	r0, r3
 1614 0016 0DD0     		beq	.L114
 1615 0018 0028     		cmp	r0, #0
 1616 001a 0DD1     		bne	.L115
 683:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1617              		.loc 2 683 7 is_stmt 1 view .LVU407
 683:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1618              		.loc 2 683 23 is_stmt 0 view .LVU408
 1619 001c FFF7FEFF 		bl	RCC_GetSystemClockFreq
 1620              	.LVL109:
 684:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_ADC_CLKSOURCE_HSI  :        /* HSI clock used as ADC clock source */
 1621              		.loc 2 684 7 is_stmt 1 view .LVU409
 1622              	.L111:
 701:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1623              		.loc 2 701 1 is_stmt 0 view .LVU410
 1624              		@ sp needed
 1625 0020 10BD     		pop	{r4, pc}
 1626              	.LVL110:
 1627              	.L112:
 690:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 1628              		.loc 2 690 7 is_stmt 1 view .LVU411
 690:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 1629              		.loc 2 690 11 is_stmt 0 view .LVU412
 1630 0022 FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 1631              	.LVL111:
 1632 0026 0300     		movs	r3, r0
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1633              		.loc 2 674 12 view .LVU413
 1634 0028 0020     		movs	r0, #0
 690:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 1635              		.loc 2 690 10 view .LVU414
 1636 002a 012B     		cmp	r3, #1
 1637 002c F8D1     		bne	.L111
 692:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 1638              		.loc 2 692 9 is_stmt 1 view .LVU415
 692:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 1639              		.loc 2 692 25 is_stmt 0 view .LVU416
 1640 002e FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_ADC
 1641              	.LVL112:
 692:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       }
 1642              		.loc 2 692 25 view .LVU417
 1643 0032 F5E7     		b	.L111
 1644              	.LVL113:
 1645              	.L114:
 686:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1646              		.loc 2 686 21 view .LVU418
 1647 0034 0348     		ldr	r0, .L117+4
 1648 0036 F3E7     		b	.L111
 1649              	.L115:
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1650              		.loc 2 680 3 view .LVU419
 1651 0038 0120     		movs	r0, #1
 1652 003a 4042     		rsbs	r0, r0, #0
 1653 003c F0E7     		b	.L111
 1654              	.L118:
 1655 003e C046     		.align	2
 1656              	.L117:
ARM GAS  /tmp/ccUDUpCZ.s 			page 93


 1657 0040 00100240 		.word	1073876992
 1658 0044 0024F400 		.word	16000000
 1659              		.cfi_endproc
 1660              	.LFE310:
 1662              		.section	.text.LL_RCC_GetI2SClockFreq,"ax",%progbits
 1663              		.align	1
 1664              		.global	LL_RCC_GetI2SClockFreq
 1665              		.syntax unified
 1666              		.code	16
 1667              		.thumb_func
 1668              		.fpu softvfp
 1670              	LL_RCC_GetI2SClockFreq:
 1671              	.LVL114:
 1672              	.LFB305:
 343:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t i2s_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 1673              		.loc 2 343 1 is_stmt 1 view -0
 1674              		.cfi_startproc
 1675              		@ args = 0, pretend = 0, frame = 0
 1676              		@ frame_needed = 0, uses_anonymous_args = 0
 344:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1677              		.loc 2 344 3 view .LVU421
 347:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1678              		.loc 2 347 3 view .LVU422
 349:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1679              		.loc 2 349 3 view .LVU423
 349:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1680              		.loc 2 349 6 is_stmt 0 view .LVU424
 1681 0000 C023     		movs	r3, #192
 343:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t i2s_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 1682              		.loc 2 343 1 view .LVU425
 1683 0002 10B5     		push	{r4, lr}
 1684              	.LCFI12:
 1685              		.cfi_def_cfa_offset 8
 1686              		.cfi_offset 4, -8
 1687              		.cfi_offset 14, -4
 349:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1688              		.loc 2 349 6 view .LVU426
 1689 0004 1B02     		lsls	r3, r3, #8
 1690 0006 9842     		cmp	r0, r3
 1691 0008 01D0     		beq	.L120
 1692              	.LVL115:
 1693              	.L123:
 344:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1694              		.loc 2 344 12 view .LVU427
 1695 000a 0020     		movs	r0, #0
 1696              	.LVL116:
 1697              	.L119:
 378:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1698              		.loc 2 378 1 view .LVU428
 1699              		@ sp needed
 1700 000c 10BD     		pop	{r4, pc}
 1701              	.LVL117:
 1702              	.L120:
 352:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1703              		.loc 2 352 5 is_stmt 1 view .LVU429
 1704              	.LBB192:
 1705              	.LBI192:
ARM GAS  /tmp/ccUDUpCZ.s 			page 94


1865:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1706              		.loc 1 1865 26 view .LVU430
 1707              	.LBB193:
1867:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1708              		.loc 1 1867 3 view .LVU431
 1709              	.LBE193:
 1710              	.LBE192:
 352:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1711              		.loc 2 352 5 is_stmt 0 view .LVU432
 1712 000e 8022     		movs	r2, #128
 1713              	.LBB196:
 1714              	.LBB194:
1867:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1715              		.loc 1 1867 21 view .LVU433
 1716 0010 0C4B     		ldr	r3, .L126
 1717              	.LBE194:
 1718              	.LBE196:
 352:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1719              		.loc 2 352 5 view .LVU434
 1720 0012 1202     		lsls	r2, r2, #8
 1721              	.LBB197:
 1722              	.LBB195:
1867:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1723              		.loc 1 1867 21 view .LVU435
 1724 0014 5B6D     		ldr	r3, [r3, #84]
1867:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1725              		.loc 1 1867 10 view .LVU436
 1726 0016 0340     		ands	r3, r0
 1727              	.LVL118:
1867:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1728              		.loc 1 1867 10 view .LVU437
 1729              	.LBE195:
 1730              	.LBE197:
 352:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1731              		.loc 2 352 5 view .LVU438
 1732 0018 9342     		cmp	r3, r2
 1733 001a 0FD0     		beq	.L124
 1734 001c 8342     		cmp	r3, r0
 1735 001e 0FD0     		beq	.L125
 1736 0020 8022     		movs	r2, #128
 1737 0022 D201     		lsls	r2, r2, #7
 1738 0024 9342     		cmp	r3, r2
 1739 0026 06D1     		bne	.L122
 359:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 1740              		.loc 2 359 9 is_stmt 1 view .LVU439
 359:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 1741              		.loc 2 359 13 is_stmt 0 view .LVU440
 1742 0028 FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 1743              	.LVL119:
 359:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 1744              		.loc 2 359 12 view .LVU441
 1745 002c 0128     		cmp	r0, #1
 1746 002e ECD1     		bne	.L123
 361:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 1747              		.loc 2 361 11 is_stmt 1 view .LVU442
 361:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 1748              		.loc 2 361 27 is_stmt 0 view .LVU443
ARM GAS  /tmp/ccUDUpCZ.s 			page 95


 1749 0030 FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_ADC
 1750              	.LVL120:
 361:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         }
 1751              		.loc 2 361 27 view .LVU444
 1752 0034 EAE7     		b	.L119
 1753              	.LVL121:
 1754              	.L122:
 372:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 1755              		.loc 2 372 9 is_stmt 1 view .LVU445
 372:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 1756              		.loc 2 372 25 is_stmt 0 view .LVU446
 1757 0036 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 1758              	.LVL122:
 373:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     }
 1759              		.loc 2 373 9 is_stmt 1 view .LVU447
 1760 003a E7E7     		b	.L119
 1761              	.LVL123:
 1762              	.L124:
 355:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 1763              		.loc 2 355 23 is_stmt 0 view .LVU448
 1764 003c 0248     		ldr	r0, .L126+4
 1765              	.LVL124:
 355:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 1766              		.loc 2 355 23 view .LVU449
 1767 003e E5E7     		b	.L119
 1768              	.LVL125:
 1769              	.L125:
 352:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1770              		.loc 2 352 5 view .LVU450
 1771 0040 0248     		ldr	r0, .L126+8
 1772              	.LVL126:
 377:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 1773              		.loc 2 377 3 is_stmt 1 view .LVU451
 377:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 1774              		.loc 2 377 10 is_stmt 0 view .LVU452
 1775 0042 E3E7     		b	.L119
 1776              	.L127:
 1777              		.align	2
 1778              	.L126:
 1779 0044 00100240 		.word	1073876992
 1780 0048 0024F400 		.word	16000000
 1781 004c 006CDC02 		.word	48000000
 1782              		.cfi_endproc
 1783              	.LFE305:
 1785              		.section	.text.RCC_PLL_GetFreqDomain_I2S1,"ax",%progbits
 1786              		.align	1
 1787              		.global	RCC_PLL_GetFreqDomain_I2S1
 1788              		.syntax unified
 1789              		.code	16
 1790              		.thumb_func
 1791              		.fpu softvfp
 1793              	RCC_PLL_GetFreqDomain_I2S1:
 1794              	.LFB322:
 1795              		.cfi_startproc
 1796              		@ args = 0, pretend = 0, frame = 0
 1797              		@ frame_needed = 0, uses_anonymous_args = 0
 1798 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccUDUpCZ.s 			page 96


 1799              	.LCFI13:
 1800              		.cfi_def_cfa_offset 8
 1801              		.cfi_offset 4, -8
 1802              		.cfi_offset 14, -4
 1803 0002 FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_ADC
 1804              		@ sp needed
 1805 0006 10BD     		pop	{r4, pc}
 1806              		.cfi_endproc
 1807              	.LFE322:
 1809              		.section	.text.RCC_PLL_GetFreqDomain_TIM1,"ax",%progbits
 1810              		.align	1
 1811              		.global	RCC_PLL_GetFreqDomain_TIM1
 1812              		.syntax unified
 1813              		.code	16
 1814              		.thumb_func
 1815              		.fpu softvfp
 1817              	RCC_PLL_GetFreqDomain_TIM1:
 1818              	.LFB318:
 863:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 864:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 865:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return PLL clock frequency used for I2S1 domain
 866:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval PLL clock frequency (in Hz)
 867:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 868:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_PLL_GetFreqDomain_I2S1(void)
 869:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 870:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t pllinputfreq, pllsource;
 871:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 872:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 873:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****      I2S1 Domain clock = PLL_VCO / PLLP
 874:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 875:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   pllsource = LL_RCC_PLL_GetMainSource();
 876:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 877:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   switch (pllsource)
 878:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 879:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
 880:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       pllinputfreq = HSE_VALUE;
 881:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 882:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 883:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
 884:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     default:
 885:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       pllinputfreq = HSI_VALUE;
 886:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 887:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 888:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return __LL_RCC_CALC_PLLCLK_I2S1_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 889:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                         LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
 890:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 891:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 892:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(RNG)
 893:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 894:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return PLL clock frequency used for RNG domain
 895:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval PLL clock frequency (in Hz)
 896:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 897:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_PLL_GetFreqDomain_RNG(void)
 898:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 899:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t pllinputfreq, pllsource;
 900:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 901:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM ) * PLLN
ARM GAS  /tmp/ccUDUpCZ.s 			page 97


 902:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 903:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****      RNG Domain clock = PLL_VCO / PLLQ
 904:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 905:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   pllsource = LL_RCC_PLL_GetMainSource();
 906:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 907:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   switch (pllsource)
 908:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 909:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
 910:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       pllinputfreq = HSE_VALUE;
 911:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 912:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 913:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
 914:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     default:
 915:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       pllinputfreq = HSI_VALUE;
 916:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 917:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 918:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return __LL_RCC_CALC_PLLCLK_RNG_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 919:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
 920:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 921:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif /* RNG */
 922:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 923:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #if defined(RCC_PLLQ_SUPPORT)
 924:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** /**
 925:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @brief  Return PLL clock frequency used for TIM1 domain
 926:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   * @retval PLL clock frequency (in Hz)
 927:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 928:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** uint32_t RCC_PLL_GetFreqDomain_TIM1(void)
 929:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** {
 1819              		.loc 2 929 1 is_stmt 1 view -0
 1820              		.cfi_startproc
 1821              		@ args = 0, pretend = 0, frame = 0
 1822              		@ frame_needed = 0, uses_anonymous_args = 0
 930:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t pllinputfreq, pllsource;
 1823              		.loc 2 930 3 view .LVU454
 931:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 932:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM ) * PLLN
 933:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 934:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****      TIM1 Domain clock = PLL_VCO / PLLQ
 935:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   */
 936:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   pllsource = LL_RCC_PLL_GetMainSource();
 1824              		.loc 2 936 3 view .LVU455
 1825              	.LBB206:
 1826              	.LBI206:
2407:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1827              		.loc 1 2407 26 view .LVU456
 1828              	.LBB207:
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1829              		.loc 1 2409 3 view .LVU457
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1830              		.loc 1 2409 10 is_stmt 0 view .LVU458
 1831 0000 0323     		movs	r3, #3
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1832              		.loc 1 2409 21 view .LVU459
 1833 0002 0F4A     		ldr	r2, .L132
 1834              	.LBE207:
 1835              	.LBE206:
 929:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t pllinputfreq, pllsource;
ARM GAS  /tmp/ccUDUpCZ.s 			page 98


 1836              		.loc 2 929 1 view .LVU460
 1837 0004 70B5     		push	{r4, r5, r6, lr}
 1838              	.LCFI14:
 1839              		.cfi_def_cfa_offset 16
 1840              		.cfi_offset 4, -16
 1841              		.cfi_offset 5, -12
 1842              		.cfi_offset 6, -8
 1843              		.cfi_offset 14, -4
 1844              	.LBB210:
 1845              	.LBB208:
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1846              		.loc 1 2409 21 view .LVU461
 1847 0006 D068     		ldr	r0, [r2, #12]
 1848              	.LVL127:
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1849              		.loc 1 2409 21 view .LVU462
 1850              	.LBE208:
 1851              	.LBE210:
 937:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 938:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   switch (pllsource)
 1852              		.loc 2 938 3 is_stmt 1 view .LVU463
 939:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 940:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
 941:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       pllinputfreq = HSE_VALUE;
 942:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 943:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 944:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
 945:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     default:
 946:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       pllinputfreq = HSI_VALUE;
 947:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 948:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   }
 949:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   return __LL_RCC_CALC_PLLCLK_TIM1_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 1853              		.loc 2 949 10 is_stmt 0 view .LVU464
 1854 0008 0725     		movs	r5, #7
 1855              	.LBB211:
 1856              	.LBB209:
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1857              		.loc 1 2409 10 view .LVU465
 1858 000a 1840     		ands	r0, r3
 1859              	.LVL128:
2409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1860              		.loc 1 2409 10 view .LVU466
 1861              	.LBE209:
 1862              	.LBE211:
 946:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1863              		.loc 2 946 20 view .LVU467
 1864 000c 0338     		subs	r0, r0, #3
 1865              	.LVL129:
 946:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1866              		.loc 2 946 20 view .LVU468
 1867 000e 4342     		rsbs	r3, r0, #0
 1868 0010 5841     		adcs	r0, r0, r3
 1869              	.LVL130:
 946:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1870              		.loc 2 946 20 view .LVU469
 1871 0012 0C4B     		ldr	r3, .L132+4
 1872 0014 4042     		rsbs	r0, r0, #0
ARM GAS  /tmp/ccUDUpCZ.s 			page 99


 1873 0016 1840     		ands	r0, r3
 1874 0018 0B4B     		ldr	r3, .L132+8
 950:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                         LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 1875              		.loc 2 951 1 view .LVU470
 1876              		@ sp needed
 946:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       break;
 1877              		.loc 2 946 20 view .LVU471
 1878 001a C018     		adds	r0, r0, r3
 1879              	.LVL131:
 949:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                         LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
 1880              		.loc 2 949 3 is_stmt 1 view .LVU472
 1881              	.LBB212:
 1882              	.LBI212:
2301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1883              		.loc 1 2301 26 view .LVU473
 1884              	.LBB213:
2303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1885              		.loc 1 2303 3 view .LVU474
2303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1886              		.loc 1 2303 21 is_stmt 0 view .LVU475
 1887 001c D368     		ldr	r3, [r2, #12]
 1888              	.LBE213:
 1889              	.LBE212:
 1890              	.LBB216:
 1891              	.LBI216:
2425:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1892              		.loc 1 2425 26 is_stmt 1 view .LVU476
 1893              	.LBB217:
 1894              		.loc 1 2427 3 view .LVU477
 1895              		.loc 1 2427 21 is_stmt 0 view .LVU478
 1896 001e D168     		ldr	r1, [r2, #12]
 1897              	.LBE217:
 1898              	.LBE216:
 1899              	.LBB218:
 1900              	.LBI218:
2362:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1901              		.loc 1 2362 26 is_stmt 1 view .LVU479
 1902              	.LBB219:
2364:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1903              		.loc 1 2364 3 view .LVU480
 1904              	.LBE219:
 1905              	.LBE218:
 1906              	.LBB221:
 1907              	.LBB214:
2303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1908              		.loc 1 2303 10 is_stmt 0 view .LVU481
 1909 0020 5B04     		lsls	r3, r3, #17
 1910              	.LBE214:
 1911              	.LBE221:
 949:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                         LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
 1912              		.loc 2 949 10 view .LVU482
 1913 0022 0909     		lsrs	r1, r1, #4
 1914              	.LBB222:
 1915              	.LBB220:
2364:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1916              		.loc 1 2364 21 view .LVU483
ARM GAS  /tmp/ccUDUpCZ.s 			page 100


 1917 0024 D468     		ldr	r4, [r2, #12]
 1918              	.LBE220:
 1919              	.LBE222:
 1920              	.LBB223:
 1921              	.LBB215:
2303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1922              		.loc 1 2303 10 view .LVU484
 1923 0026 5B0E     		lsrs	r3, r3, #25
 1924              	.LBE215:
 1925              	.LBE223:
 949:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                         LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
 1926              		.loc 2 949 10 view .LVU485
 1927 0028 2940     		ands	r1, r5
 1928 002a 5843     		muls	r0, r3
 1929              	.LVL132:
 949:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****                                         LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
 1930              		.loc 2 949 10 view .LVU486
 1931 002c 0131     		adds	r1, r1, #1
 1932 002e FFF7FEFF 		bl	__aeabi_uidiv
 1933              	.LVL133:
 1934 0032 610E     		lsrs	r1, r4, #25
 1935 0034 2940     		ands	r1, r5
 1936 0036 0131     		adds	r1, r1, #1
 1937 0038 FFF7FEFF 		bl	__aeabi_uidiv
 1938              	.LVL134:
 1939              		.loc 2 951 1 view .LVU487
 1940 003c 70BD     		pop	{r4, r5, r6, pc}
 1941              	.L133:
 1942 003e C046     		.align	2
 1943              	.L132:
 1944 0040 00100240 		.word	1073876992
 1945 0044 00EE85FF 		.word	-8000000
 1946 0048 0024F400 		.word	16000000
 1947              		.cfi_endproc
 1948              	.LFE318:
 1950              		.section	.text.LL_RCC_GetTIMClockFreq,"ax",%progbits
 1951              		.align	1
 1952              		.global	LL_RCC_GetTIMClockFreq
 1953              		.syntax unified
 1954              		.code	16
 1955              		.thumb_func
 1956              		.fpu softvfp
 1958              	LL_RCC_GetTIMClockFreq:
 1959              	.LVL135:
 1960              	.LFB308:
 523:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t tim_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 1961              		.loc 2 523 1 is_stmt 1 view -0
 1962              		.cfi_startproc
 1963              		@ args = 0, pretend = 0, frame = 0
 1964              		@ frame_needed = 0, uses_anonymous_args = 0
 524:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1965              		.loc 2 524 3 view .LVU489
 527:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 1966              		.loc 2 527 3 view .LVU490
 529:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1967              		.loc 2 529 3 view .LVU491
 529:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
ARM GAS  /tmp/ccUDUpCZ.s 			page 101


 1968              		.loc 2 529 6 is_stmt 0 view .LVU492
 1969 0000 8023     		movs	r3, #128
 523:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   uint32_t tim_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 1970              		.loc 2 523 1 view .LVU493
 1971 0002 10B5     		push	{r4, lr}
 1972              	.LCFI15:
 1973              		.cfi_def_cfa_offset 8
 1974              		.cfi_offset 4, -8
 1975              		.cfi_offset 14, -4
 529:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****   {
 1976              		.loc 2 529 6 view .LVU494
 1977 0004 DB03     		lsls	r3, r3, #15
 1978 0006 9842     		cmp	r0, r3
 1979 0008 15D1     		bne	.L135
 532:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 1980              		.loc 2 532 5 is_stmt 1 view .LVU495
 1981              	.LVL136:
 1982              	.LBB228:
 1983              	.LBI228:
1760:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 1984              		.loc 1 1760 26 view .LVU496
 1985              	.LBB229:
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1986              		.loc 1 1762 3 view .LVU497
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1987              		.loc 1 1762 49 is_stmt 0 view .LVU498
 1988 000a 4022     		movs	r2, #64
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1989              		.loc 1 1762 22 view .LVU499
 1990 000c 124B     		ldr	r3, .L144
 1991 000e 5B6D     		ldr	r3, [r3, #84]
 1992              	.LVL137:
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1993              		.loc 1 1762 49 view .LVU500
 1994 0010 1B0C     		lsrs	r3, r3, #16
 1995 0012 1340     		ands	r3, r2
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1996              		.loc 1 1762 10 view .LVU501
 1997 0014 1843     		orrs	r0, r3
 1998              	.LVL138:
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 1999              		.loc 1 1762 10 view .LVU502
 2000              	.LBE229:
 2001              	.LBE228:
 532:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 2002              		.loc 2 532 5 view .LVU503
 2003 0016 114B     		ldr	r3, .L144+4
 2004              	.L143:
 2005 0018 9842     		cmp	r0, r3
 2006 001a 05D1     		bne	.L136
 535:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 2007              		.loc 2 535 9 is_stmt 1 view .LVU504
 535:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
 2008              		.loc 2 535 13 is_stmt 0 view .LVU505
 2009 001c FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 2010              	.LVL139:
 535:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         {
ARM GAS  /tmp/ccUDUpCZ.s 			page 102


 2011              		.loc 2 535 12 view .LVU506
 2012 0020 0128     		cmp	r0, #1
 2013 0022 15D0     		beq	.L140
 2014              	.L139:
 524:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** 
 2015              		.loc 2 524 12 view .LVU507
 2016 0024 0020     		movs	r0, #0
 2017              	.LVL140:
 2018              	.L134:
 571:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** #endif /* RCC_CCIPR_TIM1SEL && RCC_CCIPR_TIM15SEL */
 2019              		.loc 2 571 1 view .LVU508
 2020              		@ sp needed
 2021 0026 10BD     		pop	{r4, pc}
 2022              	.LVL141:
 2023              	.L136:
 543:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 2024              		.loc 2 543 9 is_stmt 1 view .LVU509
 543:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****         break;
 2025              		.loc 2 543 25 is_stmt 0 view .LVU510
 2026 0028 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2027              	.LVL142:
 2028 002c FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 2029              	.LVL143:
 2030 0030 FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 2031              	.LVL144:
 544:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     }
 2032              		.loc 2 544 9 is_stmt 1 view .LVU511
 2033 0034 F7E7     		b	.L134
 2034              	.LVL145:
 2035              	.L135:
 550:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 2036              		.loc 2 550 5 view .LVU512
 550:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****     {
 2037              		.loc 2 550 8 is_stmt 0 view .LVU513
 2038 0036 8023     		movs	r3, #128
 2039 0038 5B04     		lsls	r3, r3, #17
 2040 003a 9842     		cmp	r0, r3
 2041 003c F2D1     		bne	.L139
 553:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 2042              		.loc 2 553 7 is_stmt 1 view .LVU514
 2043              	.LVL146:
 2044              	.LBB230:
 2045              	.LBI230:
1760:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
 2046              		.loc 1 1760 26 view .LVU515
 2047              	.LBB231:
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 2048              		.loc 1 1762 3 view .LVU516
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 2049              		.loc 1 1762 49 is_stmt 0 view .LVU517
 2050 003e 8022     		movs	r2, #128
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 2051              		.loc 1 1762 22 view .LVU518
 2052 0040 054B     		ldr	r3, .L144
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 2053              		.loc 1 1762 49 view .LVU519
 2054 0042 5200     		lsls	r2, r2, #1
ARM GAS  /tmp/ccUDUpCZ.s 			page 103


1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 2055              		.loc 1 1762 22 view .LVU520
 2056 0044 5B6D     		ldr	r3, [r3, #84]
 2057              	.LVL147:
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 2058              		.loc 1 1762 49 view .LVU521
 2059 0046 1B0C     		lsrs	r3, r3, #16
 2060 0048 1340     		ands	r3, r2
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 2061              		.loc 1 1762 10 view .LVU522
 2062 004a 1843     		orrs	r0, r3
 2063              	.LVL148:
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
 2064              		.loc 1 1762 10 view .LVU523
 2065              	.LBE231:
 2066              	.LBE230:
 553:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****       {
 2067              		.loc 2 553 7 view .LVU524
 2068 004c 044B     		ldr	r3, .L144+8
 2069 004e E3E7     		b	.L143
 2070              	.L140:
 558:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           }
 2071              		.loc 2 558 13 is_stmt 1 view .LVU525
 558:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c ****           }
 2072              		.loc 2 558 29 is_stmt 0 view .LVU526
 2073 0050 FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_TIM1
 2074              	.LVL149:
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 2075              		.loc 2 570 3 is_stmt 1 view .LVU527
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c **** }
 2076              		.loc 2 570 10 is_stmt 0 view .LVU528
 2077 0054 E7E7     		b	.L134
 2078              	.L145:
 2079 0056 C046     		.align	2
 2080              	.L144:
 2081 0058 00100240 		.word	1073876992
 2082 005c 40004000 		.word	4194368
 2083 0060 00010001 		.word	16777472
 2084              		.cfi_endproc
 2085              	.LFE308:
 2087              		.section	.text.RCC_PLL_GetFreqDomain_TIM15,"ax",%progbits
 2088              		.align	1
 2089              		.global	RCC_PLL_GetFreqDomain_TIM15
 2090              		.syntax unified
 2091              		.code	16
 2092              		.thumb_func
 2093              		.fpu softvfp
 2095              	RCC_PLL_GetFreqDomain_TIM15:
 2096              	.LFB324:
 2097              		.cfi_startproc
 2098              		@ args = 0, pretend = 0, frame = 0
 2099              		@ frame_needed = 0, uses_anonymous_args = 0
 2100 0000 10B5     		push	{r4, lr}
 2101              	.LCFI16:
 2102              		.cfi_def_cfa_offset 8
 2103              		.cfi_offset 4, -8
 2104              		.cfi_offset 14, -4
ARM GAS  /tmp/ccUDUpCZ.s 			page 104


 2105 0002 FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_TIM1
 2106              		@ sp needed
 2107 0006 10BD     		pop	{r4, pc}
 2108              		.cfi_endproc
 2109              	.LFE324:
 2111              		.text
 2112              	.Letext0:
 2113              		.file 3 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h"
 2114              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h"
 2115              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2116              		.file 6 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h"
 2117              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 2118              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h"
 2119              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
ARM GAS  /tmp/ccUDUpCZ.s 			page 105


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g0xx_ll_rcc.c
     /tmp/ccUDUpCZ.s:16     .text.LL_RCC_HSI_IsReady:0000000000000000 $t
     /tmp/ccUDUpCZ.s:23     .text.LL_RCC_HSI_IsReady:0000000000000000 LL_RCC_HSI_IsReady
     /tmp/ccUDUpCZ.s:46     .text.LL_RCC_HSI_IsReady:000000000000000c $d
     /tmp/ccUDUpCZ.s:51     .text.LL_RCC_LSE_IsReady:0000000000000000 $t
     /tmp/ccUDUpCZ.s:57     .text.LL_RCC_LSE_IsReady:0000000000000000 LL_RCC_LSE_IsReady
     /tmp/ccUDUpCZ.s:79     .text.LL_RCC_LSE_IsReady:000000000000000c $d
     /tmp/ccUDUpCZ.s:84     .text.LL_RCC_PLL_IsReady:0000000000000000 $t
     /tmp/ccUDUpCZ.s:90     .text.LL_RCC_PLL_IsReady:0000000000000000 LL_RCC_PLL_IsReady
     /tmp/ccUDUpCZ.s:112    .text.LL_RCC_PLL_IsReady:000000000000000c $d
     /tmp/ccUDUpCZ.s:117    .text.LL_RCC_DeInit:0000000000000000 $t
     /tmp/ccUDUpCZ.s:124    .text.LL_RCC_DeInit:0000000000000000 LL_RCC_DeInit
     /tmp/ccUDUpCZ.s:252    .text.LL_RCC_DeInit:0000000000000054 $d
     /tmp/ccUDUpCZ.s:258    .text.LL_RCC_GetCECClockFreq:0000000000000000 $t
     /tmp/ccUDUpCZ.s:265    .text.LL_RCC_GetCECClockFreq:0000000000000000 LL_RCC_GetCECClockFreq
     /tmp/ccUDUpCZ.s:340    .text.LL_RCC_GetCECClockFreq:000000000000002c $d
     /tmp/ccUDUpCZ.s:346    .text.LL_RCC_GetRTCClockFreq:0000000000000000 $t
     /tmp/ccUDUpCZ.s:353    .text.LL_RCC_GetRTCClockFreq:0000000000000000 LL_RCC_GetRTCClockFreq
     /tmp/ccUDUpCZ.s:459    .text.LL_RCC_GetRTCClockFreq:0000000000000048 $d
     /tmp/ccUDUpCZ.s:465    .text.RCC_GetHCLKClockFreq:0000000000000000 $t
     /tmp/ccUDUpCZ.s:472    .text.RCC_GetHCLKClockFreq:0000000000000000 RCC_GetHCLKClockFreq
     /tmp/ccUDUpCZ.s:514    .text.RCC_GetHCLKClockFreq:0000000000000018 $d
     /tmp/ccUDUpCZ.s:520    .text.RCC_GetPCLK1ClockFreq:0000000000000000 $t
     /tmp/ccUDUpCZ.s:527    .text.RCC_GetPCLK1ClockFreq:0000000000000000 RCC_GetPCLK1ClockFreq
     /tmp/ccUDUpCZ.s:569    .text.RCC_GetPCLK1ClockFreq:0000000000000018 $d
     /tmp/ccUDUpCZ.s:577    .text.RCC_PLL_GetFreqDomain_SYS:0000000000000000 $t
     /tmp/ccUDUpCZ.s:584    .text.RCC_PLL_GetFreqDomain_SYS:0000000000000000 RCC_PLL_GetFreqDomain_SYS
     /tmp/ccUDUpCZ.s:704    .text.RCC_PLL_GetFreqDomain_SYS:0000000000000038 $d
     /tmp/ccUDUpCZ.s:710    .text.RCC_GetSystemClockFreq:0000000000000000 $t
     /tmp/ccUDUpCZ.s:717    .text.RCC_GetSystemClockFreq:0000000000000000 RCC_GetSystemClockFreq
     /tmp/ccUDUpCZ.s:801    .text.RCC_GetSystemClockFreq:0000000000000028 $d
     /tmp/ccUDUpCZ.s:808    .text.LL_RCC_GetSystemClocksFreq:0000000000000000 $t
     /tmp/ccUDUpCZ.s:815    .text.LL_RCC_GetSystemClocksFreq:0000000000000000 LL_RCC_GetSystemClocksFreq
     /tmp/ccUDUpCZ.s:857    .text.LL_RCC_GetUSARTClockFreq:0000000000000000 $t
     /tmp/ccUDUpCZ.s:864    .text.LL_RCC_GetUSARTClockFreq:0000000000000000 LL_RCC_GetUSARTClockFreq
     /tmp/ccUDUpCZ.s:1008   .text.LL_RCC_GetUSARTClockFreq:0000000000000078 $d
     /tmp/ccUDUpCZ.s:1020   .text.LL_RCC_GetI2CClockFreq:0000000000000000 $t
     /tmp/ccUDUpCZ.s:1027   .text.LL_RCC_GetI2CClockFreq:0000000000000000 LL_RCC_GetI2CClockFreq
     /tmp/ccUDUpCZ.s:1125   .text.LL_RCC_GetI2CClockFreq:0000000000000048 $d
     /tmp/ccUDUpCZ.s:1131   .text.LL_RCC_GetLPUARTClockFreq:0000000000000000 $t
     /tmp/ccUDUpCZ.s:1138   .text.LL_RCC_GetLPUARTClockFreq:0000000000000000 LL_RCC_GetLPUARTClockFreq
     /tmp/ccUDUpCZ.s:1243   .text.LL_RCC_GetLPUARTClockFreq:0000000000000054 $d
     /tmp/ccUDUpCZ.s:1249   .text.LL_RCC_GetLPTIMClockFreq:0000000000000000 $t
     /tmp/ccUDUpCZ.s:1256   .text.LL_RCC_GetLPTIMClockFreq:0000000000000000 LL_RCC_GetLPTIMClockFreq
     /tmp/ccUDUpCZ.s:1416   .text.LL_RCC_GetLPTIMClockFreq:0000000000000078 $d
     /tmp/ccUDUpCZ.s:1428   .text.RCC_PLL_GetFreqDomain_ADC:0000000000000000 $t
     /tmp/ccUDUpCZ.s:1435   .text.RCC_PLL_GetFreqDomain_ADC:0000000000000000 RCC_PLL_GetFreqDomain_ADC
     /tmp/ccUDUpCZ.s:1557   .text.RCC_PLL_GetFreqDomain_ADC:000000000000003c $d
     /tmp/ccUDUpCZ.s:1564   .text.LL_RCC_GetADCClockFreq:0000000000000000 $t
     /tmp/ccUDUpCZ.s:1571   .text.LL_RCC_GetADCClockFreq:0000000000000000 LL_RCC_GetADCClockFreq
     /tmp/ccUDUpCZ.s:1657   .text.LL_RCC_GetADCClockFreq:0000000000000040 $d
     /tmp/ccUDUpCZ.s:1663   .text.LL_RCC_GetI2SClockFreq:0000000000000000 $t
     /tmp/ccUDUpCZ.s:1670   .text.LL_RCC_GetI2SClockFreq:0000000000000000 LL_RCC_GetI2SClockFreq
     /tmp/ccUDUpCZ.s:1779   .text.LL_RCC_GetI2SClockFreq:0000000000000044 $d
     /tmp/ccUDUpCZ.s:1786   .text.RCC_PLL_GetFreqDomain_I2S1:0000000000000000 $t
     /tmp/ccUDUpCZ.s:1793   .text.RCC_PLL_GetFreqDomain_I2S1:0000000000000000 RCC_PLL_GetFreqDomain_I2S1
ARM GAS  /tmp/ccUDUpCZ.s 			page 106


     /tmp/ccUDUpCZ.s:1810   .text.RCC_PLL_GetFreqDomain_TIM1:0000000000000000 $t
     /tmp/ccUDUpCZ.s:1817   .text.RCC_PLL_GetFreqDomain_TIM1:0000000000000000 RCC_PLL_GetFreqDomain_TIM1
     /tmp/ccUDUpCZ.s:1944   .text.RCC_PLL_GetFreqDomain_TIM1:0000000000000040 $d
     /tmp/ccUDUpCZ.s:1951   .text.LL_RCC_GetTIMClockFreq:0000000000000000 $t
     /tmp/ccUDUpCZ.s:1958   .text.LL_RCC_GetTIMClockFreq:0000000000000000 LL_RCC_GetTIMClockFreq
     /tmp/ccUDUpCZ.s:2081   .text.LL_RCC_GetTIMClockFreq:0000000000000058 $d
     /tmp/ccUDUpCZ.s:2088   .text.RCC_PLL_GetFreqDomain_TIM15:0000000000000000 $t
     /tmp/ccUDUpCZ.s:2095   .text.RCC_PLL_GetFreqDomain_TIM15:0000000000000000 RCC_PLL_GetFreqDomain_TIM15

UNDEFINED SYMBOLS
AHBPrescTable
APBPrescTable
__aeabi_uidiv
__aeabi_idiv
