// Seed: 702475715
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  assign module_1.id_6 = 0;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output wor id_2,
    input tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    output tri id_6,
    output tri id_7,
    output tri0 id_8,
    input supply1 id_9,
    input supply1 id_10,
    output tri id_11,
    output wor id_12,
    output tri id_13
);
  logic id_15;
  ;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
