-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEPBCHGeneratorRFSoC2x2\LTE_GENER_ip_src_VectorPackOut.vhd
-- Created: 2022-05-23 17:12:03
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_GENER_ip_src_VectorPackOut
-- Source Path: zynqRadioHWSWLTEPBCHGeneratorRFSoC2x2/LTE_GENERATOR/LTE_Generator/Vector Interpolator/Vector To DAC 
-- I/VectorPackOu
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.LTE_GENER_ip_src_LTE_GENERATOR_pac.ALL;

ENTITY LTE_GENER_ip_src_VectorPackOut IS
  PORT( vector_in_0                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
        vector_in_1                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
        vector_in_2                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
        vector_in_3                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
        vector_in_4                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
        vector_in_5                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
        vector_in_6                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
        vector_in_7                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
        packed_out                        :   OUT   std_logic_vector(127 DOWNTO 0)  -- ufix128
        );
END LTE_GENER_ip_src_VectorPackOut;


ARCHITECTURE rtl OF LTE_GENER_ip_src_VectorPackOut IS

  -- Signals
  SIGNAL vector_in                        : vector_of_unsigned16(0 TO 7);  -- ufix16_En15 [8]
  SIGNAL packed_out_tmp                   : unsigned(127 DOWNTO 0);  -- ufix128

BEGIN
  vector_in(0) <= unsigned(vector_in_0);
  vector_in(1) <= unsigned(vector_in_1);
  vector_in(2) <= unsigned(vector_in_2);
  vector_in(3) <= unsigned(vector_in_3);
  vector_in(4) <= unsigned(vector_in_4);
  vector_in(5) <= unsigned(vector_in_5);
  vector_in(6) <= unsigned(vector_in_6);
  vector_in(7) <= unsigned(vector_in_7);

  packed_out_tmp <= vector_in(7) & vector_in(6) & vector_in(5) & vector_in(4) & vector_in(3) & vector_in(2) & vector_in(1) & vector_in(0);

  packed_out <= std_logic_vector(packed_out_tmp);

END rtl;

