#include "output_verilog.h"

namespace FlatCircuit {

  void outputVerilog(const CellDefinition& def,
                     const std::string& verilogFile) {
  }
  
}
