
CV Synth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cd8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08009e68  08009e68  00019e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f58  08009f58  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  08009f58  08009f58  00019f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f60  08009f60  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f60  08009f60  00019f60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f64  08009f64  00019f64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08009f68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000083c  20000094  08009ffc  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008d0  08009ffc  000208d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b17a  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003924  00000000  00000000  0003b23e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001330  00000000  00000000  0003eb68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011c0  00000000  00000000  0003fe98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025122  00000000  00000000  00041058  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011670  00000000  00000000  0006617a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cdc2e  00000000  00000000  000777ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00145418  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005904  00000000  00000000  00145494  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e50 	.word	0x08009e50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	08009e50 	.word	0x08009e50

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2uiz>:
 8000a0c:	004a      	lsls	r2, r1, #1
 8000a0e:	d211      	bcs.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d211      	bcs.n	8000a3a <__aeabi_d2uiz+0x2e>
 8000a16:	d50d      	bpl.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d40e      	bmi.n	8000a40 <__aeabi_d2uiz+0x34>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_d2uiz+0x3a>
 8000a40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0000 	mov.w	r0, #0
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_uldivmod>:
 8000a4c:	b953      	cbnz	r3, 8000a64 <__aeabi_uldivmod+0x18>
 8000a4e:	b94a      	cbnz	r2, 8000a64 <__aeabi_uldivmod+0x18>
 8000a50:	2900      	cmp	r1, #0
 8000a52:	bf08      	it	eq
 8000a54:	2800      	cmpeq	r0, #0
 8000a56:	bf1c      	itt	ne
 8000a58:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a5c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a60:	f000 b972 	b.w	8000d48 <__aeabi_idiv0>
 8000a64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a6c:	f000 f806 	bl	8000a7c <__udivmoddi4>
 8000a70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a78:	b004      	add	sp, #16
 8000a7a:	4770      	bx	lr

08000a7c <__udivmoddi4>:
 8000a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a80:	9e08      	ldr	r6, [sp, #32]
 8000a82:	4604      	mov	r4, r0
 8000a84:	4688      	mov	r8, r1
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d14b      	bne.n	8000b22 <__udivmoddi4+0xa6>
 8000a8a:	428a      	cmp	r2, r1
 8000a8c:	4615      	mov	r5, r2
 8000a8e:	d967      	bls.n	8000b60 <__udivmoddi4+0xe4>
 8000a90:	fab2 f282 	clz	r2, r2
 8000a94:	b14a      	cbz	r2, 8000aaa <__udivmoddi4+0x2e>
 8000a96:	f1c2 0720 	rsb	r7, r2, #32
 8000a9a:	fa01 f302 	lsl.w	r3, r1, r2
 8000a9e:	fa20 f707 	lsr.w	r7, r0, r7
 8000aa2:	4095      	lsls	r5, r2
 8000aa4:	ea47 0803 	orr.w	r8, r7, r3
 8000aa8:	4094      	lsls	r4, r2
 8000aaa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000aae:	0c23      	lsrs	r3, r4, #16
 8000ab0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ab4:	fa1f fc85 	uxth.w	ip, r5
 8000ab8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000abc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ac0:	fb07 f10c 	mul.w	r1, r7, ip
 8000ac4:	4299      	cmp	r1, r3
 8000ac6:	d909      	bls.n	8000adc <__udivmoddi4+0x60>
 8000ac8:	18eb      	adds	r3, r5, r3
 8000aca:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000ace:	f080 811b 	bcs.w	8000d08 <__udivmoddi4+0x28c>
 8000ad2:	4299      	cmp	r1, r3
 8000ad4:	f240 8118 	bls.w	8000d08 <__udivmoddi4+0x28c>
 8000ad8:	3f02      	subs	r7, #2
 8000ada:	442b      	add	r3, r5
 8000adc:	1a5b      	subs	r3, r3, r1
 8000ade:	b2a4      	uxth	r4, r4
 8000ae0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ae4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ae8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000aec:	fb00 fc0c 	mul.w	ip, r0, ip
 8000af0:	45a4      	cmp	ip, r4
 8000af2:	d909      	bls.n	8000b08 <__udivmoddi4+0x8c>
 8000af4:	192c      	adds	r4, r5, r4
 8000af6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000afa:	f080 8107 	bcs.w	8000d0c <__udivmoddi4+0x290>
 8000afe:	45a4      	cmp	ip, r4
 8000b00:	f240 8104 	bls.w	8000d0c <__udivmoddi4+0x290>
 8000b04:	3802      	subs	r0, #2
 8000b06:	442c      	add	r4, r5
 8000b08:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b0c:	eba4 040c 	sub.w	r4, r4, ip
 8000b10:	2700      	movs	r7, #0
 8000b12:	b11e      	cbz	r6, 8000b1c <__udivmoddi4+0xa0>
 8000b14:	40d4      	lsrs	r4, r2
 8000b16:	2300      	movs	r3, #0
 8000b18:	e9c6 4300 	strd	r4, r3, [r6]
 8000b1c:	4639      	mov	r1, r7
 8000b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b22:	428b      	cmp	r3, r1
 8000b24:	d909      	bls.n	8000b3a <__udivmoddi4+0xbe>
 8000b26:	2e00      	cmp	r6, #0
 8000b28:	f000 80eb 	beq.w	8000d02 <__udivmoddi4+0x286>
 8000b2c:	2700      	movs	r7, #0
 8000b2e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b32:	4638      	mov	r0, r7
 8000b34:	4639      	mov	r1, r7
 8000b36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b3a:	fab3 f783 	clz	r7, r3
 8000b3e:	2f00      	cmp	r7, #0
 8000b40:	d147      	bne.n	8000bd2 <__udivmoddi4+0x156>
 8000b42:	428b      	cmp	r3, r1
 8000b44:	d302      	bcc.n	8000b4c <__udivmoddi4+0xd0>
 8000b46:	4282      	cmp	r2, r0
 8000b48:	f200 80fa 	bhi.w	8000d40 <__udivmoddi4+0x2c4>
 8000b4c:	1a84      	subs	r4, r0, r2
 8000b4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b52:	2001      	movs	r0, #1
 8000b54:	4698      	mov	r8, r3
 8000b56:	2e00      	cmp	r6, #0
 8000b58:	d0e0      	beq.n	8000b1c <__udivmoddi4+0xa0>
 8000b5a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b5e:	e7dd      	b.n	8000b1c <__udivmoddi4+0xa0>
 8000b60:	b902      	cbnz	r2, 8000b64 <__udivmoddi4+0xe8>
 8000b62:	deff      	udf	#255	; 0xff
 8000b64:	fab2 f282 	clz	r2, r2
 8000b68:	2a00      	cmp	r2, #0
 8000b6a:	f040 808f 	bne.w	8000c8c <__udivmoddi4+0x210>
 8000b6e:	1b49      	subs	r1, r1, r5
 8000b70:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b74:	fa1f f885 	uxth.w	r8, r5
 8000b78:	2701      	movs	r7, #1
 8000b7a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b7e:	0c23      	lsrs	r3, r4, #16
 8000b80:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b88:	fb08 f10c 	mul.w	r1, r8, ip
 8000b8c:	4299      	cmp	r1, r3
 8000b8e:	d907      	bls.n	8000ba0 <__udivmoddi4+0x124>
 8000b90:	18eb      	adds	r3, r5, r3
 8000b92:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000b96:	d202      	bcs.n	8000b9e <__udivmoddi4+0x122>
 8000b98:	4299      	cmp	r1, r3
 8000b9a:	f200 80cd 	bhi.w	8000d38 <__udivmoddi4+0x2bc>
 8000b9e:	4684      	mov	ip, r0
 8000ba0:	1a59      	subs	r1, r3, r1
 8000ba2:	b2a3      	uxth	r3, r4
 8000ba4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ba8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bac:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000bb0:	fb08 f800 	mul.w	r8, r8, r0
 8000bb4:	45a0      	cmp	r8, r4
 8000bb6:	d907      	bls.n	8000bc8 <__udivmoddi4+0x14c>
 8000bb8:	192c      	adds	r4, r5, r4
 8000bba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bbe:	d202      	bcs.n	8000bc6 <__udivmoddi4+0x14a>
 8000bc0:	45a0      	cmp	r8, r4
 8000bc2:	f200 80b6 	bhi.w	8000d32 <__udivmoddi4+0x2b6>
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	eba4 0408 	sub.w	r4, r4, r8
 8000bcc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bd0:	e79f      	b.n	8000b12 <__udivmoddi4+0x96>
 8000bd2:	f1c7 0c20 	rsb	ip, r7, #32
 8000bd6:	40bb      	lsls	r3, r7
 8000bd8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bdc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000be0:	fa01 f407 	lsl.w	r4, r1, r7
 8000be4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000be8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bec:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000bf0:	4325      	orrs	r5, r4
 8000bf2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000bf6:	0c2c      	lsrs	r4, r5, #16
 8000bf8:	fb08 3319 	mls	r3, r8, r9, r3
 8000bfc:	fa1f fa8e 	uxth.w	sl, lr
 8000c00:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c04:	fb09 f40a 	mul.w	r4, r9, sl
 8000c08:	429c      	cmp	r4, r3
 8000c0a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c0e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c12:	d90b      	bls.n	8000c2c <__udivmoddi4+0x1b0>
 8000c14:	eb1e 0303 	adds.w	r3, lr, r3
 8000c18:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000c1c:	f080 8087 	bcs.w	8000d2e <__udivmoddi4+0x2b2>
 8000c20:	429c      	cmp	r4, r3
 8000c22:	f240 8084 	bls.w	8000d2e <__udivmoddi4+0x2b2>
 8000c26:	f1a9 0902 	sub.w	r9, r9, #2
 8000c2a:	4473      	add	r3, lr
 8000c2c:	1b1b      	subs	r3, r3, r4
 8000c2e:	b2ad      	uxth	r5, r5
 8000c30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c34:	fb08 3310 	mls	r3, r8, r0, r3
 8000c38:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c3c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c40:	45a2      	cmp	sl, r4
 8000c42:	d908      	bls.n	8000c56 <__udivmoddi4+0x1da>
 8000c44:	eb1e 0404 	adds.w	r4, lr, r4
 8000c48:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c4c:	d26b      	bcs.n	8000d26 <__udivmoddi4+0x2aa>
 8000c4e:	45a2      	cmp	sl, r4
 8000c50:	d969      	bls.n	8000d26 <__udivmoddi4+0x2aa>
 8000c52:	3802      	subs	r0, #2
 8000c54:	4474      	add	r4, lr
 8000c56:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c5a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c5e:	eba4 040a 	sub.w	r4, r4, sl
 8000c62:	454c      	cmp	r4, r9
 8000c64:	46c2      	mov	sl, r8
 8000c66:	464b      	mov	r3, r9
 8000c68:	d354      	bcc.n	8000d14 <__udivmoddi4+0x298>
 8000c6a:	d051      	beq.n	8000d10 <__udivmoddi4+0x294>
 8000c6c:	2e00      	cmp	r6, #0
 8000c6e:	d069      	beq.n	8000d44 <__udivmoddi4+0x2c8>
 8000c70:	ebb1 050a 	subs.w	r5, r1, sl
 8000c74:	eb64 0403 	sbc.w	r4, r4, r3
 8000c78:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c7c:	40fd      	lsrs	r5, r7
 8000c7e:	40fc      	lsrs	r4, r7
 8000c80:	ea4c 0505 	orr.w	r5, ip, r5
 8000c84:	e9c6 5400 	strd	r5, r4, [r6]
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e747      	b.n	8000b1c <__udivmoddi4+0xa0>
 8000c8c:	f1c2 0320 	rsb	r3, r2, #32
 8000c90:	fa20 f703 	lsr.w	r7, r0, r3
 8000c94:	4095      	lsls	r5, r2
 8000c96:	fa01 f002 	lsl.w	r0, r1, r2
 8000c9a:	fa21 f303 	lsr.w	r3, r1, r3
 8000c9e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ca2:	4338      	orrs	r0, r7
 8000ca4:	0c01      	lsrs	r1, r0, #16
 8000ca6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000caa:	fa1f f885 	uxth.w	r8, r5
 8000cae:	fb0e 3317 	mls	r3, lr, r7, r3
 8000cb2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb6:	fb07 f308 	mul.w	r3, r7, r8
 8000cba:	428b      	cmp	r3, r1
 8000cbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000cc0:	d907      	bls.n	8000cd2 <__udivmoddi4+0x256>
 8000cc2:	1869      	adds	r1, r5, r1
 8000cc4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000cc8:	d22f      	bcs.n	8000d2a <__udivmoddi4+0x2ae>
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d92d      	bls.n	8000d2a <__udivmoddi4+0x2ae>
 8000cce:	3f02      	subs	r7, #2
 8000cd0:	4429      	add	r1, r5
 8000cd2:	1acb      	subs	r3, r1, r3
 8000cd4:	b281      	uxth	r1, r0
 8000cd6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cda:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cde:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce2:	fb00 f308 	mul.w	r3, r0, r8
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	d907      	bls.n	8000cfa <__udivmoddi4+0x27e>
 8000cea:	1869      	adds	r1, r5, r1
 8000cec:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000cf0:	d217      	bcs.n	8000d22 <__udivmoddi4+0x2a6>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d915      	bls.n	8000d22 <__udivmoddi4+0x2a6>
 8000cf6:	3802      	subs	r0, #2
 8000cf8:	4429      	add	r1, r5
 8000cfa:	1ac9      	subs	r1, r1, r3
 8000cfc:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d00:	e73b      	b.n	8000b7a <__udivmoddi4+0xfe>
 8000d02:	4637      	mov	r7, r6
 8000d04:	4630      	mov	r0, r6
 8000d06:	e709      	b.n	8000b1c <__udivmoddi4+0xa0>
 8000d08:	4607      	mov	r7, r0
 8000d0a:	e6e7      	b.n	8000adc <__udivmoddi4+0x60>
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	e6fb      	b.n	8000b08 <__udivmoddi4+0x8c>
 8000d10:	4541      	cmp	r1, r8
 8000d12:	d2ab      	bcs.n	8000c6c <__udivmoddi4+0x1f0>
 8000d14:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d18:	eb69 020e 	sbc.w	r2, r9, lr
 8000d1c:	3801      	subs	r0, #1
 8000d1e:	4613      	mov	r3, r2
 8000d20:	e7a4      	b.n	8000c6c <__udivmoddi4+0x1f0>
 8000d22:	4660      	mov	r0, ip
 8000d24:	e7e9      	b.n	8000cfa <__udivmoddi4+0x27e>
 8000d26:	4618      	mov	r0, r3
 8000d28:	e795      	b.n	8000c56 <__udivmoddi4+0x1da>
 8000d2a:	4667      	mov	r7, ip
 8000d2c:	e7d1      	b.n	8000cd2 <__udivmoddi4+0x256>
 8000d2e:	4681      	mov	r9, r0
 8000d30:	e77c      	b.n	8000c2c <__udivmoddi4+0x1b0>
 8000d32:	3802      	subs	r0, #2
 8000d34:	442c      	add	r4, r5
 8000d36:	e747      	b.n	8000bc8 <__udivmoddi4+0x14c>
 8000d38:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d3c:	442b      	add	r3, r5
 8000d3e:	e72f      	b.n	8000ba0 <__udivmoddi4+0x124>
 8000d40:	4638      	mov	r0, r7
 8000d42:	e708      	b.n	8000b56 <__udivmoddi4+0xda>
 8000d44:	4637      	mov	r7, r6
 8000d46:	e6e9      	b.n	8000b1c <__udivmoddi4+0xa0>

08000d48 <__aeabi_idiv0>:
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	0000      	movs	r0, r0
	...

08000d50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d50:	b598      	push	{r3, r4, r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d54:	f000 fd9a 	bl	800188c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d58:	f000 f872 	bl	8000e40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d5c:	f000 f9b2 	bl	80010c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d60:	f000 f990 	bl	8001084 <MX_DMA_Init>
  MX_I2C1_Init();
 8000d64:	f000 f900 	bl	8000f68 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000d68:	f000 f92c 	bl	8000fc4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000d6c:	f007 fdf8 	bl	8008960 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 8000d70:	f000 f95e 	bl	8001030 <MX_USART2_UART_Init>
  MX_DAC_Init();
 8000d74:	f000 f8ce 	bl	8000f14 <MX_DAC_Init>
  /* USER CODE BEGIN 2 */
  	  	  valByte = (uint8_t)((valVolt/3.0)*255);
 8000d78:	4b29      	ldr	r3, [pc, #164]	; (8000e20 <main+0xd0>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f7ff fbdb 	bl	8000538 <__aeabi_f2d>
 8000d82:	f04f 0200 	mov.w	r2, #0
 8000d86:	4b27      	ldr	r3, [pc, #156]	; (8000e24 <main+0xd4>)
 8000d88:	f7ff fd58 	bl	800083c <__aeabi_ddiv>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	460c      	mov	r4, r1
 8000d90:	4618      	mov	r0, r3
 8000d92:	4621      	mov	r1, r4
 8000d94:	a320      	add	r3, pc, #128	; (adr r3, 8000e18 <main+0xc8>)
 8000d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d9a:	f7ff fc25 	bl	80005e8 <__aeabi_dmul>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	460c      	mov	r4, r1
 8000da2:	4618      	mov	r0, r3
 8000da4:	4621      	mov	r1, r4
 8000da6:	f7ff fe31 	bl	8000a0c <__aeabi_d2uiz>
 8000daa:	4603      	mov	r3, r0
 8000dac:	b2da      	uxtb	r2, r3
 8000dae:	4b1e      	ldr	r3, [pc, #120]	; (8000e28 <main+0xd8>)
 8000db0:	701a      	strb	r2, [r3, #0]

  	  	  HAL_UART_Receive_DMA(&huart2, RxData, 3);
 8000db2:	2203      	movs	r2, #3
 8000db4:	491d      	ldr	r1, [pc, #116]	; (8000e2c <main+0xdc>)
 8000db6:	481e      	ldr	r0, [pc, #120]	; (8000e30 <main+0xe0>)
 8000db8:	f004 f8a4 	bl	8004f04 <HAL_UART_Receive_DMA>
  	  	  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	481d      	ldr	r0, [pc, #116]	; (8000e34 <main+0xe4>)
 8000dc0:	f000 ff2b 	bl	8001c1a <HAL_DAC_Start>
  	  	  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_8B_R, valByte);
 8000dc4:	4b18      	ldr	r3, [pc, #96]	; (8000e28 <main+0xd8>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	2208      	movs	r2, #8
 8000dca:	2100      	movs	r1, #0
 8000dcc:	4819      	ldr	r0, [pc, #100]	; (8000e34 <main+0xe4>)
 8000dce:	f000 ffd7 	bl	8001d80 <HAL_DAC_SetValue>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000dd2:	f007 fdeb 	bl	80089ac <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    		//HAL_UART_Transmit(&huart2, TxData, 13, 10);
    		printf("\n");
 8000dd6:	200a      	movs	r0, #10
 8000dd8:	f008 f9cc 	bl	8009174 <putchar>

    printf("Status is 0x%X, pitch is 0x%X, velocity is 0x%X \n", RxData[0], RxData[1], RxData[2]);
 8000ddc:	4b13      	ldr	r3, [pc, #76]	; (8000e2c <main+0xdc>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	4619      	mov	r1, r3
 8000de4:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <main+0xdc>)
 8000de6:	785b      	ldrb	r3, [r3, #1]
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	461a      	mov	r2, r3
 8000dec:	4b0f      	ldr	r3, [pc, #60]	; (8000e2c <main+0xdc>)
 8000dee:	789b      	ldrb	r3, [r3, #2]
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	4811      	ldr	r0, [pc, #68]	; (8000e38 <main+0xe8>)
 8000df4:	f008 f9a6 	bl	8009144 <iprintf>

//    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, value_dac);
//    if (value_dac >= 4095) {
//    	value_dac = 0;
//    }
    HAL_Delay(2000);
 8000df8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000dfc:	f000 fdb8 	bl	8001970 <HAL_Delay>

    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8000e00:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e04:	480d      	ldr	r0, [pc, #52]	; (8000e3c <main+0xec>)
 8000e06:	f001 fd24 	bl	8002852 <HAL_GPIO_TogglePin>
    HAL_Delay(2000);
 8000e0a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000e0e:	f000 fdaf 	bl	8001970 <HAL_Delay>
    MX_USB_HOST_Process();
 8000e12:	e7de      	b.n	8000dd2 <main+0x82>
 8000e14:	f3af 8000 	nop.w
 8000e18:	00000000 	.word	0x00000000
 8000e1c:	406fe000 	.word	0x406fe000
 8000e20:	20000000 	.word	0x20000000
 8000e24:	40080000 	.word	0x40080000
 8000e28:	2000018c 	.word	0x2000018c
 8000e2c:	200001e8 	.word	0x200001e8
 8000e30:	200001ec 	.word	0x200001ec
 8000e34:	20000178 	.word	0x20000178
 8000e38:	08009e68 	.word	0x08009e68
 8000e3c:	40020c00 	.word	0x40020c00

08000e40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b094      	sub	sp, #80	; 0x50
 8000e44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e46:	f107 0320 	add.w	r3, r7, #32
 8000e4a:	2230      	movs	r2, #48	; 0x30
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f008 f8c8 	bl	8008fe4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e54:	f107 030c 	add.w	r3, r7, #12
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	605a      	str	r2, [r3, #4]
 8000e5e:	609a      	str	r2, [r3, #8]
 8000e60:	60da      	str	r2, [r3, #12]
 8000e62:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e64:	2300      	movs	r3, #0
 8000e66:	60bb      	str	r3, [r7, #8]
 8000e68:	4b28      	ldr	r3, [pc, #160]	; (8000f0c <SystemClock_Config+0xcc>)
 8000e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6c:	4a27      	ldr	r2, [pc, #156]	; (8000f0c <SystemClock_Config+0xcc>)
 8000e6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e72:	6413      	str	r3, [r2, #64]	; 0x40
 8000e74:	4b25      	ldr	r3, [pc, #148]	; (8000f0c <SystemClock_Config+0xcc>)
 8000e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e7c:	60bb      	str	r3, [r7, #8]
 8000e7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e80:	2300      	movs	r3, #0
 8000e82:	607b      	str	r3, [r7, #4]
 8000e84:	4b22      	ldr	r3, [pc, #136]	; (8000f10 <SystemClock_Config+0xd0>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a21      	ldr	r2, [pc, #132]	; (8000f10 <SystemClock_Config+0xd0>)
 8000e8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e8e:	6013      	str	r3, [r2, #0]
 8000e90:	4b1f      	ldr	r3, [pc, #124]	; (8000f10 <SystemClock_Config+0xd0>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e98:	607b      	str	r3, [r7, #4]
 8000e9a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ea0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ea4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000eaa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000eae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000eb0:	2304      	movs	r3, #4
 8000eb2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000eb4:	2360      	movs	r3, #96	; 0x60
 8000eb6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8000eb8:	2306      	movs	r3, #6
 8000eba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ebc:	2304      	movs	r3, #4
 8000ebe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ec0:	f107 0320 	add.w	r3, r7, #32
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f003 fb09 	bl	80044dc <HAL_RCC_OscConfig>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ed0:	f000 fa06 	bl	80012e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ed4:	230f      	movs	r3, #15
 8000ed6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ee0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ee4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ee6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000eec:	f107 030c 	add.w	r3, r7, #12
 8000ef0:	2101      	movs	r1, #1
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f003 fd62 	bl	80049bc <HAL_RCC_ClockConfig>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000efe:	f000 f9ef 	bl	80012e0 <Error_Handler>
  }
}
 8000f02:	bf00      	nop
 8000f04:	3750      	adds	r7, #80	; 0x50
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40023800 	.word	0x40023800
 8000f10:	40007000 	.word	0x40007000

08000f14 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000f22:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <MX_DAC_Init+0x4c>)
 8000f24:	4a0f      	ldr	r2, [pc, #60]	; (8000f64 <MX_DAC_Init+0x50>)
 8000f26:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000f28:	480d      	ldr	r0, [pc, #52]	; (8000f60 <MX_DAC_Init+0x4c>)
 8000f2a:	f000 fe54 	bl	8001bd6 <HAL_DAC_Init>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000f34:	f000 f9d4 	bl	80012e0 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f40:	463b      	mov	r3, r7
 8000f42:	2200      	movs	r2, #0
 8000f44:	4619      	mov	r1, r3
 8000f46:	4806      	ldr	r0, [pc, #24]	; (8000f60 <MX_DAC_Init+0x4c>)
 8000f48:	f000 fecd 	bl	8001ce6 <HAL_DAC_ConfigChannel>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000f52:	f000 f9c5 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20000178 	.word	0x20000178
 8000f64:	40007400 	.word	0x40007400

08000f68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f6c:	4b12      	ldr	r3, [pc, #72]	; (8000fb8 <MX_I2C1_Init+0x50>)
 8000f6e:	4a13      	ldr	r2, [pc, #76]	; (8000fbc <MX_I2C1_Init+0x54>)
 8000f70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f72:	4b11      	ldr	r3, [pc, #68]	; (8000fb8 <MX_I2C1_Init+0x50>)
 8000f74:	4a12      	ldr	r2, [pc, #72]	; (8000fc0 <MX_I2C1_Init+0x58>)
 8000f76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f78:	4b0f      	ldr	r3, [pc, #60]	; (8000fb8 <MX_I2C1_Init+0x50>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	; (8000fb8 <MX_I2C1_Init+0x50>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f84:	4b0c      	ldr	r3, [pc, #48]	; (8000fb8 <MX_I2C1_Init+0x50>)
 8000f86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f8c:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <MX_I2C1_Init+0x50>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f92:	4b09      	ldr	r3, [pc, #36]	; (8000fb8 <MX_I2C1_Init+0x50>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f98:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <MX_I2C1_Init+0x50>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f9e:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <MX_I2C1_Init+0x50>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fa4:	4804      	ldr	r0, [pc, #16]	; (8000fb8 <MX_I2C1_Init+0x50>)
 8000fa6:	f003 f961 	bl	800426c <HAL_I2C_Init>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fb0:	f000 f996 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000124 	.word	0x20000124
 8000fbc:	40005400 	.word	0x40005400
 8000fc0:	000186a0 	.word	0x000186a0

08000fc4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000fc8:	4b17      	ldr	r3, [pc, #92]	; (8001028 <MX_SPI1_Init+0x64>)
 8000fca:	4a18      	ldr	r2, [pc, #96]	; (800102c <MX_SPI1_Init+0x68>)
 8000fcc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fce:	4b16      	ldr	r3, [pc, #88]	; (8001028 <MX_SPI1_Init+0x64>)
 8000fd0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fd4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fd6:	4b14      	ldr	r3, [pc, #80]	; (8001028 <MX_SPI1_Init+0x64>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fdc:	4b12      	ldr	r3, [pc, #72]	; (8001028 <MX_SPI1_Init+0x64>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fe2:	4b11      	ldr	r3, [pc, #68]	; (8001028 <MX_SPI1_Init+0x64>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fe8:	4b0f      	ldr	r3, [pc, #60]	; (8001028 <MX_SPI1_Init+0x64>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000fee:	4b0e      	ldr	r3, [pc, #56]	; (8001028 <MX_SPI1_Init+0x64>)
 8000ff0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ff4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ff6:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <MX_SPI1_Init+0x64>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <MX_SPI1_Init+0x64>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001002:	4b09      	ldr	r3, [pc, #36]	; (8001028 <MX_SPI1_Init+0x64>)
 8001004:	2200      	movs	r2, #0
 8001006:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001008:	4b07      	ldr	r3, [pc, #28]	; (8001028 <MX_SPI1_Init+0x64>)
 800100a:	2200      	movs	r2, #0
 800100c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800100e:	4b06      	ldr	r3, [pc, #24]	; (8001028 <MX_SPI1_Init+0x64>)
 8001010:	220a      	movs	r2, #10
 8001012:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001014:	4804      	ldr	r0, [pc, #16]	; (8001028 <MX_SPI1_Init+0x64>)
 8001016:	f003 fec3 	bl	8004da0 <HAL_SPI_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001020:	f000 f95e 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000190 	.word	0x20000190
 800102c:	40013000 	.word	0x40013000

08001030 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001034:	4b11      	ldr	r3, [pc, #68]	; (800107c <MX_USART2_UART_Init+0x4c>)
 8001036:	4a12      	ldr	r2, [pc, #72]	; (8001080 <MX_USART2_UART_Init+0x50>)
 8001038:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800103a:	4b10      	ldr	r3, [pc, #64]	; (800107c <MX_USART2_UART_Init+0x4c>)
 800103c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001040:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001042:	4b0e      	ldr	r3, [pc, #56]	; (800107c <MX_USART2_UART_Init+0x4c>)
 8001044:	2200      	movs	r2, #0
 8001046:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001048:	4b0c      	ldr	r3, [pc, #48]	; (800107c <MX_USART2_UART_Init+0x4c>)
 800104a:	2200      	movs	r2, #0
 800104c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800104e:	4b0b      	ldr	r3, [pc, #44]	; (800107c <MX_USART2_UART_Init+0x4c>)
 8001050:	2200      	movs	r2, #0
 8001052:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001054:	4b09      	ldr	r3, [pc, #36]	; (800107c <MX_USART2_UART_Init+0x4c>)
 8001056:	220c      	movs	r2, #12
 8001058:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800105a:	4b08      	ldr	r3, [pc, #32]	; (800107c <MX_USART2_UART_Init+0x4c>)
 800105c:	2200      	movs	r2, #0
 800105e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001060:	4b06      	ldr	r3, [pc, #24]	; (800107c <MX_USART2_UART_Init+0x4c>)
 8001062:	2200      	movs	r2, #0
 8001064:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001066:	4805      	ldr	r0, [pc, #20]	; (800107c <MX_USART2_UART_Init+0x4c>)
 8001068:	f003 fefe 	bl	8004e68 <HAL_UART_Init>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001072:	f000 f935 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	200001ec 	.word	0x200001ec
 8001080:	40004400 	.word	0x40004400

08001084 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800108a:	2300      	movs	r3, #0
 800108c:	607b      	str	r3, [r7, #4]
 800108e:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <MX_DMA_Init+0x3c>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	4a0b      	ldr	r2, [pc, #44]	; (80010c0 <MX_DMA_Init+0x3c>)
 8001094:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001098:	6313      	str	r3, [r2, #48]	; 0x30
 800109a:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <MX_DMA_Init+0x3c>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010a2:	607b      	str	r3, [r7, #4]
 80010a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2100      	movs	r1, #0
 80010aa:	2010      	movs	r0, #16
 80010ac:	f000 fd5d 	bl	8001b6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80010b0:	2010      	movs	r0, #16
 80010b2:	f000 fd76 	bl	8001ba2 <HAL_NVIC_EnableIRQ>

}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40023800 	.word	0x40023800

080010c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08c      	sub	sp, #48	; 0x30
 80010c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ca:	f107 031c 	add.w	r3, r7, #28
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
 80010d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	61bb      	str	r3, [r7, #24]
 80010de:	4b79      	ldr	r3, [pc, #484]	; (80012c4 <MX_GPIO_Init+0x200>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	4a78      	ldr	r2, [pc, #480]	; (80012c4 <MX_GPIO_Init+0x200>)
 80010e4:	f043 0310 	orr.w	r3, r3, #16
 80010e8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ea:	4b76      	ldr	r3, [pc, #472]	; (80012c4 <MX_GPIO_Init+0x200>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	f003 0310 	and.w	r3, r3, #16
 80010f2:	61bb      	str	r3, [r7, #24]
 80010f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	617b      	str	r3, [r7, #20]
 80010fa:	4b72      	ldr	r3, [pc, #456]	; (80012c4 <MX_GPIO_Init+0x200>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	4a71      	ldr	r2, [pc, #452]	; (80012c4 <MX_GPIO_Init+0x200>)
 8001100:	f043 0304 	orr.w	r3, r3, #4
 8001104:	6313      	str	r3, [r2, #48]	; 0x30
 8001106:	4b6f      	ldr	r3, [pc, #444]	; (80012c4 <MX_GPIO_Init+0x200>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	f003 0304 	and.w	r3, r3, #4
 800110e:	617b      	str	r3, [r7, #20]
 8001110:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
 8001116:	4b6b      	ldr	r3, [pc, #428]	; (80012c4 <MX_GPIO_Init+0x200>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	4a6a      	ldr	r2, [pc, #424]	; (80012c4 <MX_GPIO_Init+0x200>)
 800111c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001120:	6313      	str	r3, [r2, #48]	; 0x30
 8001122:	4b68      	ldr	r3, [pc, #416]	; (80012c4 <MX_GPIO_Init+0x200>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800112a:	613b      	str	r3, [r7, #16]
 800112c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	4b64      	ldr	r3, [pc, #400]	; (80012c4 <MX_GPIO_Init+0x200>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	4a63      	ldr	r2, [pc, #396]	; (80012c4 <MX_GPIO_Init+0x200>)
 8001138:	f043 0301 	orr.w	r3, r3, #1
 800113c:	6313      	str	r3, [r2, #48]	; 0x30
 800113e:	4b61      	ldr	r3, [pc, #388]	; (80012c4 <MX_GPIO_Init+0x200>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	60bb      	str	r3, [r7, #8]
 800114e:	4b5d      	ldr	r3, [pc, #372]	; (80012c4 <MX_GPIO_Init+0x200>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	4a5c      	ldr	r2, [pc, #368]	; (80012c4 <MX_GPIO_Init+0x200>)
 8001154:	f043 0302 	orr.w	r3, r3, #2
 8001158:	6313      	str	r3, [r2, #48]	; 0x30
 800115a:	4b5a      	ldr	r3, [pc, #360]	; (80012c4 <MX_GPIO_Init+0x200>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	f003 0302 	and.w	r3, r3, #2
 8001162:	60bb      	str	r3, [r7, #8]
 8001164:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	607b      	str	r3, [r7, #4]
 800116a:	4b56      	ldr	r3, [pc, #344]	; (80012c4 <MX_GPIO_Init+0x200>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	4a55      	ldr	r2, [pc, #340]	; (80012c4 <MX_GPIO_Init+0x200>)
 8001170:	f043 0308 	orr.w	r3, r3, #8
 8001174:	6313      	str	r3, [r2, #48]	; 0x30
 8001176:	4b53      	ldr	r3, [pc, #332]	; (80012c4 <MX_GPIO_Init+0x200>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	f003 0308 	and.w	r3, r3, #8
 800117e:	607b      	str	r3, [r7, #4]
 8001180:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001182:	2200      	movs	r2, #0
 8001184:	2108      	movs	r1, #8
 8001186:	4850      	ldr	r0, [pc, #320]	; (80012c8 <MX_GPIO_Init+0x204>)
 8001188:	f001 fb4a 	bl	8002820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800118c:	2201      	movs	r2, #1
 800118e:	2101      	movs	r1, #1
 8001190:	484e      	ldr	r0, [pc, #312]	; (80012cc <MX_GPIO_Init+0x208>)
 8001192:	f001 fb45 	bl	8002820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001196:	2200      	movs	r2, #0
 8001198:	f24f 0110 	movw	r1, #61456	; 0xf010
 800119c:	484c      	ldr	r0, [pc, #304]	; (80012d0 <MX_GPIO_Init+0x20c>)
 800119e:	f001 fb3f 	bl	8002820 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80011a2:	2308      	movs	r3, #8
 80011a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a6:	2301      	movs	r3, #1
 80011a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	2300      	movs	r3, #0
 80011b0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80011b2:	f107 031c 	add.w	r3, r7, #28
 80011b6:	4619      	mov	r1, r3
 80011b8:	4843      	ldr	r0, [pc, #268]	; (80012c8 <MX_GPIO_Init+0x204>)
 80011ba:	f001 f997 	bl	80024ec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80011be:	2301      	movs	r3, #1
 80011c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c2:	2301      	movs	r3, #1
 80011c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ca:	2300      	movs	r3, #0
 80011cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80011ce:	f107 031c 	add.w	r3, r7, #28
 80011d2:	4619      	mov	r1, r3
 80011d4:	483d      	ldr	r0, [pc, #244]	; (80012cc <MX_GPIO_Init+0x208>)
 80011d6:	f001 f989 	bl	80024ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80011da:	2308      	movs	r3, #8
 80011dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011de:	2302      	movs	r3, #2
 80011e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	2300      	movs	r3, #0
 80011e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e6:	2300      	movs	r3, #0
 80011e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011ea:	2305      	movs	r3, #5
 80011ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80011ee:	f107 031c 	add.w	r3, r7, #28
 80011f2:	4619      	mov	r1, r3
 80011f4:	4835      	ldr	r0, [pc, #212]	; (80012cc <MX_GPIO_Init+0x208>)
 80011f6:	f001 f979 	bl	80024ec <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011fa:	2301      	movs	r3, #1
 80011fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80011fe:	4b35      	ldr	r3, [pc, #212]	; (80012d4 <MX_GPIO_Init+0x210>)
 8001200:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001206:	f107 031c 	add.w	r3, r7, #28
 800120a:	4619      	mov	r1, r3
 800120c:	4832      	ldr	r0, [pc, #200]	; (80012d8 <MX_GPIO_Init+0x214>)
 800120e:	f001 f96d 	bl	80024ec <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001212:	2304      	movs	r3, #4
 8001214:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001216:	2300      	movs	r3, #0
 8001218:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800121e:	f107 031c 	add.w	r3, r7, #28
 8001222:	4619      	mov	r1, r3
 8001224:	482d      	ldr	r0, [pc, #180]	; (80012dc <MX_GPIO_Init+0x218>)
 8001226:	f001 f961 	bl	80024ec <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800122a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800122e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001230:	2302      	movs	r3, #2
 8001232:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800123c:	2305      	movs	r3, #5
 800123e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001240:	f107 031c 	add.w	r3, r7, #28
 8001244:	4619      	mov	r1, r3
 8001246:	4825      	ldr	r0, [pc, #148]	; (80012dc <MX_GPIO_Init+0x218>)
 8001248:	f001 f950 	bl	80024ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800124c:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001250:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001252:	2301      	movs	r3, #1
 8001254:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125a:	2300      	movs	r3, #0
 800125c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800125e:	f107 031c 	add.w	r3, r7, #28
 8001262:	4619      	mov	r1, r3
 8001264:	481a      	ldr	r0, [pc, #104]	; (80012d0 <MX_GPIO_Init+0x20c>)
 8001266:	f001 f941 	bl	80024ec <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800126a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800126e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001270:	2302      	movs	r3, #2
 8001272:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001278:	2300      	movs	r3, #0
 800127a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800127c:	2306      	movs	r3, #6
 800127e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001280:	f107 031c 	add.w	r3, r7, #28
 8001284:	4619      	mov	r1, r3
 8001286:	4811      	ldr	r0, [pc, #68]	; (80012cc <MX_GPIO_Init+0x208>)
 8001288:	f001 f930 	bl	80024ec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800128c:	2320      	movs	r3, #32
 800128e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001290:	2300      	movs	r3, #0
 8001292:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001298:	f107 031c 	add.w	r3, r7, #28
 800129c:	4619      	mov	r1, r3
 800129e:	480c      	ldr	r0, [pc, #48]	; (80012d0 <MX_GPIO_Init+0x20c>)
 80012a0:	f001 f924 	bl	80024ec <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80012a4:	2302      	movs	r3, #2
 80012a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012a8:	4b0a      	ldr	r3, [pc, #40]	; (80012d4 <MX_GPIO_Init+0x210>)
 80012aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80012b0:	f107 031c 	add.w	r3, r7, #28
 80012b4:	4619      	mov	r1, r3
 80012b6:	4804      	ldr	r0, [pc, #16]	; (80012c8 <MX_GPIO_Init+0x204>)
 80012b8:	f001 f918 	bl	80024ec <HAL_GPIO_Init>

}
 80012bc:	bf00      	nop
 80012be:	3730      	adds	r7, #48	; 0x30
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40020800 	.word	0x40020800
 80012d0:	40020c00 	.word	0x40020c00
 80012d4:	10120000 	.word	0x10120000
 80012d8:	40020000 	.word	0x40020000
 80012dc:	40020400 	.word	0x40020400

080012e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012e4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012e6:	e7fe      	b.n	80012e6 <Error_Handler+0x6>

080012e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	607b      	str	r3, [r7, #4]
 80012f2:	4b10      	ldr	r3, [pc, #64]	; (8001334 <HAL_MspInit+0x4c>)
 80012f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012f6:	4a0f      	ldr	r2, [pc, #60]	; (8001334 <HAL_MspInit+0x4c>)
 80012f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012fc:	6453      	str	r3, [r2, #68]	; 0x44
 80012fe:	4b0d      	ldr	r3, [pc, #52]	; (8001334 <HAL_MspInit+0x4c>)
 8001300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001302:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001306:	607b      	str	r3, [r7, #4]
 8001308:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	603b      	str	r3, [r7, #0]
 800130e:	4b09      	ldr	r3, [pc, #36]	; (8001334 <HAL_MspInit+0x4c>)
 8001310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001312:	4a08      	ldr	r2, [pc, #32]	; (8001334 <HAL_MspInit+0x4c>)
 8001314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001318:	6413      	str	r3, [r2, #64]	; 0x40
 800131a:	4b06      	ldr	r3, [pc, #24]	; (8001334 <HAL_MspInit+0x4c>)
 800131c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001322:	603b      	str	r3, [r7, #0]
 8001324:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001326:	2007      	movs	r0, #7
 8001328:	f000 fc14 	bl	8001b54 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800132c:	bf00      	nop
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40023800 	.word	0x40023800

08001338 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b08a      	sub	sp, #40	; 0x28
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001340:	f107 0314 	add.w	r3, r7, #20
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]
 800134e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a17      	ldr	r2, [pc, #92]	; (80013b4 <HAL_DAC_MspInit+0x7c>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d127      	bne.n	80013aa <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	4b16      	ldr	r3, [pc, #88]	; (80013b8 <HAL_DAC_MspInit+0x80>)
 8001360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001362:	4a15      	ldr	r2, [pc, #84]	; (80013b8 <HAL_DAC_MspInit+0x80>)
 8001364:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001368:	6413      	str	r3, [r2, #64]	; 0x40
 800136a:	4b13      	ldr	r3, [pc, #76]	; (80013b8 <HAL_DAC_MspInit+0x80>)
 800136c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001372:	613b      	str	r3, [r7, #16]
 8001374:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	4b0f      	ldr	r3, [pc, #60]	; (80013b8 <HAL_DAC_MspInit+0x80>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	4a0e      	ldr	r2, [pc, #56]	; (80013b8 <HAL_DAC_MspInit+0x80>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	6313      	str	r3, [r2, #48]	; 0x30
 8001386:	4b0c      	ldr	r3, [pc, #48]	; (80013b8 <HAL_DAC_MspInit+0x80>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001392:	2310      	movs	r3, #16
 8001394:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001396:	2303      	movs	r3, #3
 8001398:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800139e:	f107 0314 	add.w	r3, r7, #20
 80013a2:	4619      	mov	r1, r3
 80013a4:	4805      	ldr	r0, [pc, #20]	; (80013bc <HAL_DAC_MspInit+0x84>)
 80013a6:	f001 f8a1 	bl	80024ec <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80013aa:	bf00      	nop
 80013ac:	3728      	adds	r7, #40	; 0x28
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40007400 	.word	0x40007400
 80013b8:	40023800 	.word	0x40023800
 80013bc:	40020000 	.word	0x40020000

080013c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08a      	sub	sp, #40	; 0x28
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
 80013d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a19      	ldr	r2, [pc, #100]	; (8001444 <HAL_I2C_MspInit+0x84>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d12c      	bne.n	800143c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
 80013e6:	4b18      	ldr	r3, [pc, #96]	; (8001448 <HAL_I2C_MspInit+0x88>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	4a17      	ldr	r2, [pc, #92]	; (8001448 <HAL_I2C_MspInit+0x88>)
 80013ec:	f043 0302 	orr.w	r3, r3, #2
 80013f0:	6313      	str	r3, [r2, #48]	; 0x30
 80013f2:	4b15      	ldr	r3, [pc, #84]	; (8001448 <HAL_I2C_MspInit+0x88>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80013fe:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001404:	2312      	movs	r3, #18
 8001406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001408:	2301      	movs	r3, #1
 800140a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140c:	2300      	movs	r3, #0
 800140e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001410:	2304      	movs	r3, #4
 8001412:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	4619      	mov	r1, r3
 800141a:	480c      	ldr	r0, [pc, #48]	; (800144c <HAL_I2C_MspInit+0x8c>)
 800141c:	f001 f866 	bl	80024ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	4b08      	ldr	r3, [pc, #32]	; (8001448 <HAL_I2C_MspInit+0x88>)
 8001426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001428:	4a07      	ldr	r2, [pc, #28]	; (8001448 <HAL_I2C_MspInit+0x88>)
 800142a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800142e:	6413      	str	r3, [r2, #64]	; 0x40
 8001430:	4b05      	ldr	r3, [pc, #20]	; (8001448 <HAL_I2C_MspInit+0x88>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001434:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800143c:	bf00      	nop
 800143e:	3728      	adds	r7, #40	; 0x28
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40005400 	.word	0x40005400
 8001448:	40023800 	.word	0x40023800
 800144c:	40020400 	.word	0x40020400

08001450 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08a      	sub	sp, #40	; 0x28
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a19      	ldr	r2, [pc, #100]	; (80014d4 <HAL_SPI_MspInit+0x84>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d12b      	bne.n	80014ca <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	613b      	str	r3, [r7, #16]
 8001476:	4b18      	ldr	r3, [pc, #96]	; (80014d8 <HAL_SPI_MspInit+0x88>)
 8001478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147a:	4a17      	ldr	r2, [pc, #92]	; (80014d8 <HAL_SPI_MspInit+0x88>)
 800147c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001480:	6453      	str	r3, [r2, #68]	; 0x44
 8001482:	4b15      	ldr	r3, [pc, #84]	; (80014d8 <HAL_SPI_MspInit+0x88>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001486:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800148a:	613b      	str	r3, [r7, #16]
 800148c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	60fb      	str	r3, [r7, #12]
 8001492:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <HAL_SPI_MspInit+0x88>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	4a10      	ldr	r2, [pc, #64]	; (80014d8 <HAL_SPI_MspInit+0x88>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	6313      	str	r3, [r2, #48]	; 0x30
 800149e:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <HAL_SPI_MspInit+0x88>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	f003 0301 	and.w	r3, r3, #1
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80014aa:	23e0      	movs	r3, #224	; 0xe0
 80014ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ae:	2302      	movs	r3, #2
 80014b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b6:	2300      	movs	r3, #0
 80014b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014ba:	2305      	movs	r3, #5
 80014bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014be:	f107 0314 	add.w	r3, r7, #20
 80014c2:	4619      	mov	r1, r3
 80014c4:	4805      	ldr	r0, [pc, #20]	; (80014dc <HAL_SPI_MspInit+0x8c>)
 80014c6:	f001 f811 	bl	80024ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80014ca:	bf00      	nop
 80014cc:	3728      	adds	r7, #40	; 0x28
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40013000 	.word	0x40013000
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40020000 	.word	0x40020000

080014e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08a      	sub	sp, #40	; 0x28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a34      	ldr	r2, [pc, #208]	; (80015d0 <HAL_UART_MspInit+0xf0>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d162      	bne.n	80015c8 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	613b      	str	r3, [r7, #16]
 8001506:	4b33      	ldr	r3, [pc, #204]	; (80015d4 <HAL_UART_MspInit+0xf4>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150a:	4a32      	ldr	r2, [pc, #200]	; (80015d4 <HAL_UART_MspInit+0xf4>)
 800150c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001510:	6413      	str	r3, [r2, #64]	; 0x40
 8001512:	4b30      	ldr	r3, [pc, #192]	; (80015d4 <HAL_UART_MspInit+0xf4>)
 8001514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800151a:	613b      	str	r3, [r7, #16]
 800151c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
 8001522:	4b2c      	ldr	r3, [pc, #176]	; (80015d4 <HAL_UART_MspInit+0xf4>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	4a2b      	ldr	r2, [pc, #172]	; (80015d4 <HAL_UART_MspInit+0xf4>)
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	6313      	str	r3, [r2, #48]	; 0x30
 800152e:	4b29      	ldr	r3, [pc, #164]	; (80015d4 <HAL_UART_MspInit+0xf4>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800153a:	230c      	movs	r3, #12
 800153c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153e:	2302      	movs	r3, #2
 8001540:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001546:	2303      	movs	r3, #3
 8001548:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800154a:	2307      	movs	r3, #7
 800154c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154e:	f107 0314 	add.w	r3, r7, #20
 8001552:	4619      	mov	r1, r3
 8001554:	4820      	ldr	r0, [pc, #128]	; (80015d8 <HAL_UART_MspInit+0xf8>)
 8001556:	f000 ffc9 	bl	80024ec <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800155a:	4b20      	ldr	r3, [pc, #128]	; (80015dc <HAL_UART_MspInit+0xfc>)
 800155c:	4a20      	ldr	r2, [pc, #128]	; (80015e0 <HAL_UART_MspInit+0x100>)
 800155e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001560:	4b1e      	ldr	r3, [pc, #120]	; (80015dc <HAL_UART_MspInit+0xfc>)
 8001562:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001566:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001568:	4b1c      	ldr	r3, [pc, #112]	; (80015dc <HAL_UART_MspInit+0xfc>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800156e:	4b1b      	ldr	r3, [pc, #108]	; (80015dc <HAL_UART_MspInit+0xfc>)
 8001570:	2200      	movs	r2, #0
 8001572:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001574:	4b19      	ldr	r3, [pc, #100]	; (80015dc <HAL_UART_MspInit+0xfc>)
 8001576:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800157a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800157c:	4b17      	ldr	r3, [pc, #92]	; (80015dc <HAL_UART_MspInit+0xfc>)
 800157e:	2200      	movs	r2, #0
 8001580:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001582:	4b16      	ldr	r3, [pc, #88]	; (80015dc <HAL_UART_MspInit+0xfc>)
 8001584:	2200      	movs	r2, #0
 8001586:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001588:	4b14      	ldr	r3, [pc, #80]	; (80015dc <HAL_UART_MspInit+0xfc>)
 800158a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800158e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001590:	4b12      	ldr	r3, [pc, #72]	; (80015dc <HAL_UART_MspInit+0xfc>)
 8001592:	2200      	movs	r2, #0
 8001594:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001596:	4b11      	ldr	r3, [pc, #68]	; (80015dc <HAL_UART_MspInit+0xfc>)
 8001598:	2200      	movs	r2, #0
 800159a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800159c:	480f      	ldr	r0, [pc, #60]	; (80015dc <HAL_UART_MspInit+0xfc>)
 800159e:	f000 fc15 	bl	8001dcc <HAL_DMA_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80015a8:	f7ff fe9a 	bl	80012e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4a0b      	ldr	r2, [pc, #44]	; (80015dc <HAL_UART_MspInit+0xfc>)
 80015b0:	635a      	str	r2, [r3, #52]	; 0x34
 80015b2:	4a0a      	ldr	r2, [pc, #40]	; (80015dc <HAL_UART_MspInit+0xfc>)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80015b8:	2200      	movs	r2, #0
 80015ba:	2100      	movs	r1, #0
 80015bc:	2026      	movs	r0, #38	; 0x26
 80015be:	f000 fad4 	bl	8001b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80015c2:	2026      	movs	r0, #38	; 0x26
 80015c4:	f000 faed 	bl	8001ba2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80015c8:	bf00      	nop
 80015ca:	3728      	adds	r7, #40	; 0x28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40004400 	.word	0x40004400
 80015d4:	40023800 	.word	0x40023800
 80015d8:	40020000 	.word	0x40020000
 80015dc:	200000c4 	.word	0x200000c4
 80015e0:	40026088 	.word	0x40026088

080015e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015e8:	e7fe      	b.n	80015e8 <NMI_Handler+0x4>

080015ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015ea:	b480      	push	{r7}
 80015ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ee:	e7fe      	b.n	80015ee <HardFault_Handler+0x4>

080015f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f4:	e7fe      	b.n	80015f4 <MemManage_Handler+0x4>

080015f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f6:	b480      	push	{r7}
 80015f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015fa:	e7fe      	b.n	80015fa <BusFault_Handler+0x4>

080015fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001600:	e7fe      	b.n	8001600 <UsageFault_Handler+0x4>

08001602 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001614:	bf00      	nop
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr

0800161e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr

0800162c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001630:	f000 f97e 	bl	8001930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}

08001638 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800163c:	4802      	ldr	r0, [pc, #8]	; (8001648 <DMA1_Stream5_IRQHandler+0x10>)
 800163e:	f000 fced 	bl	800201c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	200000c4 	.word	0x200000c4

0800164c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001650:	4802      	ldr	r0, [pc, #8]	; (800165c <USART2_IRQHandler+0x10>)
 8001652:	f003 fcd7 	bl	8005004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	200001ec 	.word	0x200001ec

08001660 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001664:	4802      	ldr	r0, [pc, #8]	; (8001670 <OTG_FS_IRQHandler+0x10>)
 8001666:	f001 fb9f 	bl	8002da8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	20000608 	.word	0x20000608

08001674 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 800167e:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <ITM_SendChar+0x48>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a0e      	ldr	r2, [pc, #56]	; (80016bc <ITM_SendChar+0x48>)
 8001684:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001688:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 800168a:	4b0d      	ldr	r3, [pc, #52]	; (80016c0 <ITM_SendChar+0x4c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a0c      	ldr	r2, [pc, #48]	; (80016c0 <ITM_SendChar+0x4c>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001696:	bf00      	nop
 8001698:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d0f8      	beq.n	8001698 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80016a6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80016aa:	79fb      	ldrb	r3, [r7, #7]
 80016ac:	6013      	str	r3, [r2, #0]
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	e000edfc 	.word	0xe000edfc
 80016c0:	e0000e00 	.word	0xe0000e00

080016c4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	60b9      	str	r1, [r7, #8]
 80016ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
 80016d4:	e00a      	b.n	80016ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80016d6:	f3af 8000 	nop.w
 80016da:	4601      	mov	r1, r0
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	1c5a      	adds	r2, r3, #1
 80016e0:	60ba      	str	r2, [r7, #8]
 80016e2:	b2ca      	uxtb	r2, r1
 80016e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	3301      	adds	r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	697a      	ldr	r2, [r7, #20]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	dbf0      	blt.n	80016d6 <_read+0x12>
	}

return len;
 80016f4:	687b      	ldr	r3, [r7, #4]
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3718      	adds	r7, #24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	b086      	sub	sp, #24
 8001702:	af00      	add	r7, sp, #0
 8001704:	60f8      	str	r0, [r7, #12]
 8001706:	60b9      	str	r1, [r7, #8]
 8001708:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800170a:	2300      	movs	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
 800170e:	e009      	b.n	8001724 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	1c5a      	adds	r2, r3, #1
 8001714:	60ba      	str	r2, [r7, #8]
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff ffab 	bl	8001674 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	3301      	adds	r3, #1
 8001722:	617b      	str	r3, [r7, #20]
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	429a      	cmp	r2, r3
 800172a:	dbf1      	blt.n	8001710 <_write+0x12>
	}
	return len;
 800172c:	687b      	ldr	r3, [r7, #4]
}
 800172e:	4618      	mov	r0, r3
 8001730:	3718      	adds	r7, #24
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <_close>:

int _close(int file)
{
 8001736:	b480      	push	{r7}
 8001738:	b083      	sub	sp, #12
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
	return -1;
 800173e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001742:	4618      	mov	r0, r3
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr

0800174e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800174e:	b480      	push	{r7}
 8001750:	b083      	sub	sp, #12
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
 8001756:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800175e:	605a      	str	r2, [r3, #4]
	return 0;
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr

0800176e <_isatty>:

int _isatty(int file)
{
 800176e:	b480      	push	{r7}
 8001770:	b083      	sub	sp, #12
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
	return 1;
 8001776:	2301      	movs	r3, #1
}
 8001778:	4618      	mov	r0, r3
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	607a      	str	r2, [r7, #4]
	return 0;
 8001790:	2300      	movs	r3, #0
}
 8001792:	4618      	mov	r0, r3
 8001794:	3714      	adds	r7, #20
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
	...

080017a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017a8:	4a14      	ldr	r2, [pc, #80]	; (80017fc <_sbrk+0x5c>)
 80017aa:	4b15      	ldr	r3, [pc, #84]	; (8001800 <_sbrk+0x60>)
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017b4:	4b13      	ldr	r3, [pc, #76]	; (8001804 <_sbrk+0x64>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d102      	bne.n	80017c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017bc:	4b11      	ldr	r3, [pc, #68]	; (8001804 <_sbrk+0x64>)
 80017be:	4a12      	ldr	r2, [pc, #72]	; (8001808 <_sbrk+0x68>)
 80017c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017c2:	4b10      	ldr	r3, [pc, #64]	; (8001804 <_sbrk+0x64>)
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4413      	add	r3, r2
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d207      	bcs.n	80017e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017d0:	f007 fbce 	bl	8008f70 <__errno>
 80017d4:	4602      	mov	r2, r0
 80017d6:	230c      	movs	r3, #12
 80017d8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80017da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017de:	e009      	b.n	80017f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017e0:	4b08      	ldr	r3, [pc, #32]	; (8001804 <_sbrk+0x64>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017e6:	4b07      	ldr	r3, [pc, #28]	; (8001804 <_sbrk+0x64>)
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4413      	add	r3, r2
 80017ee:	4a05      	ldr	r2, [pc, #20]	; (8001804 <_sbrk+0x64>)
 80017f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017f2:	68fb      	ldr	r3, [r7, #12]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3718      	adds	r7, #24
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20020000 	.word	0x20020000
 8001800:	00000400 	.word	0x00000400
 8001804:	200000b0 	.word	0x200000b0
 8001808:	200008d0 	.word	0x200008d0

0800180c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001810:	4b08      	ldr	r3, [pc, #32]	; (8001834 <SystemInit+0x28>)
 8001812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001816:	4a07      	ldr	r2, [pc, #28]	; (8001834 <SystemInit+0x28>)
 8001818:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800181c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001820:	4b04      	ldr	r3, [pc, #16]	; (8001834 <SystemInit+0x28>)
 8001822:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001826:	609a      	str	r2, [r3, #8]
#endif
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001838:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001870 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800183c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800183e:	e003      	b.n	8001848 <LoopCopyDataInit>

08001840 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001840:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001842:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001844:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001846:	3104      	adds	r1, #4

08001848 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001848:	480b      	ldr	r0, [pc, #44]	; (8001878 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800184a:	4b0c      	ldr	r3, [pc, #48]	; (800187c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800184c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800184e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001850:	d3f6      	bcc.n	8001840 <CopyDataInit>
  ldr  r2, =_sbss
 8001852:	4a0b      	ldr	r2, [pc, #44]	; (8001880 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001854:	e002      	b.n	800185c <LoopFillZerobss>

08001856 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001856:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001858:	f842 3b04 	str.w	r3, [r2], #4

0800185c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800185c:	4b09      	ldr	r3, [pc, #36]	; (8001884 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800185e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001860:	d3f9      	bcc.n	8001856 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001862:	f7ff ffd3 	bl	800180c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001866:	f007 fb89 	bl	8008f7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800186a:	f7ff fa71 	bl	8000d50 <main>
  bx  lr    
 800186e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001870:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001874:	08009f68 	.word	0x08009f68
  ldr  r0, =_sdata
 8001878:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800187c:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 8001880:	20000094 	.word	0x20000094
  ldr  r3, = _ebss
 8001884:	200008d0 	.word	0x200008d0

08001888 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001888:	e7fe      	b.n	8001888 <ADC_IRQHandler>
	...

0800188c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001890:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <HAL_Init+0x40>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a0d      	ldr	r2, [pc, #52]	; (80018cc <HAL_Init+0x40>)
 8001896:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800189a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800189c:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <HAL_Init+0x40>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a0a      	ldr	r2, [pc, #40]	; (80018cc <HAL_Init+0x40>)
 80018a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018a8:	4b08      	ldr	r3, [pc, #32]	; (80018cc <HAL_Init+0x40>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a07      	ldr	r2, [pc, #28]	; (80018cc <HAL_Init+0x40>)
 80018ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018b4:	2003      	movs	r0, #3
 80018b6:	f000 f94d 	bl	8001b54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018ba:	2000      	movs	r0, #0
 80018bc:	f000 f808 	bl	80018d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018c0:	f7ff fd12 	bl	80012e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40023c00 	.word	0x40023c00

080018d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018d8:	4b12      	ldr	r3, [pc, #72]	; (8001924 <HAL_InitTick+0x54>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	4b12      	ldr	r3, [pc, #72]	; (8001928 <HAL_InitTick+0x58>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	4619      	mov	r1, r3
 80018e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 f965 	bl	8001bbe <HAL_SYSTICK_Config>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e00e      	b.n	800191c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2b0f      	cmp	r3, #15
 8001902:	d80a      	bhi.n	800191a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001904:	2200      	movs	r2, #0
 8001906:	6879      	ldr	r1, [r7, #4]
 8001908:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800190c:	f000 f92d 	bl	8001b6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001910:	4a06      	ldr	r2, [pc, #24]	; (800192c <HAL_InitTick+0x5c>)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001916:	2300      	movs	r3, #0
 8001918:	e000      	b.n	800191c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
}
 800191c:	4618      	mov	r0, r3
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	20000004 	.word	0x20000004
 8001928:	2000000c 	.word	0x2000000c
 800192c:	20000008 	.word	0x20000008

08001930 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001934:	4b06      	ldr	r3, [pc, #24]	; (8001950 <HAL_IncTick+0x20>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	461a      	mov	r2, r3
 800193a:	4b06      	ldr	r3, [pc, #24]	; (8001954 <HAL_IncTick+0x24>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4413      	add	r3, r2
 8001940:	4a04      	ldr	r2, [pc, #16]	; (8001954 <HAL_IncTick+0x24>)
 8001942:	6013      	str	r3, [r2, #0]
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	2000000c 	.word	0x2000000c
 8001954:	2000022c 	.word	0x2000022c

08001958 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  return uwTick;
 800195c:	4b03      	ldr	r3, [pc, #12]	; (800196c <HAL_GetTick+0x14>)
 800195e:	681b      	ldr	r3, [r3, #0]
}
 8001960:	4618      	mov	r0, r3
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	2000022c 	.word	0x2000022c

08001970 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001978:	f7ff ffee 	bl	8001958 <HAL_GetTick>
 800197c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001988:	d005      	beq.n	8001996 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <HAL_Delay+0x40>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	461a      	mov	r2, r3
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	4413      	add	r3, r2
 8001994:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001996:	bf00      	nop
 8001998:	f7ff ffde 	bl	8001958 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	68fa      	ldr	r2, [r7, #12]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d8f7      	bhi.n	8001998 <HAL_Delay+0x28>
  {
  }
}
 80019a8:	bf00      	nop
 80019aa:	3710      	adds	r7, #16
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	2000000c 	.word	0x2000000c

080019b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019c4:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019d0:	4013      	ands	r3, r2
 80019d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019e6:	4a04      	ldr	r2, [pc, #16]	; (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	60d3      	str	r3, [r2, #12]
}
 80019ec:	bf00      	nop
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	e000ed00 	.word	0xe000ed00

080019fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a00:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <__NVIC_GetPriorityGrouping+0x18>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	0a1b      	lsrs	r3, r3, #8
 8001a06:	f003 0307 	and.w	r3, r3, #7
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	db0b      	blt.n	8001a42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a2a:	79fb      	ldrb	r3, [r7, #7]
 8001a2c:	f003 021f 	and.w	r2, r3, #31
 8001a30:	4907      	ldr	r1, [pc, #28]	; (8001a50 <__NVIC_EnableIRQ+0x38>)
 8001a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a36:	095b      	lsrs	r3, r3, #5
 8001a38:	2001      	movs	r0, #1
 8001a3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	e000e100 	.word	0xe000e100

08001a54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	6039      	str	r1, [r7, #0]
 8001a5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	db0a      	blt.n	8001a7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	b2da      	uxtb	r2, r3
 8001a6c:	490c      	ldr	r1, [pc, #48]	; (8001aa0 <__NVIC_SetPriority+0x4c>)
 8001a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a72:	0112      	lsls	r2, r2, #4
 8001a74:	b2d2      	uxtb	r2, r2
 8001a76:	440b      	add	r3, r1
 8001a78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a7c:	e00a      	b.n	8001a94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	b2da      	uxtb	r2, r3
 8001a82:	4908      	ldr	r1, [pc, #32]	; (8001aa4 <__NVIC_SetPriority+0x50>)
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	f003 030f 	and.w	r3, r3, #15
 8001a8a:	3b04      	subs	r3, #4
 8001a8c:	0112      	lsls	r2, r2, #4
 8001a8e:	b2d2      	uxtb	r2, r2
 8001a90:	440b      	add	r3, r1
 8001a92:	761a      	strb	r2, [r3, #24]
}
 8001a94:	bf00      	nop
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	e000e100 	.word	0xe000e100
 8001aa4:	e000ed00 	.word	0xe000ed00

08001aa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b089      	sub	sp, #36	; 0x24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	f003 0307 	and.w	r3, r3, #7
 8001aba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	f1c3 0307 	rsb	r3, r3, #7
 8001ac2:	2b04      	cmp	r3, #4
 8001ac4:	bf28      	it	cs
 8001ac6:	2304      	movcs	r3, #4
 8001ac8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	3304      	adds	r3, #4
 8001ace:	2b06      	cmp	r3, #6
 8001ad0:	d902      	bls.n	8001ad8 <NVIC_EncodePriority+0x30>
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3b03      	subs	r3, #3
 8001ad6:	e000      	b.n	8001ada <NVIC_EncodePriority+0x32>
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001adc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae6:	43da      	mvns	r2, r3
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	401a      	ands	r2, r3
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	fa01 f303 	lsl.w	r3, r1, r3
 8001afa:	43d9      	mvns	r1, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b00:	4313      	orrs	r3, r2
         );
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3724      	adds	r7, #36	; 0x24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
	...

08001b10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b20:	d301      	bcc.n	8001b26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b22:	2301      	movs	r3, #1
 8001b24:	e00f      	b.n	8001b46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b26:	4a0a      	ldr	r2, [pc, #40]	; (8001b50 <SysTick_Config+0x40>)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b2e:	210f      	movs	r1, #15
 8001b30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b34:	f7ff ff8e 	bl	8001a54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b38:	4b05      	ldr	r3, [pc, #20]	; (8001b50 <SysTick_Config+0x40>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b3e:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <SysTick_Config+0x40>)
 8001b40:	2207      	movs	r2, #7
 8001b42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	e000e010 	.word	0xe000e010

08001b54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff ff29 	bl	80019b4 <__NVIC_SetPriorityGrouping>
}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b086      	sub	sp, #24
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	4603      	mov	r3, r0
 8001b72:	60b9      	str	r1, [r7, #8]
 8001b74:	607a      	str	r2, [r7, #4]
 8001b76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b7c:	f7ff ff3e 	bl	80019fc <__NVIC_GetPriorityGrouping>
 8001b80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b82:	687a      	ldr	r2, [r7, #4]
 8001b84:	68b9      	ldr	r1, [r7, #8]
 8001b86:	6978      	ldr	r0, [r7, #20]
 8001b88:	f7ff ff8e 	bl	8001aa8 <NVIC_EncodePriority>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b92:	4611      	mov	r1, r2
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff ff5d 	bl	8001a54 <__NVIC_SetPriority>
}
 8001b9a:	bf00      	nop
 8001b9c:	3718      	adds	r7, #24
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	b082      	sub	sp, #8
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	4603      	mov	r3, r0
 8001baa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff ff31 	bl	8001a18 <__NVIC_EnableIRQ>
}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	b082      	sub	sp, #8
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f7ff ffa2 	bl	8001b10 <SysTick_Config>
 8001bcc:	4603      	mov	r3, r0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}

08001bd6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8001bd6:	b580      	push	{r7, lr}
 8001bd8:	b082      	sub	sp, #8
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e014      	b.n	8001c12 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	791b      	ldrb	r3, [r3, #4]
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d105      	bne.n	8001bfe <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f7ff fb9d 	bl	8001338 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2202      	movs	r2, #2
 8001c02:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	b085      	sub	sp, #20
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
 8001c22:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	795b      	ldrb	r3, [r3, #5]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d101      	bne.n	8001c38 <HAL_DAC_Start+0x1e>
 8001c34:	2302      	movs	r3, #2
 8001c36:	e050      	b.n	8001cda <HAL_DAC_Start+0xc0>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2202      	movs	r2, #2
 8001c42:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6819      	ldr	r1, [r3, #0]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	409a      	lsls	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	430a      	orrs	r2, r1
 8001c56:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d11a      	bne.n	8001c94 <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0304 	and.w	r3, r3, #4
 8001c68:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c74:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	2b04      	cmp	r3, #4
 8001c7a:	d127      	bne.n	8001ccc <HAL_DAC_Start+0xb2>
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	2b38      	cmp	r3, #56	; 0x38
 8001c80:	d124      	bne.n	8001ccc <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	685a      	ldr	r2, [r3, #4]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f042 0201 	orr.w	r2, r2, #1
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	e01b      	b.n	8001ccc <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c9e:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8001caa:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001cb2:	d10b      	bne.n	8001ccc <HAL_DAC_Start+0xb2>
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8001cba:	d107      	bne.n	8001ccc <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	685a      	ldr	r2, [r3, #4]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f042 0202 	orr.w	r2, r2, #2
 8001cca:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2201      	movs	r2, #1
 8001cd0:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3714      	adds	r7, #20
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b087      	sub	sp, #28
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	60f8      	str	r0, [r7, #12]
 8001cee:	60b9      	str	r1, [r7, #8]
 8001cf0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	795b      	ldrb	r3, [r3, #5]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d101      	bne.n	8001d06 <HAL_DAC_ConfigChannel+0x20>
 8001d02:	2302      	movs	r3, #2
 8001d04:	e036      	b.n	8001d74 <HAL_DAC_ConfigChannel+0x8e>
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2201      	movs	r2, #1
 8001d0a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2202      	movs	r2, #2
 8001d10:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8001d1a:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	43db      	mvns	r3, r3
 8001d26:	697a      	ldr	r2, [r7, #20]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	697a      	ldr	r2, [r7, #20]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	697a      	ldr	r2, [r7, #20]
 8001d4c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	6819      	ldr	r1, [r3, #0]
 8001d54:	22c0      	movs	r2, #192	; 0xc0
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5c:	43da      	mvns	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	400a      	ands	r2, r1
 8001d64:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2201      	movs	r2, #1
 8001d6a:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8001d72:	2300      	movs	r3, #0
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	371c      	adds	r7, #28
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8001d80:	b480      	push	{r7}
 8001d82:	b087      	sub	sp, #28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	60b9      	str	r1, [r7, #8]
 8001d8a:	607a      	str	r2, [r7, #4]
 8001d8c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d105      	bne.n	8001daa <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001d9e:	697a      	ldr	r2, [r7, #20]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4413      	add	r3, r2
 8001da4:	3308      	adds	r3, #8
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	e004      	b.n	8001db4 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001daa:	697a      	ldr	r2, [r7, #20]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4413      	add	r3, r2
 8001db0:	3314      	adds	r3, #20
 8001db2:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	461a      	mov	r2, r3
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	371c      	adds	r7, #28
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
	...

08001dcc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001dd8:	f7ff fdbe 	bl	8001958 <HAL_GetTick>
 8001ddc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d101      	bne.n	8001de8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e099      	b.n	8001f1c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2202      	movs	r2, #2
 8001df4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 0201 	bic.w	r2, r2, #1
 8001e06:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e08:	e00f      	b.n	8001e2a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e0a:	f7ff fda5 	bl	8001958 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b05      	cmp	r3, #5
 8001e16:	d908      	bls.n	8001e2a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2220      	movs	r2, #32
 8001e1c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2203      	movs	r2, #3
 8001e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e078      	b.n	8001f1c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1e8      	bne.n	8001e0a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e40:	697a      	ldr	r2, [r7, #20]
 8001e42:	4b38      	ldr	r3, [pc, #224]	; (8001f24 <HAL_DMA_Init+0x158>)
 8001e44:	4013      	ands	r3, r2
 8001e46:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685a      	ldr	r2, [r3, #4]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e56:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	691b      	ldr	r3, [r3, #16]
 8001e5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6a1b      	ldr	r3, [r3, #32]
 8001e74:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e76:	697a      	ldr	r2, [r7, #20]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e80:	2b04      	cmp	r3, #4
 8001e82:	d107      	bne.n	8001e94 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	697a      	ldr	r2, [r7, #20]
 8001e9a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	f023 0307 	bic.w	r3, r3, #7
 8001eaa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb0:	697a      	ldr	r2, [r7, #20]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eba:	2b04      	cmp	r3, #4
 8001ebc:	d117      	bne.n	8001eee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec2:	697a      	ldr	r2, [r7, #20]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d00e      	beq.n	8001eee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f000 fa91 	bl	80023f8 <DMA_CheckFifoParam>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d008      	beq.n	8001eee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2240      	movs	r2, #64	; 0x40
 8001ee0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001eea:	2301      	movs	r3, #1
 8001eec:	e016      	b.n	8001f1c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	697a      	ldr	r2, [r7, #20]
 8001ef4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f000 fa48 	bl	800238c <DMA_CalcBaseAndBitshift>
 8001efc:	4603      	mov	r3, r0
 8001efe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f04:	223f      	movs	r2, #63	; 0x3f
 8001f06:	409a      	lsls	r2, r3
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2201      	movs	r2, #1
 8001f16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	f010803f 	.word	0xf010803f

08001f28 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
 8001f34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f36:	2300      	movs	r3, #0
 8001f38:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f3e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d101      	bne.n	8001f4e <HAL_DMA_Start_IT+0x26>
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	e040      	b.n	8001fd0 <HAL_DMA_Start_IT+0xa8>
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2201      	movs	r2, #1
 8001f52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d12f      	bne.n	8001fc2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2202      	movs	r2, #2
 8001f66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	68b9      	ldr	r1, [r7, #8]
 8001f76:	68f8      	ldr	r0, [r7, #12]
 8001f78:	f000 f9da 	bl	8002330 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f80:	223f      	movs	r2, #63	; 0x3f
 8001f82:	409a      	lsls	r2, r3
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f042 0216 	orr.w	r2, r2, #22
 8001f96:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d007      	beq.n	8001fb0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f042 0208 	orr.w	r2, r2, #8
 8001fae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f042 0201 	orr.w	r2, r2, #1
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	e005      	b.n	8001fce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001fce:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3718      	adds	r7, #24
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d004      	beq.n	8001ff6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2280      	movs	r2, #128	; 0x80
 8001ff0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e00c      	b.n	8002010 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2205      	movs	r2, #5
 8001ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f022 0201 	bic.w	r2, r2, #1
 800200c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b086      	sub	sp, #24
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002024:	2300      	movs	r3, #0
 8002026:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002028:	4b92      	ldr	r3, [pc, #584]	; (8002274 <HAL_DMA_IRQHandler+0x258>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a92      	ldr	r2, [pc, #584]	; (8002278 <HAL_DMA_IRQHandler+0x25c>)
 800202e:	fba2 2303 	umull	r2, r3, r2, r3
 8002032:	0a9b      	lsrs	r3, r3, #10
 8002034:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800203a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002046:	2208      	movs	r2, #8
 8002048:	409a      	lsls	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	4013      	ands	r3, r2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d01a      	beq.n	8002088 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	2b00      	cmp	r3, #0
 800205e:	d013      	beq.n	8002088 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f022 0204 	bic.w	r2, r2, #4
 800206e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002074:	2208      	movs	r2, #8
 8002076:	409a      	lsls	r2, r3
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002080:	f043 0201 	orr.w	r2, r3, #1
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800208c:	2201      	movs	r2, #1
 800208e:	409a      	lsls	r2, r3
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	4013      	ands	r3, r2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d012      	beq.n	80020be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	695b      	ldr	r3, [r3, #20]
 800209e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d00b      	beq.n	80020be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020aa:	2201      	movs	r2, #1
 80020ac:	409a      	lsls	r2, r3
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020b6:	f043 0202 	orr.w	r2, r3, #2
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020c2:	2204      	movs	r2, #4
 80020c4:	409a      	lsls	r2, r3
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	4013      	ands	r3, r2
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d012      	beq.n	80020f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0302 	and.w	r3, r3, #2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d00b      	beq.n	80020f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020e0:	2204      	movs	r2, #4
 80020e2:	409a      	lsls	r2, r3
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ec:	f043 0204 	orr.w	r2, r3, #4
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020f8:	2210      	movs	r2, #16
 80020fa:	409a      	lsls	r2, r3
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	4013      	ands	r3, r2
 8002100:	2b00      	cmp	r3, #0
 8002102:	d043      	beq.n	800218c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0308 	and.w	r3, r3, #8
 800210e:	2b00      	cmp	r3, #0
 8002110:	d03c      	beq.n	800218c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002116:	2210      	movs	r2, #16
 8002118:	409a      	lsls	r2, r3
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d018      	beq.n	800215e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d108      	bne.n	800214c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	2b00      	cmp	r3, #0
 8002140:	d024      	beq.n	800218c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	4798      	blx	r3
 800214a:	e01f      	b.n	800218c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002150:	2b00      	cmp	r3, #0
 8002152:	d01b      	beq.n	800218c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	4798      	blx	r3
 800215c:	e016      	b.n	800218c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002168:	2b00      	cmp	r3, #0
 800216a:	d107      	bne.n	800217c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f022 0208 	bic.w	r2, r2, #8
 800217a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002180:	2b00      	cmp	r3, #0
 8002182:	d003      	beq.n	800218c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002190:	2220      	movs	r2, #32
 8002192:	409a      	lsls	r2, r3
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	4013      	ands	r3, r2
 8002198:	2b00      	cmp	r3, #0
 800219a:	f000 808e 	beq.w	80022ba <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0310 	and.w	r3, r3, #16
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	f000 8086 	beq.w	80022ba <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021b2:	2220      	movs	r2, #32
 80021b4:	409a      	lsls	r2, r3
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b05      	cmp	r3, #5
 80021c4:	d136      	bne.n	8002234 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f022 0216 	bic.w	r2, r2, #22
 80021d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	695a      	ldr	r2, [r3, #20]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d103      	bne.n	80021f6 <HAL_DMA_IRQHandler+0x1da>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d007      	beq.n	8002206 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f022 0208 	bic.w	r2, r2, #8
 8002204:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800220a:	223f      	movs	r2, #63	; 0x3f
 800220c:	409a      	lsls	r2, r3
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2201      	movs	r2, #1
 800221e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002226:	2b00      	cmp	r3, #0
 8002228:	d07d      	beq.n	8002326 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	4798      	blx	r3
        }
        return;
 8002232:	e078      	b.n	8002326 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d01c      	beq.n	800227c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d108      	bne.n	8002262 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002254:	2b00      	cmp	r3, #0
 8002256:	d030      	beq.n	80022ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	4798      	blx	r3
 8002260:	e02b      	b.n	80022ba <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002266:	2b00      	cmp	r3, #0
 8002268:	d027      	beq.n	80022ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	4798      	blx	r3
 8002272:	e022      	b.n	80022ba <HAL_DMA_IRQHandler+0x29e>
 8002274:	20000004 	.word	0x20000004
 8002278:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002286:	2b00      	cmp	r3, #0
 8002288:	d10f      	bne.n	80022aa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f022 0210 	bic.w	r2, r2, #16
 8002298:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2201      	movs	r2, #1
 80022a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d032      	beq.n	8002328 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c6:	f003 0301 	and.w	r3, r3, #1
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d022      	beq.n	8002314 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2205      	movs	r2, #5
 80022d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 0201 	bic.w	r2, r2, #1
 80022e4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	3301      	adds	r3, #1
 80022ea:	60bb      	str	r3, [r7, #8]
 80022ec:	697a      	ldr	r2, [r7, #20]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d307      	bcc.n	8002302 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0301 	and.w	r3, r3, #1
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d1f2      	bne.n	80022e6 <HAL_DMA_IRQHandler+0x2ca>
 8002300:	e000      	b.n	8002304 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002302:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002318:	2b00      	cmp	r3, #0
 800231a:	d005      	beq.n	8002328 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	4798      	blx	r3
 8002324:	e000      	b.n	8002328 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002326:	bf00      	nop
    }
  }
}
 8002328:	3718      	adds	r7, #24
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop

08002330 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
 800233c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800234c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	2b40      	cmp	r3, #64	; 0x40
 800235c:	d108      	bne.n	8002370 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	68ba      	ldr	r2, [r7, #8]
 800236c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800236e:	e007      	b.n	8002380 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68ba      	ldr	r2, [r7, #8]
 8002376:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	60da      	str	r2, [r3, #12]
}
 8002380:	bf00      	nop
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800238c:	b480      	push	{r7}
 800238e:	b085      	sub	sp, #20
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	b2db      	uxtb	r3, r3
 800239a:	3b10      	subs	r3, #16
 800239c:	4a14      	ldr	r2, [pc, #80]	; (80023f0 <DMA_CalcBaseAndBitshift+0x64>)
 800239e:	fba2 2303 	umull	r2, r3, r2, r3
 80023a2:	091b      	lsrs	r3, r3, #4
 80023a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80023a6:	4a13      	ldr	r2, [pc, #76]	; (80023f4 <DMA_CalcBaseAndBitshift+0x68>)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	4413      	add	r3, r2
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	461a      	mov	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2b03      	cmp	r3, #3
 80023b8:	d909      	bls.n	80023ce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80023c2:	f023 0303 	bic.w	r3, r3, #3
 80023c6:	1d1a      	adds	r2, r3, #4
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	659a      	str	r2, [r3, #88]	; 0x58
 80023cc:	e007      	b.n	80023de <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80023d6:	f023 0303 	bic.w	r3, r3, #3
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3714      	adds	r7, #20
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	aaaaaaab 	.word	0xaaaaaaab
 80023f4:	08009eb8 	.word	0x08009eb8

080023f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002400:	2300      	movs	r3, #0
 8002402:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002408:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	699b      	ldr	r3, [r3, #24]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d11f      	bne.n	8002452 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	2b03      	cmp	r3, #3
 8002416:	d855      	bhi.n	80024c4 <DMA_CheckFifoParam+0xcc>
 8002418:	a201      	add	r2, pc, #4	; (adr r2, 8002420 <DMA_CheckFifoParam+0x28>)
 800241a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800241e:	bf00      	nop
 8002420:	08002431 	.word	0x08002431
 8002424:	08002443 	.word	0x08002443
 8002428:	08002431 	.word	0x08002431
 800242c:	080024c5 	.word	0x080024c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002434:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d045      	beq.n	80024c8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002440:	e042      	b.n	80024c8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002446:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800244a:	d13f      	bne.n	80024cc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002450:	e03c      	b.n	80024cc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	699b      	ldr	r3, [r3, #24]
 8002456:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800245a:	d121      	bne.n	80024a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	2b03      	cmp	r3, #3
 8002460:	d836      	bhi.n	80024d0 <DMA_CheckFifoParam+0xd8>
 8002462:	a201      	add	r2, pc, #4	; (adr r2, 8002468 <DMA_CheckFifoParam+0x70>)
 8002464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002468:	08002479 	.word	0x08002479
 800246c:	0800247f 	.word	0x0800247f
 8002470:	08002479 	.word	0x08002479
 8002474:	08002491 	.word	0x08002491
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	73fb      	strb	r3, [r7, #15]
      break;
 800247c:	e02f      	b.n	80024de <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002482:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d024      	beq.n	80024d4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800248e:	e021      	b.n	80024d4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002494:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002498:	d11e      	bne.n	80024d8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800249e:	e01b      	b.n	80024d8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d902      	bls.n	80024ac <DMA_CheckFifoParam+0xb4>
 80024a6:	2b03      	cmp	r3, #3
 80024a8:	d003      	beq.n	80024b2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80024aa:	e018      	b.n	80024de <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	73fb      	strb	r3, [r7, #15]
      break;
 80024b0:	e015      	b.n	80024de <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d00e      	beq.n	80024dc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	73fb      	strb	r3, [r7, #15]
      break;
 80024c2:	e00b      	b.n	80024dc <DMA_CheckFifoParam+0xe4>
      break;
 80024c4:	bf00      	nop
 80024c6:	e00a      	b.n	80024de <DMA_CheckFifoParam+0xe6>
      break;
 80024c8:	bf00      	nop
 80024ca:	e008      	b.n	80024de <DMA_CheckFifoParam+0xe6>
      break;
 80024cc:	bf00      	nop
 80024ce:	e006      	b.n	80024de <DMA_CheckFifoParam+0xe6>
      break;
 80024d0:	bf00      	nop
 80024d2:	e004      	b.n	80024de <DMA_CheckFifoParam+0xe6>
      break;
 80024d4:	bf00      	nop
 80024d6:	e002      	b.n	80024de <DMA_CheckFifoParam+0xe6>
      break;   
 80024d8:	bf00      	nop
 80024da:	e000      	b.n	80024de <DMA_CheckFifoParam+0xe6>
      break;
 80024dc:	bf00      	nop
    }
  } 
  
  return status; 
 80024de:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b089      	sub	sp, #36	; 0x24
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024fa:	2300      	movs	r3, #0
 80024fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024fe:	2300      	movs	r3, #0
 8002500:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002502:	2300      	movs	r3, #0
 8002504:	61fb      	str	r3, [r7, #28]
 8002506:	e16b      	b.n	80027e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002508:	2201      	movs	r2, #1
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	697a      	ldr	r2, [r7, #20]
 8002518:	4013      	ands	r3, r2
 800251a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	429a      	cmp	r2, r3
 8002522:	f040 815a 	bne.w	80027da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d00b      	beq.n	8002546 <HAL_GPIO_Init+0x5a>
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	2b02      	cmp	r3, #2
 8002534:	d007      	beq.n	8002546 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800253a:	2b11      	cmp	r3, #17
 800253c:	d003      	beq.n	8002546 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	2b12      	cmp	r3, #18
 8002544:	d130      	bne.n	80025a8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	2203      	movs	r2, #3
 8002552:	fa02 f303 	lsl.w	r3, r2, r3
 8002556:	43db      	mvns	r3, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4013      	ands	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	68da      	ldr	r2, [r3, #12]
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	69ba      	ldr	r2, [r7, #24]
 800256c:	4313      	orrs	r3, r2
 800256e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800257c:	2201      	movs	r2, #1
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	43db      	mvns	r3, r3
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	4013      	ands	r3, r2
 800258a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	091b      	lsrs	r3, r3, #4
 8002592:	f003 0201 	and.w	r2, r3, #1
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	4313      	orrs	r3, r2
 80025a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	005b      	lsls	r3, r3, #1
 80025b2:	2203      	movs	r2, #3
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	43db      	mvns	r3, r3
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	4013      	ands	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	69ba      	ldr	r2, [r7, #24]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d003      	beq.n	80025e8 <HAL_GPIO_Init+0xfc>
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	2b12      	cmp	r3, #18
 80025e6:	d123      	bne.n	8002630 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	08da      	lsrs	r2, r3, #3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	3208      	adds	r2, #8
 80025f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	f003 0307 	and.w	r3, r3, #7
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	220f      	movs	r2, #15
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	43db      	mvns	r3, r3
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	4013      	ands	r3, r2
 800260a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	691a      	ldr	r2, [r3, #16]
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	69ba      	ldr	r2, [r7, #24]
 800261e:	4313      	orrs	r3, r2
 8002620:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	08da      	lsrs	r2, r3, #3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	3208      	adds	r2, #8
 800262a:	69b9      	ldr	r1, [r7, #24]
 800262c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	2203      	movs	r2, #3
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	43db      	mvns	r3, r3
 8002642:	69ba      	ldr	r2, [r7, #24]
 8002644:	4013      	ands	r3, r2
 8002646:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f003 0203 	and.w	r2, r3, #3
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	69ba      	ldr	r2, [r7, #24]
 800265a:	4313      	orrs	r3, r2
 800265c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 80b4 	beq.w	80027da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002672:	2300      	movs	r3, #0
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	4b5f      	ldr	r3, [pc, #380]	; (80027f4 <HAL_GPIO_Init+0x308>)
 8002678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267a:	4a5e      	ldr	r2, [pc, #376]	; (80027f4 <HAL_GPIO_Init+0x308>)
 800267c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002680:	6453      	str	r3, [r2, #68]	; 0x44
 8002682:	4b5c      	ldr	r3, [pc, #368]	; (80027f4 <HAL_GPIO_Init+0x308>)
 8002684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002686:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800268a:	60fb      	str	r3, [r7, #12]
 800268c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800268e:	4a5a      	ldr	r2, [pc, #360]	; (80027f8 <HAL_GPIO_Init+0x30c>)
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	089b      	lsrs	r3, r3, #2
 8002694:	3302      	adds	r3, #2
 8002696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800269a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	f003 0303 	and.w	r3, r3, #3
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	220f      	movs	r2, #15
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	43db      	mvns	r3, r3
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	4013      	ands	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a51      	ldr	r2, [pc, #324]	; (80027fc <HAL_GPIO_Init+0x310>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d02b      	beq.n	8002712 <HAL_GPIO_Init+0x226>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a50      	ldr	r2, [pc, #320]	; (8002800 <HAL_GPIO_Init+0x314>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d025      	beq.n	800270e <HAL_GPIO_Init+0x222>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a4f      	ldr	r2, [pc, #316]	; (8002804 <HAL_GPIO_Init+0x318>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d01f      	beq.n	800270a <HAL_GPIO_Init+0x21e>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a4e      	ldr	r2, [pc, #312]	; (8002808 <HAL_GPIO_Init+0x31c>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d019      	beq.n	8002706 <HAL_GPIO_Init+0x21a>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a4d      	ldr	r2, [pc, #308]	; (800280c <HAL_GPIO_Init+0x320>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d013      	beq.n	8002702 <HAL_GPIO_Init+0x216>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a4c      	ldr	r2, [pc, #304]	; (8002810 <HAL_GPIO_Init+0x324>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d00d      	beq.n	80026fe <HAL_GPIO_Init+0x212>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a4b      	ldr	r2, [pc, #300]	; (8002814 <HAL_GPIO_Init+0x328>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d007      	beq.n	80026fa <HAL_GPIO_Init+0x20e>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a4a      	ldr	r2, [pc, #296]	; (8002818 <HAL_GPIO_Init+0x32c>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d101      	bne.n	80026f6 <HAL_GPIO_Init+0x20a>
 80026f2:	2307      	movs	r3, #7
 80026f4:	e00e      	b.n	8002714 <HAL_GPIO_Init+0x228>
 80026f6:	2308      	movs	r3, #8
 80026f8:	e00c      	b.n	8002714 <HAL_GPIO_Init+0x228>
 80026fa:	2306      	movs	r3, #6
 80026fc:	e00a      	b.n	8002714 <HAL_GPIO_Init+0x228>
 80026fe:	2305      	movs	r3, #5
 8002700:	e008      	b.n	8002714 <HAL_GPIO_Init+0x228>
 8002702:	2304      	movs	r3, #4
 8002704:	e006      	b.n	8002714 <HAL_GPIO_Init+0x228>
 8002706:	2303      	movs	r3, #3
 8002708:	e004      	b.n	8002714 <HAL_GPIO_Init+0x228>
 800270a:	2302      	movs	r3, #2
 800270c:	e002      	b.n	8002714 <HAL_GPIO_Init+0x228>
 800270e:	2301      	movs	r3, #1
 8002710:	e000      	b.n	8002714 <HAL_GPIO_Init+0x228>
 8002712:	2300      	movs	r3, #0
 8002714:	69fa      	ldr	r2, [r7, #28]
 8002716:	f002 0203 	and.w	r2, r2, #3
 800271a:	0092      	lsls	r2, r2, #2
 800271c:	4093      	lsls	r3, r2
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4313      	orrs	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002724:	4934      	ldr	r1, [pc, #208]	; (80027f8 <HAL_GPIO_Init+0x30c>)
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	089b      	lsrs	r3, r3, #2
 800272a:	3302      	adds	r3, #2
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002732:	4b3a      	ldr	r3, [pc, #232]	; (800281c <HAL_GPIO_Init+0x330>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	43db      	mvns	r3, r3
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	4013      	ands	r3, r2
 8002740:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d003      	beq.n	8002756 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	4313      	orrs	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002756:	4a31      	ldr	r2, [pc, #196]	; (800281c <HAL_GPIO_Init+0x330>)
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800275c:	4b2f      	ldr	r3, [pc, #188]	; (800281c <HAL_GPIO_Init+0x330>)
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	43db      	mvns	r3, r3
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	4013      	ands	r3, r2
 800276a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d003      	beq.n	8002780 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	4313      	orrs	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002780:	4a26      	ldr	r2, [pc, #152]	; (800281c <HAL_GPIO_Init+0x330>)
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002786:	4b25      	ldr	r3, [pc, #148]	; (800281c <HAL_GPIO_Init+0x330>)
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	43db      	mvns	r3, r3
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	4013      	ands	r3, r2
 8002794:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d003      	beq.n	80027aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80027a2:	69ba      	ldr	r2, [r7, #24]
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027aa:	4a1c      	ldr	r2, [pc, #112]	; (800281c <HAL_GPIO_Init+0x330>)
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027b0:	4b1a      	ldr	r3, [pc, #104]	; (800281c <HAL_GPIO_Init+0x330>)
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	43db      	mvns	r3, r3
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	4013      	ands	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d003      	beq.n	80027d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027d4:	4a11      	ldr	r2, [pc, #68]	; (800281c <HAL_GPIO_Init+0x330>)
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	3301      	adds	r3, #1
 80027de:	61fb      	str	r3, [r7, #28]
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	2b0f      	cmp	r3, #15
 80027e4:	f67f ae90 	bls.w	8002508 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027e8:	bf00      	nop
 80027ea:	3724      	adds	r7, #36	; 0x24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40013800 	.word	0x40013800
 80027fc:	40020000 	.word	0x40020000
 8002800:	40020400 	.word	0x40020400
 8002804:	40020800 	.word	0x40020800
 8002808:	40020c00 	.word	0x40020c00
 800280c:	40021000 	.word	0x40021000
 8002810:	40021400 	.word	0x40021400
 8002814:	40021800 	.word	0x40021800
 8002818:	40021c00 	.word	0x40021c00
 800281c:	40013c00 	.word	0x40013c00

08002820 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	460b      	mov	r3, r1
 800282a:	807b      	strh	r3, [r7, #2]
 800282c:	4613      	mov	r3, r2
 800282e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002830:	787b      	ldrb	r3, [r7, #1]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002836:	887a      	ldrh	r2, [r7, #2]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800283c:	e003      	b.n	8002846 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800283e:	887b      	ldrh	r3, [r7, #2]
 8002840:	041a      	lsls	r2, r3, #16
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	619a      	str	r2, [r3, #24]
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr

08002852 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002852:	b480      	push	{r7}
 8002854:	b083      	sub	sp, #12
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
 800285a:	460b      	mov	r3, r1
 800285c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	695a      	ldr	r2, [r3, #20]
 8002862:	887b      	ldrh	r3, [r7, #2]
 8002864:	401a      	ands	r2, r3
 8002866:	887b      	ldrh	r3, [r7, #2]
 8002868:	429a      	cmp	r2, r3
 800286a:	d104      	bne.n	8002876 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800286c:	887b      	ldrh	r3, [r7, #2]
 800286e:	041a      	lsls	r2, r3, #16
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002874:	e002      	b.n	800287c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002876:	887a      	ldrh	r2, [r7, #2]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	619a      	str	r2, [r3, #24]
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002888:	b5f0      	push	{r4, r5, r6, r7, lr}
 800288a:	b08f      	sub	sp, #60	; 0x3c
 800288c:	af0a      	add	r7, sp, #40	; 0x28
 800288e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e054      	b.n	8002944 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d106      	bne.n	80028ba <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f006 f8b1 	bl	8008a1c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2203      	movs	r2, #3
 80028be:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d102      	bne.n	80028d4 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4618      	mov	r0, r3
 80028da:	f003 fa6d 	bl	8005db8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	603b      	str	r3, [r7, #0]
 80028e4:	687e      	ldr	r6, [r7, #4]
 80028e6:	466d      	mov	r5, sp
 80028e8:	f106 0410 	add.w	r4, r6, #16
 80028ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80028f4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80028f8:	e885 0003 	stmia.w	r5, {r0, r1}
 80028fc:	1d33      	adds	r3, r6, #4
 80028fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002900:	6838      	ldr	r0, [r7, #0]
 8002902:	f003 f9e7 	bl	8005cd4 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2101      	movs	r1, #1
 800290c:	4618      	mov	r0, r3
 800290e:	f003 fa64 	bl	8005dda <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	603b      	str	r3, [r7, #0]
 8002918:	687e      	ldr	r6, [r7, #4]
 800291a:	466d      	mov	r5, sp
 800291c:	f106 0410 	add.w	r4, r6, #16
 8002920:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002922:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002924:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002926:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002928:	e894 0003 	ldmia.w	r4, {r0, r1}
 800292c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002930:	1d33      	adds	r3, r6, #4
 8002932:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002934:	6838      	ldr	r0, [r7, #0]
 8002936:	f003 fb77 	bl	8006028 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2201      	movs	r2, #1
 800293e:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800294c <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800294c:	b590      	push	{r4, r7, lr}
 800294e:	b089      	sub	sp, #36	; 0x24
 8002950:	af04      	add	r7, sp, #16
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	4608      	mov	r0, r1
 8002956:	4611      	mov	r1, r2
 8002958:	461a      	mov	r2, r3
 800295a:	4603      	mov	r3, r0
 800295c:	70fb      	strb	r3, [r7, #3]
 800295e:	460b      	mov	r3, r1
 8002960:	70bb      	strb	r3, [r7, #2]
 8002962:	4613      	mov	r3, r2
 8002964:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800296c:	2b01      	cmp	r3, #1
 800296e:	d101      	bne.n	8002974 <HAL_HCD_HC_Init+0x28>
 8002970:	2302      	movs	r3, #2
 8002972:	e07f      	b.n	8002a74 <HAL_HCD_HC_Init+0x128>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 800297c:	78fa      	ldrb	r2, [r7, #3]
 800297e:	6879      	ldr	r1, [r7, #4]
 8002980:	4613      	mov	r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	4413      	add	r3, r2
 8002986:	00db      	lsls	r3, r3, #3
 8002988:	440b      	add	r3, r1
 800298a:	333d      	adds	r3, #61	; 0x3d
 800298c:	2200      	movs	r2, #0
 800298e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002990:	78fa      	ldrb	r2, [r7, #3]
 8002992:	6879      	ldr	r1, [r7, #4]
 8002994:	4613      	mov	r3, r2
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	4413      	add	r3, r2
 800299a:	00db      	lsls	r3, r3, #3
 800299c:	440b      	add	r3, r1
 800299e:	3338      	adds	r3, #56	; 0x38
 80029a0:	787a      	ldrb	r2, [r7, #1]
 80029a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80029a4:	78fa      	ldrb	r2, [r7, #3]
 80029a6:	6879      	ldr	r1, [r7, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	00db      	lsls	r3, r3, #3
 80029b0:	440b      	add	r3, r1
 80029b2:	3340      	adds	r3, #64	; 0x40
 80029b4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80029b6:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80029b8:	78fa      	ldrb	r2, [r7, #3]
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	4613      	mov	r3, r2
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	4413      	add	r3, r2
 80029c2:	00db      	lsls	r3, r3, #3
 80029c4:	440b      	add	r3, r1
 80029c6:	3339      	adds	r3, #57	; 0x39
 80029c8:	78fa      	ldrb	r2, [r7, #3]
 80029ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4413      	add	r3, r2
 80029d6:	00db      	lsls	r3, r3, #3
 80029d8:	440b      	add	r3, r1
 80029da:	333f      	adds	r3, #63	; 0x3f
 80029dc:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80029e0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80029e2:	78fa      	ldrb	r2, [r7, #3]
 80029e4:	78bb      	ldrb	r3, [r7, #2]
 80029e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029ea:	b2d8      	uxtb	r0, r3
 80029ec:	6879      	ldr	r1, [r7, #4]
 80029ee:	4613      	mov	r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4413      	add	r3, r2
 80029f4:	00db      	lsls	r3, r3, #3
 80029f6:	440b      	add	r3, r1
 80029f8:	333a      	adds	r3, #58	; 0x3a
 80029fa:	4602      	mov	r2, r0
 80029fc:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80029fe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	da0a      	bge.n	8002a1c <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002a06:	78fa      	ldrb	r2, [r7, #3]
 8002a08:	6879      	ldr	r1, [r7, #4]
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	4413      	add	r3, r2
 8002a10:	00db      	lsls	r3, r3, #3
 8002a12:	440b      	add	r3, r1
 8002a14:	333b      	adds	r3, #59	; 0x3b
 8002a16:	2201      	movs	r2, #1
 8002a18:	701a      	strb	r2, [r3, #0]
 8002a1a:	e009      	b.n	8002a30 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002a1c:	78fa      	ldrb	r2, [r7, #3]
 8002a1e:	6879      	ldr	r1, [r7, #4]
 8002a20:	4613      	mov	r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	4413      	add	r3, r2
 8002a26:	00db      	lsls	r3, r3, #3
 8002a28:	440b      	add	r3, r1
 8002a2a:	333b      	adds	r3, #59	; 0x3b
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002a30:	78fa      	ldrb	r2, [r7, #3]
 8002a32:	6879      	ldr	r1, [r7, #4]
 8002a34:	4613      	mov	r3, r2
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	4413      	add	r3, r2
 8002a3a:	00db      	lsls	r3, r3, #3
 8002a3c:	440b      	add	r3, r1
 8002a3e:	333c      	adds	r3, #60	; 0x3c
 8002a40:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002a44:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6818      	ldr	r0, [r3, #0]
 8002a4a:	787c      	ldrb	r4, [r7, #1]
 8002a4c:	78ba      	ldrb	r2, [r7, #2]
 8002a4e:	78f9      	ldrb	r1, [r7, #3]
 8002a50:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002a52:	9302      	str	r3, [sp, #8]
 8002a54:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002a58:	9301      	str	r3, [sp, #4]
 8002a5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002a5e:	9300      	str	r3, [sp, #0]
 8002a60:	4623      	mov	r3, r4
 8002a62:	f003 fc63 	bl	800632c <USB_HC_Init>
 8002a66:	4603      	mov	r3, r0
 8002a68:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002a72:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd90      	pop	{r4, r7, pc}

08002a7c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	460b      	mov	r3, r1
 8002a86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d101      	bne.n	8002a9a <HAL_HCD_HC_Halt+0x1e>
 8002a96:	2302      	movs	r3, #2
 8002a98:	e00f      	b.n	8002aba <HAL_HCD_HC_Halt+0x3e>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	78fa      	ldrb	r2, [r7, #3]
 8002aa8:	4611      	mov	r1, r2
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f003 fe9f 	bl	80067ee <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
	...

08002ac4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	4608      	mov	r0, r1
 8002ace:	4611      	mov	r1, r2
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	70fb      	strb	r3, [r7, #3]
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	70bb      	strb	r3, [r7, #2]
 8002ada:	4613      	mov	r3, r2
 8002adc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002ade:	78fa      	ldrb	r2, [r7, #3]
 8002ae0:	6879      	ldr	r1, [r7, #4]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	4413      	add	r3, r2
 8002ae8:	00db      	lsls	r3, r3, #3
 8002aea:	440b      	add	r3, r1
 8002aec:	333b      	adds	r3, #59	; 0x3b
 8002aee:	78ba      	ldrb	r2, [r7, #2]
 8002af0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002af2:	78fa      	ldrb	r2, [r7, #3]
 8002af4:	6879      	ldr	r1, [r7, #4]
 8002af6:	4613      	mov	r3, r2
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	4413      	add	r3, r2
 8002afc:	00db      	lsls	r3, r3, #3
 8002afe:	440b      	add	r3, r1
 8002b00:	333f      	adds	r3, #63	; 0x3f
 8002b02:	787a      	ldrb	r2, [r7, #1]
 8002b04:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002b06:	7c3b      	ldrb	r3, [r7, #16]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d114      	bne.n	8002b36 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002b0c:	78fa      	ldrb	r2, [r7, #3]
 8002b0e:	6879      	ldr	r1, [r7, #4]
 8002b10:	4613      	mov	r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	4413      	add	r3, r2
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	440b      	add	r3, r1
 8002b1a:	3342      	adds	r3, #66	; 0x42
 8002b1c:	2203      	movs	r2, #3
 8002b1e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002b20:	78fa      	ldrb	r2, [r7, #3]
 8002b22:	6879      	ldr	r1, [r7, #4]
 8002b24:	4613      	mov	r3, r2
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	00db      	lsls	r3, r3, #3
 8002b2c:	440b      	add	r3, r1
 8002b2e:	333d      	adds	r3, #61	; 0x3d
 8002b30:	7f3a      	ldrb	r2, [r7, #28]
 8002b32:	701a      	strb	r2, [r3, #0]
 8002b34:	e009      	b.n	8002b4a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002b36:	78fa      	ldrb	r2, [r7, #3]
 8002b38:	6879      	ldr	r1, [r7, #4]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	4413      	add	r3, r2
 8002b40:	00db      	lsls	r3, r3, #3
 8002b42:	440b      	add	r3, r1
 8002b44:	3342      	adds	r3, #66	; 0x42
 8002b46:	2202      	movs	r2, #2
 8002b48:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002b4a:	787b      	ldrb	r3, [r7, #1]
 8002b4c:	2b03      	cmp	r3, #3
 8002b4e:	f200 80d6 	bhi.w	8002cfe <HAL_HCD_HC_SubmitRequest+0x23a>
 8002b52:	a201      	add	r2, pc, #4	; (adr r2, 8002b58 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b58:	08002b69 	.word	0x08002b69
 8002b5c:	08002ce9 	.word	0x08002ce9
 8002b60:	08002bd5 	.word	0x08002bd5
 8002b64:	08002c5f 	.word	0x08002c5f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002b68:	7c3b      	ldrb	r3, [r7, #16]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	f040 80c9 	bne.w	8002d02 <HAL_HCD_HC_SubmitRequest+0x23e>
 8002b70:	78bb      	ldrb	r3, [r7, #2]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	f040 80c5 	bne.w	8002d02 <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 8002b78:	8b3b      	ldrh	r3, [r7, #24]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d109      	bne.n	8002b92 <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002b7e:	78fa      	ldrb	r2, [r7, #3]
 8002b80:	6879      	ldr	r1, [r7, #4]
 8002b82:	4613      	mov	r3, r2
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	4413      	add	r3, r2
 8002b88:	00db      	lsls	r3, r3, #3
 8002b8a:	440b      	add	r3, r1
 8002b8c:	3351      	adds	r3, #81	; 0x51
 8002b8e:	2201      	movs	r2, #1
 8002b90:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002b92:	78fa      	ldrb	r2, [r7, #3]
 8002b94:	6879      	ldr	r1, [r7, #4]
 8002b96:	4613      	mov	r3, r2
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	4413      	add	r3, r2
 8002b9c:	00db      	lsls	r3, r3, #3
 8002b9e:	440b      	add	r3, r1
 8002ba0:	3351      	adds	r3, #81	; 0x51
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10a      	bne.n	8002bbe <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ba8:	78fa      	ldrb	r2, [r7, #3]
 8002baa:	6879      	ldr	r1, [r7, #4]
 8002bac:	4613      	mov	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	440b      	add	r3, r1
 8002bb6:	3342      	adds	r3, #66	; 0x42
 8002bb8:	2200      	movs	r2, #0
 8002bba:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002bbc:	e0a1      	b.n	8002d02 <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002bbe:	78fa      	ldrb	r2, [r7, #3]
 8002bc0:	6879      	ldr	r1, [r7, #4]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	4413      	add	r3, r2
 8002bc8:	00db      	lsls	r3, r3, #3
 8002bca:	440b      	add	r3, r1
 8002bcc:	3342      	adds	r3, #66	; 0x42
 8002bce:	2202      	movs	r2, #2
 8002bd0:	701a      	strb	r2, [r3, #0]
      break;
 8002bd2:	e096      	b.n	8002d02 <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002bd4:	78bb      	ldrb	r3, [r7, #2]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d120      	bne.n	8002c1c <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002bda:	78fa      	ldrb	r2, [r7, #3]
 8002bdc:	6879      	ldr	r1, [r7, #4]
 8002bde:	4613      	mov	r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	4413      	add	r3, r2
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	440b      	add	r3, r1
 8002be8:	3351      	adds	r3, #81	; 0x51
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d10a      	bne.n	8002c06 <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002bf0:	78fa      	ldrb	r2, [r7, #3]
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	4413      	add	r3, r2
 8002bfa:	00db      	lsls	r3, r3, #3
 8002bfc:	440b      	add	r3, r1
 8002bfe:	3342      	adds	r3, #66	; 0x42
 8002c00:	2200      	movs	r2, #0
 8002c02:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002c04:	e07e      	b.n	8002d04 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002c06:	78fa      	ldrb	r2, [r7, #3]
 8002c08:	6879      	ldr	r1, [r7, #4]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4413      	add	r3, r2
 8002c10:	00db      	lsls	r3, r3, #3
 8002c12:	440b      	add	r3, r1
 8002c14:	3342      	adds	r3, #66	; 0x42
 8002c16:	2202      	movs	r2, #2
 8002c18:	701a      	strb	r2, [r3, #0]
      break;
 8002c1a:	e073      	b.n	8002d04 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002c1c:	78fa      	ldrb	r2, [r7, #3]
 8002c1e:	6879      	ldr	r1, [r7, #4]
 8002c20:	4613      	mov	r3, r2
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	4413      	add	r3, r2
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	440b      	add	r3, r1
 8002c2a:	3350      	adds	r3, #80	; 0x50
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10a      	bne.n	8002c48 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002c32:	78fa      	ldrb	r2, [r7, #3]
 8002c34:	6879      	ldr	r1, [r7, #4]
 8002c36:	4613      	mov	r3, r2
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	4413      	add	r3, r2
 8002c3c:	00db      	lsls	r3, r3, #3
 8002c3e:	440b      	add	r3, r1
 8002c40:	3342      	adds	r3, #66	; 0x42
 8002c42:	2200      	movs	r2, #0
 8002c44:	701a      	strb	r2, [r3, #0]
      break;
 8002c46:	e05d      	b.n	8002d04 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002c48:	78fa      	ldrb	r2, [r7, #3]
 8002c4a:	6879      	ldr	r1, [r7, #4]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	4413      	add	r3, r2
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	440b      	add	r3, r1
 8002c56:	3342      	adds	r3, #66	; 0x42
 8002c58:	2202      	movs	r2, #2
 8002c5a:	701a      	strb	r2, [r3, #0]
      break;
 8002c5c:	e052      	b.n	8002d04 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002c5e:	78bb      	ldrb	r3, [r7, #2]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d120      	bne.n	8002ca6 <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002c64:	78fa      	ldrb	r2, [r7, #3]
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	4413      	add	r3, r2
 8002c6e:	00db      	lsls	r3, r3, #3
 8002c70:	440b      	add	r3, r1
 8002c72:	3351      	adds	r3, #81	; 0x51
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d10a      	bne.n	8002c90 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002c7a:	78fa      	ldrb	r2, [r7, #3]
 8002c7c:	6879      	ldr	r1, [r7, #4]
 8002c7e:	4613      	mov	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4413      	add	r3, r2
 8002c84:	00db      	lsls	r3, r3, #3
 8002c86:	440b      	add	r3, r1
 8002c88:	3342      	adds	r3, #66	; 0x42
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002c8e:	e039      	b.n	8002d04 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002c90:	78fa      	ldrb	r2, [r7, #3]
 8002c92:	6879      	ldr	r1, [r7, #4]
 8002c94:	4613      	mov	r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	4413      	add	r3, r2
 8002c9a:	00db      	lsls	r3, r3, #3
 8002c9c:	440b      	add	r3, r1
 8002c9e:	3342      	adds	r3, #66	; 0x42
 8002ca0:	2202      	movs	r2, #2
 8002ca2:	701a      	strb	r2, [r3, #0]
      break;
 8002ca4:	e02e      	b.n	8002d04 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002ca6:	78fa      	ldrb	r2, [r7, #3]
 8002ca8:	6879      	ldr	r1, [r7, #4]
 8002caa:	4613      	mov	r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	4413      	add	r3, r2
 8002cb0:	00db      	lsls	r3, r3, #3
 8002cb2:	440b      	add	r3, r1
 8002cb4:	3350      	adds	r3, #80	; 0x50
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d10a      	bne.n	8002cd2 <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002cbc:	78fa      	ldrb	r2, [r7, #3]
 8002cbe:	6879      	ldr	r1, [r7, #4]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	4413      	add	r3, r2
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	440b      	add	r3, r1
 8002cca:	3342      	adds	r3, #66	; 0x42
 8002ccc:	2200      	movs	r2, #0
 8002cce:	701a      	strb	r2, [r3, #0]
      break;
 8002cd0:	e018      	b.n	8002d04 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002cd2:	78fa      	ldrb	r2, [r7, #3]
 8002cd4:	6879      	ldr	r1, [r7, #4]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	4413      	add	r3, r2
 8002cdc:	00db      	lsls	r3, r3, #3
 8002cde:	440b      	add	r3, r1
 8002ce0:	3342      	adds	r3, #66	; 0x42
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	701a      	strb	r2, [r3, #0]
      break;
 8002ce6:	e00d      	b.n	8002d04 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ce8:	78fa      	ldrb	r2, [r7, #3]
 8002cea:	6879      	ldr	r1, [r7, #4]
 8002cec:	4613      	mov	r3, r2
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	4413      	add	r3, r2
 8002cf2:	00db      	lsls	r3, r3, #3
 8002cf4:	440b      	add	r3, r1
 8002cf6:	3342      	adds	r3, #66	; 0x42
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	701a      	strb	r2, [r3, #0]
      break;
 8002cfc:	e002      	b.n	8002d04 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 8002cfe:	bf00      	nop
 8002d00:	e000      	b.n	8002d04 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 8002d02:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002d04:	78fa      	ldrb	r2, [r7, #3]
 8002d06:	6879      	ldr	r1, [r7, #4]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	4413      	add	r3, r2
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	440b      	add	r3, r1
 8002d12:	3344      	adds	r3, #68	; 0x44
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002d18:	78fa      	ldrb	r2, [r7, #3]
 8002d1a:	8b39      	ldrh	r1, [r7, #24]
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	4613      	mov	r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	4413      	add	r3, r2
 8002d24:	00db      	lsls	r3, r3, #3
 8002d26:	4403      	add	r3, r0
 8002d28:	3348      	adds	r3, #72	; 0x48
 8002d2a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002d2c:	78fa      	ldrb	r2, [r7, #3]
 8002d2e:	6879      	ldr	r1, [r7, #4]
 8002d30:	4613      	mov	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	4413      	add	r3, r2
 8002d36:	00db      	lsls	r3, r3, #3
 8002d38:	440b      	add	r3, r1
 8002d3a:	335c      	adds	r3, #92	; 0x5c
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002d40:	78fa      	ldrb	r2, [r7, #3]
 8002d42:	6879      	ldr	r1, [r7, #4]
 8002d44:	4613      	mov	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	4413      	add	r3, r2
 8002d4a:	00db      	lsls	r3, r3, #3
 8002d4c:	440b      	add	r3, r1
 8002d4e:	334c      	adds	r3, #76	; 0x4c
 8002d50:	2200      	movs	r2, #0
 8002d52:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002d54:	78fa      	ldrb	r2, [r7, #3]
 8002d56:	6879      	ldr	r1, [r7, #4]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	4413      	add	r3, r2
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	440b      	add	r3, r1
 8002d62:	3339      	adds	r3, #57	; 0x39
 8002d64:	78fa      	ldrb	r2, [r7, #3]
 8002d66:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002d68:	78fa      	ldrb	r2, [r7, #3]
 8002d6a:	6879      	ldr	r1, [r7, #4]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	4413      	add	r3, r2
 8002d72:	00db      	lsls	r3, r3, #3
 8002d74:	440b      	add	r3, r1
 8002d76:	335d      	adds	r3, #93	; 0x5d
 8002d78:	2200      	movs	r2, #0
 8002d7a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6818      	ldr	r0, [r3, #0]
 8002d80:	78fa      	ldrb	r2, [r7, #3]
 8002d82:	4613      	mov	r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4413      	add	r3, r2
 8002d88:	00db      	lsls	r3, r3, #3
 8002d8a:	3338      	adds	r3, #56	; 0x38
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	18d1      	adds	r1, r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	691b      	ldr	r3, [r3, #16]
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	461a      	mov	r2, r3
 8002d98:	f003 fbd2 	bl	8006540 <USB_HC_StartXfer>
 8002d9c:	4603      	mov	r3, r0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop

08002da8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f003 f8ef 	bl	8005fa2 <USB_GetMode>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	f040 80ef 	bne.w	8002faa <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f003 f8d3 	bl	8005f7c <USB_ReadInterrupts>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 80e5 	beq.w	8002fa8 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4618      	mov	r0, r3
 8002de4:	f003 f8ca 	bl	8005f7c <USB_ReadInterrupts>
 8002de8:	4603      	mov	r3, r0
 8002dea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002df2:	d104      	bne.n	8002dfe <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002dfc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f003 f8ba 	bl	8005f7c <USB_ReadInterrupts>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e12:	d104      	bne.n	8002e1e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002e1c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f003 f8aa 	bl	8005f7c <USB_ReadInterrupts>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e2e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e32:	d104      	bne.n	8002e3e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002e3c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4618      	mov	r0, r3
 8002e44:	f003 f89a 	bl	8005f7c <USB_ReadInterrupts>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d103      	bne.n	8002e5a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	2202      	movs	r2, #2
 8002e58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f003 f88c 	bl	8005f7c <USB_ReadInterrupts>
 8002e64:	4603      	mov	r3, r0
 8002e66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e6e:	d115      	bne.n	8002e9c <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002e78:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d108      	bne.n	8002e9c <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f005 fe44 	bl	8008b18 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2101      	movs	r1, #1
 8002e96:	4618      	mov	r0, r3
 8002e98:	f003 f982 	bl	80061a0 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f003 f86b 	bl	8005f7c <USB_ReadInterrupts>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002eb0:	d102      	bne.n	8002eb8 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f001 f966 	bl	8004184 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f003 f85d 	bl	8005f7c <USB_ReadInterrupts>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	f003 0308 	and.w	r3, r3, #8
 8002ec8:	2b08      	cmp	r3, #8
 8002eca:	d106      	bne.n	8002eda <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f005 fe07 	bl	8008ae0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2208      	movs	r2, #8
 8002ed8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f003 f84c 	bl	8005f7c <USB_ReadInterrupts>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002eee:	d138      	bne.n	8002f62 <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f003 fc69 	bl	80067cc <USB_HC_ReadInterrupt>
 8002efa:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002efc:	2300      	movs	r3, #0
 8002efe:	617b      	str	r3, [r7, #20]
 8002f00:	e025      	b.n	8002f4e <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	f003 030f 	and.w	r3, r3, #15
 8002f08:	68ba      	ldr	r2, [r7, #8]
 8002f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d018      	beq.n	8002f48 <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	015a      	lsls	r2, r3, #5
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f2c:	d106      	bne.n	8002f3c <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	4619      	mov	r1, r3
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 f8cf 	bl	80030d8 <HCD_HC_IN_IRQHandler>
 8002f3a:	e005      	b.n	8002f48 <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	4619      	mov	r1, r3
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 fcfd 	bl	8003942 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	617b      	str	r3, [r7, #20]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	697a      	ldr	r2, [r7, #20]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d3d4      	bcc.n	8002f02 <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f003 f808 	bl	8005f7c <USB_ReadInterrupts>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	f003 0310 	and.w	r3, r3, #16
 8002f72:	2b10      	cmp	r3, #16
 8002f74:	d101      	bne.n	8002f7a <HAL_HCD_IRQHandler+0x1d2>
 8002f76:	2301      	movs	r3, #1
 8002f78:	e000      	b.n	8002f7c <HAL_HCD_IRQHandler+0x1d4>
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d014      	beq.n	8002faa <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	699a      	ldr	r2, [r3, #24]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f022 0210 	bic.w	r2, r2, #16
 8002f8e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f001 f84b 	bl	800402c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	699a      	ldr	r2, [r3, #24]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f042 0210 	orr.w	r2, r2, #16
 8002fa4:	619a      	str	r2, [r3, #24]
 8002fa6:	e000      	b.n	8002faa <HAL_HCD_IRQHandler+0x202>
      return;
 8002fa8:	bf00      	nop
    }
  }
}
 8002faa:	3718      	adds	r7, #24
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d101      	bne.n	8002fc6 <HAL_HCD_Start+0x16>
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	e013      	b.n	8002fee <HAL_HCD_Start+0x3e>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f002 fedf 	bl	8005d96 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2101      	movs	r1, #1
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f003 f942 	bl	8006268 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3708      	adds	r7, #8
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b082      	sub	sp, #8
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003004:	2b01      	cmp	r3, #1
 8003006:	d101      	bne.n	800300c <HAL_HCD_Stop+0x16>
 8003008:	2302      	movs	r3, #2
 800300a:	e00d      	b.n	8003028 <HAL_HCD_Stop+0x32>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4618      	mov	r0, r3
 800301a:	f003 fd23 	bl	8006a64 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4618      	mov	r0, r3
 800303e:	f003 f8e9 	bl	8006214 <USB_ResetPort>
 8003042:	4603      	mov	r3, r0
}
 8003044:	4618      	mov	r0, r3
 8003046:	3708      	adds	r7, #8
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003058:	78fa      	ldrb	r2, [r7, #3]
 800305a:	6879      	ldr	r1, [r7, #4]
 800305c:	4613      	mov	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	4413      	add	r3, r2
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	440b      	add	r3, r1
 8003066:	335c      	adds	r3, #92	; 0x5c
 8003068:	781b      	ldrb	r3, [r3, #0]
}
 800306a:	4618      	mov	r0, r3
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003076:	b480      	push	{r7}
 8003078:	b083      	sub	sp, #12
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
 800307e:	460b      	mov	r3, r1
 8003080:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003082:	78fa      	ldrb	r2, [r7, #3]
 8003084:	6879      	ldr	r1, [r7, #4]
 8003086:	4613      	mov	r3, r2
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	4413      	add	r3, r2
 800308c:	00db      	lsls	r3, r3, #3
 800308e:	440b      	add	r3, r1
 8003090:	334c      	adds	r3, #76	; 0x4c
 8003092:	681b      	ldr	r3, [r3, #0]
}
 8003094:	4618      	mov	r0, r3
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f003 f92b 	bl	8006308 <USB_GetCurrentFrame>
 80030b2:	4603      	mov	r3, r0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f003 f906 	bl	80062da <USB_GetHostSpeed>
 80030ce:	4603      	mov	r3, r0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3708      	adds	r7, #8
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	460b      	mov	r3, r1
 80030e2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80030ee:	78fb      	ldrb	r3, [r7, #3]
 80030f0:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	015a      	lsls	r2, r3, #5
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	4413      	add	r3, r2
 80030fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f003 0304 	and.w	r3, r3, #4
 8003104:	2b04      	cmp	r3, #4
 8003106:	d119      	bne.n	800313c <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	015a      	lsls	r2, r3, #5
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	4413      	add	r3, r2
 8003110:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003114:	461a      	mov	r2, r3
 8003116:	2304      	movs	r3, #4
 8003118:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	015a      	lsls	r2, r3, #5
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	4413      	add	r3, r2
 8003122:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	0151      	lsls	r1, r2, #5
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	440a      	add	r2, r1
 8003130:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003134:	f043 0302 	orr.w	r3, r3, #2
 8003138:	60d3      	str	r3, [r2, #12]
 800313a:	e0ce      	b.n	80032da <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	015a      	lsls	r2, r3, #5
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	4413      	add	r3, r2
 8003144:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800314e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003152:	d12c      	bne.n	80031ae <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	015a      	lsls	r2, r3, #5
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	4413      	add	r3, r2
 800315c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003160:	461a      	mov	r2, r3
 8003162:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003166:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003168:	6879      	ldr	r1, [r7, #4]
 800316a:	68fa      	ldr	r2, [r7, #12]
 800316c:	4613      	mov	r3, r2
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	4413      	add	r3, r2
 8003172:	00db      	lsls	r3, r3, #3
 8003174:	440b      	add	r3, r1
 8003176:	335d      	adds	r3, #93	; 0x5d
 8003178:	2207      	movs	r2, #7
 800317a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	015a      	lsls	r2, r3, #5
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	4413      	add	r3, r2
 8003184:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	0151      	lsls	r1, r2, #5
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	440a      	add	r2, r1
 8003192:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003196:	f043 0302 	orr.w	r3, r3, #2
 800319a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68fa      	ldr	r2, [r7, #12]
 80031a2:	b2d2      	uxtb	r2, r2
 80031a4:	4611      	mov	r1, r2
 80031a6:	4618      	mov	r0, r3
 80031a8:	f003 fb21 	bl	80067ee <USB_HC_Halt>
 80031ac:	e095      	b.n	80032da <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	015a      	lsls	r2, r3, #5
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	4413      	add	r3, r2
 80031b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f003 0320 	and.w	r3, r3, #32
 80031c0:	2b20      	cmp	r3, #32
 80031c2:	d109      	bne.n	80031d8 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	015a      	lsls	r2, r3, #5
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	4413      	add	r3, r2
 80031cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031d0:	461a      	mov	r2, r3
 80031d2:	2320      	movs	r3, #32
 80031d4:	6093      	str	r3, [r2, #8]
 80031d6:	e080      	b.n	80032da <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	015a      	lsls	r2, r3, #5
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	4413      	add	r3, r2
 80031e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f003 0308 	and.w	r3, r3, #8
 80031ea:	2b08      	cmp	r3, #8
 80031ec:	d134      	bne.n	8003258 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	015a      	lsls	r2, r3, #5
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	4413      	add	r3, r2
 80031f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	0151      	lsls	r1, r2, #5
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	440a      	add	r2, r1
 8003204:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003208:	f043 0302 	orr.w	r3, r3, #2
 800320c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800320e:	6879      	ldr	r1, [r7, #4]
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	4613      	mov	r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	4413      	add	r3, r2
 8003218:	00db      	lsls	r3, r3, #3
 800321a:	440b      	add	r3, r1
 800321c:	335d      	adds	r3, #93	; 0x5d
 800321e:	2205      	movs	r2, #5
 8003220:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	015a      	lsls	r2, r3, #5
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	4413      	add	r3, r2
 800322a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800322e:	461a      	mov	r2, r3
 8003230:	2310      	movs	r3, #16
 8003232:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	015a      	lsls	r2, r3, #5
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	4413      	add	r3, r2
 800323c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003240:	461a      	mov	r2, r3
 8003242:	2308      	movs	r3, #8
 8003244:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	b2d2      	uxtb	r2, r2
 800324e:	4611      	mov	r1, r2
 8003250:	4618      	mov	r0, r3
 8003252:	f003 facc 	bl	80067ee <USB_HC_Halt>
 8003256:	e040      	b.n	80032da <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	015a      	lsls	r2, r3, #5
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	4413      	add	r3, r2
 8003260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800326a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800326e:	d134      	bne.n	80032da <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	015a      	lsls	r2, r3, #5
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	4413      	add	r3, r2
 8003278:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	0151      	lsls	r1, r2, #5
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	440a      	add	r2, r1
 8003286:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800328a:	f043 0302 	orr.w	r3, r3, #2
 800328e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	b2d2      	uxtb	r2, r2
 8003298:	4611      	mov	r1, r2
 800329a:	4618      	mov	r0, r3
 800329c:	f003 faa7 	bl	80067ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	015a      	lsls	r2, r3, #5
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	4413      	add	r3, r2
 80032a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032ac:	461a      	mov	r2, r3
 80032ae:	2310      	movs	r3, #16
 80032b0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80032b2:	6879      	ldr	r1, [r7, #4]
 80032b4:	68fa      	ldr	r2, [r7, #12]
 80032b6:	4613      	mov	r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	4413      	add	r3, r2
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	440b      	add	r3, r1
 80032c0:	335d      	adds	r3, #93	; 0x5d
 80032c2:	2208      	movs	r2, #8
 80032c4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	015a      	lsls	r2, r3, #5
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	4413      	add	r3, r2
 80032ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032d2:	461a      	mov	r2, r3
 80032d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032d8:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	015a      	lsls	r2, r3, #5
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	4413      	add	r3, r2
 80032e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032f0:	d122      	bne.n	8003338 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	015a      	lsls	r2, r3, #5
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	4413      	add	r3, r2
 80032fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	0151      	lsls	r1, r2, #5
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	440a      	add	r2, r1
 8003308:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800330c:	f043 0302 	orr.w	r3, r3, #2
 8003310:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68fa      	ldr	r2, [r7, #12]
 8003318:	b2d2      	uxtb	r2, r2
 800331a:	4611      	mov	r1, r2
 800331c:	4618      	mov	r0, r3
 800331e:	f003 fa66 	bl	80067ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	015a      	lsls	r2, r3, #5
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	4413      	add	r3, r2
 800332a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800332e:	461a      	mov	r2, r3
 8003330:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003334:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003336:	e300      	b.n	800393a <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	015a      	lsls	r2, r3, #5
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	4413      	add	r3, r2
 8003340:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	2b01      	cmp	r3, #1
 800334c:	f040 80fd 	bne.w	800354a <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	691b      	ldr	r3, [r3, #16]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d01b      	beq.n	8003390 <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8003358:	6879      	ldr	r1, [r7, #4]
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	4613      	mov	r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	4413      	add	r3, r2
 8003362:	00db      	lsls	r3, r3, #3
 8003364:	440b      	add	r3, r1
 8003366:	3348      	adds	r3, #72	; 0x48
 8003368:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	0159      	lsls	r1, r3, #5
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	440b      	add	r3, r1
 8003372:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003376:	691b      	ldr	r3, [r3, #16]
 8003378:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 800337c:	1ad1      	subs	r1, r2, r3
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	4613      	mov	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4413      	add	r3, r2
 8003388:	00db      	lsls	r3, r3, #3
 800338a:	4403      	add	r3, r0
 800338c:	334c      	adds	r3, #76	; 0x4c
 800338e:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003390:	6879      	ldr	r1, [r7, #4]
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	4613      	mov	r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	4413      	add	r3, r2
 800339a:	00db      	lsls	r3, r3, #3
 800339c:	440b      	add	r3, r1
 800339e:	335d      	adds	r3, #93	; 0x5d
 80033a0:	2201      	movs	r2, #1
 80033a2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80033a4:	6879      	ldr	r1, [r7, #4]
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	4613      	mov	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	4413      	add	r3, r2
 80033ae:	00db      	lsls	r3, r3, #3
 80033b0:	440b      	add	r3, r1
 80033b2:	3358      	adds	r3, #88	; 0x58
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	015a      	lsls	r2, r3, #5
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	4413      	add	r3, r2
 80033c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033c4:	461a      	mov	r2, r3
 80033c6:	2301      	movs	r3, #1
 80033c8:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80033ca:	6879      	ldr	r1, [r7, #4]
 80033cc:	68fa      	ldr	r2, [r7, #12]
 80033ce:	4613      	mov	r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	4413      	add	r3, r2
 80033d4:	00db      	lsls	r3, r3, #3
 80033d6:	440b      	add	r3, r1
 80033d8:	333f      	adds	r3, #63	; 0x3f
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00a      	beq.n	80033f6 <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80033e0:	6879      	ldr	r1, [r7, #4]
 80033e2:	68fa      	ldr	r2, [r7, #12]
 80033e4:	4613      	mov	r3, r2
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	4413      	add	r3, r2
 80033ea:	00db      	lsls	r3, r3, #3
 80033ec:	440b      	add	r3, r1
 80033ee:	333f      	adds	r3, #63	; 0x3f
 80033f0:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d121      	bne.n	800343a <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	015a      	lsls	r2, r3, #5
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	4413      	add	r3, r2
 80033fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	68fa      	ldr	r2, [r7, #12]
 8003406:	0151      	lsls	r1, r2, #5
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	440a      	add	r2, r1
 800340c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003410:	f043 0302 	orr.w	r3, r3, #2
 8003414:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68fa      	ldr	r2, [r7, #12]
 800341c:	b2d2      	uxtb	r2, r2
 800341e:	4611      	mov	r1, r2
 8003420:	4618      	mov	r0, r3
 8003422:	f003 f9e4 	bl	80067ee <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	015a      	lsls	r2, r3, #5
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	4413      	add	r3, r2
 800342e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003432:	461a      	mov	r2, r3
 8003434:	2310      	movs	r3, #16
 8003436:	6093      	str	r3, [r2, #8]
 8003438:	e070      	b.n	800351c <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800343a:	6879      	ldr	r1, [r7, #4]
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	4613      	mov	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	4413      	add	r3, r2
 8003444:	00db      	lsls	r3, r3, #3
 8003446:	440b      	add	r3, r1
 8003448:	333f      	adds	r3, #63	; 0x3f
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	2b03      	cmp	r3, #3
 800344e:	d12a      	bne.n	80034a6 <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	015a      	lsls	r2, r3, #5
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	4413      	add	r3, r2
 8003458:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	68fa      	ldr	r2, [r7, #12]
 8003460:	0151      	lsls	r1, r2, #5
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	440a      	add	r2, r1
 8003466:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800346a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800346e:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003470:	6879      	ldr	r1, [r7, #4]
 8003472:	68fa      	ldr	r2, [r7, #12]
 8003474:	4613      	mov	r3, r2
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	4413      	add	r3, r2
 800347a:	00db      	lsls	r3, r3, #3
 800347c:	440b      	add	r3, r1
 800347e:	335c      	adds	r3, #92	; 0x5c
 8003480:	2201      	movs	r2, #1
 8003482:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	b2d8      	uxtb	r0, r3
 8003488:	6879      	ldr	r1, [r7, #4]
 800348a:	68fa      	ldr	r2, [r7, #12]
 800348c:	4613      	mov	r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	4413      	add	r3, r2
 8003492:	00db      	lsls	r3, r3, #3
 8003494:	440b      	add	r3, r1
 8003496:	335c      	adds	r3, #92	; 0x5c
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	461a      	mov	r2, r3
 800349c:	4601      	mov	r1, r0
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f005 fb48 	bl	8008b34 <HAL_HCD_HC_NotifyURBChange_Callback>
 80034a4:	e03a      	b.n	800351c <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 80034a6:	6879      	ldr	r1, [r7, #4]
 80034a8:	68fa      	ldr	r2, [r7, #12]
 80034aa:	4613      	mov	r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	4413      	add	r3, r2
 80034b0:	00db      	lsls	r3, r3, #3
 80034b2:	440b      	add	r3, r1
 80034b4:	333f      	adds	r3, #63	; 0x3f
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d12f      	bne.n	800351c <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80034bc:	6879      	ldr	r1, [r7, #4]
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	4613      	mov	r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	4413      	add	r3, r2
 80034c6:	00db      	lsls	r3, r3, #3
 80034c8:	440b      	add	r3, r1
 80034ca:	335c      	adds	r3, #92	; 0x5c
 80034cc:	2201      	movs	r2, #1
 80034ce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80034d0:	6879      	ldr	r1, [r7, #4]
 80034d2:	68fa      	ldr	r2, [r7, #12]
 80034d4:	4613      	mov	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	4413      	add	r3, r2
 80034da:	00db      	lsls	r3, r3, #3
 80034dc:	440b      	add	r3, r1
 80034de:	3350      	adds	r3, #80	; 0x50
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	f083 0301 	eor.w	r3, r3, #1
 80034e6:	b2d8      	uxtb	r0, r3
 80034e8:	6879      	ldr	r1, [r7, #4]
 80034ea:	68fa      	ldr	r2, [r7, #12]
 80034ec:	4613      	mov	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4413      	add	r3, r2
 80034f2:	00db      	lsls	r3, r3, #3
 80034f4:	440b      	add	r3, r1
 80034f6:	3350      	adds	r3, #80	; 0x50
 80034f8:	4602      	mov	r2, r0
 80034fa:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	b2d8      	uxtb	r0, r3
 8003500:	6879      	ldr	r1, [r7, #4]
 8003502:	68fa      	ldr	r2, [r7, #12]
 8003504:	4613      	mov	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	4413      	add	r3, r2
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	440b      	add	r3, r1
 800350e:	335c      	adds	r3, #92	; 0x5c
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	461a      	mov	r2, r3
 8003514:	4601      	mov	r1, r0
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f005 fb0c 	bl	8008b34 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 800351c:	6879      	ldr	r1, [r7, #4]
 800351e:	68fa      	ldr	r2, [r7, #12]
 8003520:	4613      	mov	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4413      	add	r3, r2
 8003526:	00db      	lsls	r3, r3, #3
 8003528:	440b      	add	r3, r1
 800352a:	3350      	adds	r3, #80	; 0x50
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	f083 0301 	eor.w	r3, r3, #1
 8003532:	b2d8      	uxtb	r0, r3
 8003534:	6879      	ldr	r1, [r7, #4]
 8003536:	68fa      	ldr	r2, [r7, #12]
 8003538:	4613      	mov	r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	4413      	add	r3, r2
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	440b      	add	r3, r1
 8003542:	3350      	adds	r3, #80	; 0x50
 8003544:	4602      	mov	r2, r0
 8003546:	701a      	strb	r2, [r3, #0]
}
 8003548:	e1f7      	b.n	800393a <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	015a      	lsls	r2, r3, #5
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	4413      	add	r3, r2
 8003552:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b02      	cmp	r3, #2
 800355e:	f040 811a 	bne.w	8003796 <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	015a      	lsls	r2, r3, #5
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	4413      	add	r3, r2
 800356a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	68fa      	ldr	r2, [r7, #12]
 8003572:	0151      	lsls	r1, r2, #5
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	440a      	add	r2, r1
 8003578:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800357c:	f023 0302 	bic.w	r3, r3, #2
 8003580:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003582:	6879      	ldr	r1, [r7, #4]
 8003584:	68fa      	ldr	r2, [r7, #12]
 8003586:	4613      	mov	r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	4413      	add	r3, r2
 800358c:	00db      	lsls	r3, r3, #3
 800358e:	440b      	add	r3, r1
 8003590:	335d      	adds	r3, #93	; 0x5d
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d10a      	bne.n	80035ae <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003598:	6879      	ldr	r1, [r7, #4]
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	4613      	mov	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4413      	add	r3, r2
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	440b      	add	r3, r1
 80035a6:	335c      	adds	r3, #92	; 0x5c
 80035a8:	2201      	movs	r2, #1
 80035aa:	701a      	strb	r2, [r3, #0]
 80035ac:	e0d9      	b.n	8003762 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80035ae:	6879      	ldr	r1, [r7, #4]
 80035b0:	68fa      	ldr	r2, [r7, #12]
 80035b2:	4613      	mov	r3, r2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	4413      	add	r3, r2
 80035b8:	00db      	lsls	r3, r3, #3
 80035ba:	440b      	add	r3, r1
 80035bc:	335d      	adds	r3, #93	; 0x5d
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	2b05      	cmp	r3, #5
 80035c2:	d10a      	bne.n	80035da <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80035c4:	6879      	ldr	r1, [r7, #4]
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	4613      	mov	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	4413      	add	r3, r2
 80035ce:	00db      	lsls	r3, r3, #3
 80035d0:	440b      	add	r3, r1
 80035d2:	335c      	adds	r3, #92	; 0x5c
 80035d4:	2205      	movs	r2, #5
 80035d6:	701a      	strb	r2, [r3, #0]
 80035d8:	e0c3      	b.n	8003762 <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80035da:	6879      	ldr	r1, [r7, #4]
 80035dc:	68fa      	ldr	r2, [r7, #12]
 80035de:	4613      	mov	r3, r2
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	4413      	add	r3, r2
 80035e4:	00db      	lsls	r3, r3, #3
 80035e6:	440b      	add	r3, r1
 80035e8:	335d      	adds	r3, #93	; 0x5d
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	2b06      	cmp	r3, #6
 80035ee:	d00a      	beq.n	8003606 <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80035f0:	6879      	ldr	r1, [r7, #4]
 80035f2:	68fa      	ldr	r2, [r7, #12]
 80035f4:	4613      	mov	r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4413      	add	r3, r2
 80035fa:	00db      	lsls	r3, r3, #3
 80035fc:	440b      	add	r3, r1
 80035fe:	335d      	adds	r3, #93	; 0x5d
 8003600:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003602:	2b08      	cmp	r3, #8
 8003604:	d156      	bne.n	80036b4 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 8003606:	6879      	ldr	r1, [r7, #4]
 8003608:	68fa      	ldr	r2, [r7, #12]
 800360a:	4613      	mov	r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	4413      	add	r3, r2
 8003610:	00db      	lsls	r3, r3, #3
 8003612:	440b      	add	r3, r1
 8003614:	3358      	adds	r3, #88	; 0x58
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	1c59      	adds	r1, r3, #1
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	68fa      	ldr	r2, [r7, #12]
 800361e:	4613      	mov	r3, r2
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	4413      	add	r3, r2
 8003624:	00db      	lsls	r3, r3, #3
 8003626:	4403      	add	r3, r0
 8003628:	3358      	adds	r3, #88	; 0x58
 800362a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800362c:	6879      	ldr	r1, [r7, #4]
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	4613      	mov	r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	4413      	add	r3, r2
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	440b      	add	r3, r1
 800363a:	3358      	adds	r3, #88	; 0x58
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2b03      	cmp	r3, #3
 8003640:	d914      	bls.n	800366c <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003642:	6879      	ldr	r1, [r7, #4]
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	4613      	mov	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	00db      	lsls	r3, r3, #3
 800364e:	440b      	add	r3, r1
 8003650:	3358      	adds	r3, #88	; 0x58
 8003652:	2200      	movs	r2, #0
 8003654:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003656:	6879      	ldr	r1, [r7, #4]
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	4613      	mov	r3, r2
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	4413      	add	r3, r2
 8003660:	00db      	lsls	r3, r3, #3
 8003662:	440b      	add	r3, r1
 8003664:	335c      	adds	r3, #92	; 0x5c
 8003666:	2204      	movs	r2, #4
 8003668:	701a      	strb	r2, [r3, #0]
 800366a:	e009      	b.n	8003680 <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800366c:	6879      	ldr	r1, [r7, #4]
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	4613      	mov	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	4413      	add	r3, r2
 8003676:	00db      	lsls	r3, r3, #3
 8003678:	440b      	add	r3, r1
 800367a:	335c      	adds	r3, #92	; 0x5c
 800367c:	2202      	movs	r2, #2
 800367e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	015a      	lsls	r2, r3, #5
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	4413      	add	r3, r2
 8003688:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003696:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800369e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	015a      	lsls	r2, r3, #5
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	4413      	add	r3, r2
 80036a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036ac:	461a      	mov	r2, r3
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	6013      	str	r3, [r2, #0]
 80036b2:	e056      	b.n	8003762 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80036b4:	6879      	ldr	r1, [r7, #4]
 80036b6:	68fa      	ldr	r2, [r7, #12]
 80036b8:	4613      	mov	r3, r2
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	4413      	add	r3, r2
 80036be:	00db      	lsls	r3, r3, #3
 80036c0:	440b      	add	r3, r1
 80036c2:	335d      	adds	r3, #93	; 0x5d
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	2b03      	cmp	r3, #3
 80036c8:	d123      	bne.n	8003712 <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80036ca:	6879      	ldr	r1, [r7, #4]
 80036cc:	68fa      	ldr	r2, [r7, #12]
 80036ce:	4613      	mov	r3, r2
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	4413      	add	r3, r2
 80036d4:	00db      	lsls	r3, r3, #3
 80036d6:	440b      	add	r3, r1
 80036d8:	335c      	adds	r3, #92	; 0x5c
 80036da:	2202      	movs	r2, #2
 80036dc:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	015a      	lsls	r2, r3, #5
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	4413      	add	r3, r2
 80036e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80036f4:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80036fc:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	015a      	lsls	r2, r3, #5
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	4413      	add	r3, r2
 8003706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800370a:	461a      	mov	r2, r3
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	6013      	str	r3, [r2, #0]
 8003710:	e027      	b.n	8003762 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003712:	6879      	ldr	r1, [r7, #4]
 8003714:	68fa      	ldr	r2, [r7, #12]
 8003716:	4613      	mov	r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	4413      	add	r3, r2
 800371c:	00db      	lsls	r3, r3, #3
 800371e:	440b      	add	r3, r1
 8003720:	335d      	adds	r3, #93	; 0x5d
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	2b07      	cmp	r3, #7
 8003726:	d11c      	bne.n	8003762 <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 8003728:	6879      	ldr	r1, [r7, #4]
 800372a:	68fa      	ldr	r2, [r7, #12]
 800372c:	4613      	mov	r3, r2
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	4413      	add	r3, r2
 8003732:	00db      	lsls	r3, r3, #3
 8003734:	440b      	add	r3, r1
 8003736:	3358      	adds	r3, #88	; 0x58
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	1c59      	adds	r1, r3, #1
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	68fa      	ldr	r2, [r7, #12]
 8003740:	4613      	mov	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	4413      	add	r3, r2
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	4403      	add	r3, r0
 800374a:	3358      	adds	r3, #88	; 0x58
 800374c:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800374e:	6879      	ldr	r1, [r7, #4]
 8003750:	68fa      	ldr	r2, [r7, #12]
 8003752:	4613      	mov	r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	4413      	add	r3, r2
 8003758:	00db      	lsls	r3, r3, #3
 800375a:	440b      	add	r3, r1
 800375c:	335c      	adds	r3, #92	; 0x5c
 800375e:	2204      	movs	r2, #4
 8003760:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	015a      	lsls	r2, r3, #5
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	4413      	add	r3, r2
 800376a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800376e:	461a      	mov	r2, r3
 8003770:	2302      	movs	r3, #2
 8003772:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	b2d8      	uxtb	r0, r3
 8003778:	6879      	ldr	r1, [r7, #4]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	4613      	mov	r3, r2
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	4413      	add	r3, r2
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	440b      	add	r3, r1
 8003786:	335c      	adds	r3, #92	; 0x5c
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	461a      	mov	r2, r3
 800378c:	4601      	mov	r1, r0
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f005 f9d0 	bl	8008b34 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003794:	e0d1      	b.n	800393a <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	015a      	lsls	r2, r3, #5
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	4413      	add	r3, r2
 800379e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037a8:	2b80      	cmp	r3, #128	; 0x80
 80037aa:	d13e      	bne.n	800382a <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	015a      	lsls	r2, r3, #5
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	4413      	add	r3, r2
 80037b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	0151      	lsls	r1, r2, #5
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	440a      	add	r2, r1
 80037c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80037c6:	f043 0302 	orr.w	r3, r3, #2
 80037ca:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80037cc:	6879      	ldr	r1, [r7, #4]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	4613      	mov	r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	4413      	add	r3, r2
 80037d6:	00db      	lsls	r3, r3, #3
 80037d8:	440b      	add	r3, r1
 80037da:	3358      	adds	r3, #88	; 0x58
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	1c59      	adds	r1, r3, #1
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	4613      	mov	r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	4413      	add	r3, r2
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	4403      	add	r3, r0
 80037ee:	3358      	adds	r3, #88	; 0x58
 80037f0:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80037f2:	6879      	ldr	r1, [r7, #4]
 80037f4:	68fa      	ldr	r2, [r7, #12]
 80037f6:	4613      	mov	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	4413      	add	r3, r2
 80037fc:	00db      	lsls	r3, r3, #3
 80037fe:	440b      	add	r3, r1
 8003800:	335d      	adds	r3, #93	; 0x5d
 8003802:	2206      	movs	r2, #6
 8003804:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	b2d2      	uxtb	r2, r2
 800380e:	4611      	mov	r1, r2
 8003810:	4618      	mov	r0, r3
 8003812:	f002 ffec 	bl	80067ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	015a      	lsls	r2, r3, #5
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	4413      	add	r3, r2
 800381e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003822:	461a      	mov	r2, r3
 8003824:	2380      	movs	r3, #128	; 0x80
 8003826:	6093      	str	r3, [r2, #8]
}
 8003828:	e087      	b.n	800393a <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	015a      	lsls	r2, r3, #5
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	4413      	add	r3, r2
 8003832:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 0310 	and.w	r3, r3, #16
 800383c:	2b10      	cmp	r3, #16
 800383e:	d17c      	bne.n	800393a <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003840:	6879      	ldr	r1, [r7, #4]
 8003842:	68fa      	ldr	r2, [r7, #12]
 8003844:	4613      	mov	r3, r2
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	4413      	add	r3, r2
 800384a:	00db      	lsls	r3, r3, #3
 800384c:	440b      	add	r3, r1
 800384e:	333f      	adds	r3, #63	; 0x3f
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	2b03      	cmp	r3, #3
 8003854:	d122      	bne.n	800389c <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003856:	6879      	ldr	r1, [r7, #4]
 8003858:	68fa      	ldr	r2, [r7, #12]
 800385a:	4613      	mov	r3, r2
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	4413      	add	r3, r2
 8003860:	00db      	lsls	r3, r3, #3
 8003862:	440b      	add	r3, r1
 8003864:	3358      	adds	r3, #88	; 0x58
 8003866:	2200      	movs	r2, #0
 8003868:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	015a      	lsls	r2, r3, #5
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	4413      	add	r3, r2
 8003872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	68fa      	ldr	r2, [r7, #12]
 800387a:	0151      	lsls	r1, r2, #5
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	440a      	add	r2, r1
 8003880:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003884:	f043 0302 	orr.w	r3, r3, #2
 8003888:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	b2d2      	uxtb	r2, r2
 8003892:	4611      	mov	r1, r2
 8003894:	4618      	mov	r0, r3
 8003896:	f002 ffaa 	bl	80067ee <USB_HC_Halt>
 800389a:	e045      	b.n	8003928 <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800389c:	6879      	ldr	r1, [r7, #4]
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	4613      	mov	r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	4413      	add	r3, r2
 80038a6:	00db      	lsls	r3, r3, #3
 80038a8:	440b      	add	r3, r1
 80038aa:	333f      	adds	r3, #63	; 0x3f
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00a      	beq.n	80038c8 <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80038b2:	6879      	ldr	r1, [r7, #4]
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	4613      	mov	r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	4413      	add	r3, r2
 80038bc:	00db      	lsls	r3, r3, #3
 80038be:	440b      	add	r3, r1
 80038c0:	333f      	adds	r3, #63	; 0x3f
 80038c2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d12f      	bne.n	8003928 <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80038c8:	6879      	ldr	r1, [r7, #4]
 80038ca:	68fa      	ldr	r2, [r7, #12]
 80038cc:	4613      	mov	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	4413      	add	r3, r2
 80038d2:	00db      	lsls	r3, r3, #3
 80038d4:	440b      	add	r3, r1
 80038d6:	3358      	adds	r3, #88	; 0x58
 80038d8:	2200      	movs	r2, #0
 80038da:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	691b      	ldr	r3, [r3, #16]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d121      	bne.n	8003928 <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 80038e4:	6879      	ldr	r1, [r7, #4]
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	4613      	mov	r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	4413      	add	r3, r2
 80038ee:	00db      	lsls	r3, r3, #3
 80038f0:	440b      	add	r3, r1
 80038f2:	335d      	adds	r3, #93	; 0x5d
 80038f4:	2203      	movs	r2, #3
 80038f6:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	015a      	lsls	r2, r3, #5
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	4413      	add	r3, r2
 8003900:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	0151      	lsls	r1, r2, #5
 800390a:	693a      	ldr	r2, [r7, #16]
 800390c:	440a      	add	r2, r1
 800390e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003912:	f043 0302 	orr.w	r3, r3, #2
 8003916:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	68fa      	ldr	r2, [r7, #12]
 800391e:	b2d2      	uxtb	r2, r2
 8003920:	4611      	mov	r1, r2
 8003922:	4618      	mov	r0, r3
 8003924:	f002 ff63 	bl	80067ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	015a      	lsls	r2, r3, #5
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	4413      	add	r3, r2
 8003930:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003934:	461a      	mov	r2, r3
 8003936:	2310      	movs	r3, #16
 8003938:	6093      	str	r3, [r2, #8]
}
 800393a:	bf00      	nop
 800393c:	3718      	adds	r7, #24
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b086      	sub	sp, #24
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
 800394a:	460b      	mov	r3, r1
 800394c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003958:	78fb      	ldrb	r3, [r7, #3]
 800395a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	015a      	lsls	r2, r3, #5
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	4413      	add	r3, r2
 8003964:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f003 0304 	and.w	r3, r3, #4
 800396e:	2b04      	cmp	r3, #4
 8003970:	d119      	bne.n	80039a6 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	015a      	lsls	r2, r3, #5
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	4413      	add	r3, r2
 800397a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800397e:	461a      	mov	r2, r3
 8003980:	2304      	movs	r3, #4
 8003982:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	015a      	lsls	r2, r3, #5
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	4413      	add	r3, r2
 800398c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	68fa      	ldr	r2, [r7, #12]
 8003994:	0151      	lsls	r1, r2, #5
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	440a      	add	r2, r1
 800399a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800399e:	f043 0302 	orr.w	r3, r3, #2
 80039a2:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80039a4:	e33e      	b.n	8004024 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	015a      	lsls	r2, r3, #5
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	4413      	add	r3, r2
 80039ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f003 0320 	and.w	r3, r3, #32
 80039b8:	2b20      	cmp	r3, #32
 80039ba:	d141      	bne.n	8003a40 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	015a      	lsls	r2, r3, #5
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	4413      	add	r3, r2
 80039c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039c8:	461a      	mov	r2, r3
 80039ca:	2320      	movs	r3, #32
 80039cc:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80039ce:	6879      	ldr	r1, [r7, #4]
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	4613      	mov	r3, r2
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	4413      	add	r3, r2
 80039d8:	00db      	lsls	r3, r3, #3
 80039da:	440b      	add	r3, r1
 80039dc:	333d      	adds	r3, #61	; 0x3d
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	f040 831f 	bne.w	8004024 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 80039e6:	6879      	ldr	r1, [r7, #4]
 80039e8:	68fa      	ldr	r2, [r7, #12]
 80039ea:	4613      	mov	r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	4413      	add	r3, r2
 80039f0:	00db      	lsls	r3, r3, #3
 80039f2:	440b      	add	r3, r1
 80039f4:	333d      	adds	r3, #61	; 0x3d
 80039f6:	2200      	movs	r2, #0
 80039f8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80039fa:	6879      	ldr	r1, [r7, #4]
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	4613      	mov	r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	4413      	add	r3, r2
 8003a04:	00db      	lsls	r3, r3, #3
 8003a06:	440b      	add	r3, r1
 8003a08:	335c      	adds	r3, #92	; 0x5c
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	015a      	lsls	r2, r3, #5
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	4413      	add	r3, r2
 8003a16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	68fa      	ldr	r2, [r7, #12]
 8003a1e:	0151      	lsls	r1, r2, #5
 8003a20:	693a      	ldr	r2, [r7, #16]
 8003a22:	440a      	add	r2, r1
 8003a24:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003a28:	f043 0302 	orr.w	r3, r3, #2
 8003a2c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	b2d2      	uxtb	r2, r2
 8003a36:	4611      	mov	r1, r2
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f002 fed8 	bl	80067ee <USB_HC_Halt>
}
 8003a3e:	e2f1      	b.n	8004024 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	015a      	lsls	r2, r3, #5
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	4413      	add	r3, r2
 8003a48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a52:	2b40      	cmp	r3, #64	; 0x40
 8003a54:	d13f      	bne.n	8003ad6 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8003a56:	6879      	ldr	r1, [r7, #4]
 8003a58:	68fa      	ldr	r2, [r7, #12]
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	00db      	lsls	r3, r3, #3
 8003a62:	440b      	add	r3, r1
 8003a64:	335d      	adds	r3, #93	; 0x5d
 8003a66:	2204      	movs	r2, #4
 8003a68:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003a6a:	6879      	ldr	r1, [r7, #4]
 8003a6c:	68fa      	ldr	r2, [r7, #12]
 8003a6e:	4613      	mov	r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	4413      	add	r3, r2
 8003a74:	00db      	lsls	r3, r3, #3
 8003a76:	440b      	add	r3, r1
 8003a78:	333d      	adds	r3, #61	; 0x3d
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003a7e:	6879      	ldr	r1, [r7, #4]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	4613      	mov	r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	4413      	add	r3, r2
 8003a88:	00db      	lsls	r3, r3, #3
 8003a8a:	440b      	add	r3, r1
 8003a8c:	3358      	adds	r3, #88	; 0x58
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	015a      	lsls	r2, r3, #5
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	4413      	add	r3, r2
 8003a9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	68fa      	ldr	r2, [r7, #12]
 8003aa2:	0151      	lsls	r1, r2, #5
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	440a      	add	r2, r1
 8003aa8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003aac:	f043 0302 	orr.w	r3, r3, #2
 8003ab0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	b2d2      	uxtb	r2, r2
 8003aba:	4611      	mov	r1, r2
 8003abc:	4618      	mov	r0, r3
 8003abe:	f002 fe96 	bl	80067ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	015a      	lsls	r2, r3, #5
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	4413      	add	r3, r2
 8003aca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ace:	461a      	mov	r2, r3
 8003ad0:	2340      	movs	r3, #64	; 0x40
 8003ad2:	6093      	str	r3, [r2, #8]
}
 8003ad4:	e2a6      	b.n	8004024 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	015a      	lsls	r2, r3, #5
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	4413      	add	r3, r2
 8003ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ae8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003aec:	d122      	bne.n	8003b34 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	015a      	lsls	r2, r3, #5
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	4413      	add	r3, r2
 8003af6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	68fa      	ldr	r2, [r7, #12]
 8003afe:	0151      	lsls	r1, r2, #5
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	440a      	add	r2, r1
 8003b04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b08:	f043 0302 	orr.w	r3, r3, #2
 8003b0c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	b2d2      	uxtb	r2, r2
 8003b16:	4611      	mov	r1, r2
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f002 fe68 	bl	80067ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	015a      	lsls	r2, r3, #5
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	4413      	add	r3, r2
 8003b26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b30:	6093      	str	r3, [r2, #8]
}
 8003b32:	e277      	b.n	8004024 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	015a      	lsls	r2, r3, #5
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	4413      	add	r3, r2
 8003b3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d135      	bne.n	8003bb6 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003b4a:	6879      	ldr	r1, [r7, #4]
 8003b4c:	68fa      	ldr	r2, [r7, #12]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4413      	add	r3, r2
 8003b54:	00db      	lsls	r3, r3, #3
 8003b56:	440b      	add	r3, r1
 8003b58:	3358      	adds	r3, #88	; 0x58
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	015a      	lsls	r2, r3, #5
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	4413      	add	r3, r2
 8003b66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	68fa      	ldr	r2, [r7, #12]
 8003b6e:	0151      	lsls	r1, r2, #5
 8003b70:	693a      	ldr	r2, [r7, #16]
 8003b72:	440a      	add	r2, r1
 8003b74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b78:	f043 0302 	orr.w	r3, r3, #2
 8003b7c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68fa      	ldr	r2, [r7, #12]
 8003b84:	b2d2      	uxtb	r2, r2
 8003b86:	4611      	mov	r1, r2
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f002 fe30 	bl	80067ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	015a      	lsls	r2, r3, #5
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	4413      	add	r3, r2
 8003b96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003ba0:	6879      	ldr	r1, [r7, #4]
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	4413      	add	r3, r2
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	440b      	add	r3, r1
 8003bae:	335d      	adds	r3, #93	; 0x5d
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	701a      	strb	r2, [r3, #0]
}
 8003bb4:	e236      	b.n	8004024 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	015a      	lsls	r2, r3, #5
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f003 0308 	and.w	r3, r3, #8
 8003bc8:	2b08      	cmp	r3, #8
 8003bca:	d12b      	bne.n	8003c24 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	015a      	lsls	r2, r3, #5
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	4413      	add	r3, r2
 8003bd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bd8:	461a      	mov	r2, r3
 8003bda:	2308      	movs	r3, #8
 8003bdc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	015a      	lsls	r2, r3, #5
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	4413      	add	r3, r2
 8003be6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	0151      	lsls	r1, r2, #5
 8003bf0:	693a      	ldr	r2, [r7, #16]
 8003bf2:	440a      	add	r2, r1
 8003bf4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003bf8:	f043 0302 	orr.w	r3, r3, #2
 8003bfc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	b2d2      	uxtb	r2, r2
 8003c06:	4611      	mov	r1, r2
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f002 fdf0 	bl	80067ee <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003c0e:	6879      	ldr	r1, [r7, #4]
 8003c10:	68fa      	ldr	r2, [r7, #12]
 8003c12:	4613      	mov	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4413      	add	r3, r2
 8003c18:	00db      	lsls	r3, r3, #3
 8003c1a:	440b      	add	r3, r1
 8003c1c:	335d      	adds	r3, #93	; 0x5d
 8003c1e:	2205      	movs	r2, #5
 8003c20:	701a      	strb	r2, [r3, #0]
}
 8003c22:	e1ff      	b.n	8004024 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	015a      	lsls	r2, r3, #5
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	4413      	add	r3, r2
 8003c2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 0310 	and.w	r3, r3, #16
 8003c36:	2b10      	cmp	r3, #16
 8003c38:	d155      	bne.n	8003ce6 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003c3a:	6879      	ldr	r1, [r7, #4]
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	4413      	add	r3, r2
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	440b      	add	r3, r1
 8003c48:	3358      	adds	r3, #88	; 0x58
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003c4e:	6879      	ldr	r1, [r7, #4]
 8003c50:	68fa      	ldr	r2, [r7, #12]
 8003c52:	4613      	mov	r3, r2
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	4413      	add	r3, r2
 8003c58:	00db      	lsls	r3, r3, #3
 8003c5a:	440b      	add	r3, r1
 8003c5c:	335d      	adds	r3, #93	; 0x5d
 8003c5e:	2203      	movs	r2, #3
 8003c60:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003c62:	6879      	ldr	r1, [r7, #4]
 8003c64:	68fa      	ldr	r2, [r7, #12]
 8003c66:	4613      	mov	r3, r2
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	4413      	add	r3, r2
 8003c6c:	00db      	lsls	r3, r3, #3
 8003c6e:	440b      	add	r3, r1
 8003c70:	333d      	adds	r3, #61	; 0x3d
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d114      	bne.n	8003ca2 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8003c78:	6879      	ldr	r1, [r7, #4]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	4413      	add	r3, r2
 8003c82:	00db      	lsls	r3, r3, #3
 8003c84:	440b      	add	r3, r1
 8003c86:	333c      	adds	r3, #60	; 0x3c
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d109      	bne.n	8003ca2 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8003c8e:	6879      	ldr	r1, [r7, #4]
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	4613      	mov	r3, r2
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	4413      	add	r3, r2
 8003c98:	00db      	lsls	r3, r3, #3
 8003c9a:	440b      	add	r3, r1
 8003c9c:	333d      	adds	r3, #61	; 0x3d
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	015a      	lsls	r2, r3, #5
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	4413      	add	r3, r2
 8003caa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	68fa      	ldr	r2, [r7, #12]
 8003cb2:	0151      	lsls	r1, r2, #5
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	440a      	add	r2, r1
 8003cb8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003cbc:	f043 0302 	orr.w	r3, r3, #2
 8003cc0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	b2d2      	uxtb	r2, r2
 8003cca:	4611      	mov	r1, r2
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f002 fd8e 	bl	80067ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	015a      	lsls	r2, r3, #5
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	4413      	add	r3, r2
 8003cda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cde:	461a      	mov	r2, r3
 8003ce0:	2310      	movs	r3, #16
 8003ce2:	6093      	str	r3, [r2, #8]
}
 8003ce4:	e19e      	b.n	8004024 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	015a      	lsls	r2, r3, #5
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	4413      	add	r3, r2
 8003cee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cf8:	2b80      	cmp	r3, #128	; 0x80
 8003cfa:	d12b      	bne.n	8003d54 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	015a      	lsls	r2, r3, #5
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	4413      	add	r3, r2
 8003d04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	0151      	lsls	r1, r2, #5
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	440a      	add	r2, r1
 8003d12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d16:	f043 0302 	orr.w	r3, r3, #2
 8003d1a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	b2d2      	uxtb	r2, r2
 8003d24:	4611      	mov	r1, r2
 8003d26:	4618      	mov	r0, r3
 8003d28:	f002 fd61 	bl	80067ee <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003d2c:	6879      	ldr	r1, [r7, #4]
 8003d2e:	68fa      	ldr	r2, [r7, #12]
 8003d30:	4613      	mov	r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	4413      	add	r3, r2
 8003d36:	00db      	lsls	r3, r3, #3
 8003d38:	440b      	add	r3, r1
 8003d3a:	335d      	adds	r3, #93	; 0x5d
 8003d3c:	2206      	movs	r2, #6
 8003d3e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	015a      	lsls	r2, r3, #5
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	4413      	add	r3, r2
 8003d48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	2380      	movs	r3, #128	; 0x80
 8003d50:	6093      	str	r3, [r2, #8]
}
 8003d52:	e167      	b.n	8004024 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	015a      	lsls	r2, r3, #5
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	4413      	add	r3, r2
 8003d5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d6a:	d135      	bne.n	8003dd8 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	015a      	lsls	r2, r3, #5
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	4413      	add	r3, r2
 8003d74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	0151      	lsls	r1, r2, #5
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	440a      	add	r2, r1
 8003d82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d86:	f043 0302 	orr.w	r3, r3, #2
 8003d8a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	b2d2      	uxtb	r2, r2
 8003d94:	4611      	mov	r1, r2
 8003d96:	4618      	mov	r0, r3
 8003d98:	f002 fd29 	bl	80067ee <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	015a      	lsls	r2, r3, #5
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	4413      	add	r3, r2
 8003da4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003da8:	461a      	mov	r2, r3
 8003daa:	2310      	movs	r3, #16
 8003dac:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	015a      	lsls	r2, r3, #5
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	4413      	add	r3, r2
 8003db6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dba:	461a      	mov	r2, r3
 8003dbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003dc0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003dc2:	6879      	ldr	r1, [r7, #4]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	4413      	add	r3, r2
 8003dcc:	00db      	lsls	r3, r3, #3
 8003dce:	440b      	add	r3, r1
 8003dd0:	335d      	adds	r3, #93	; 0x5d
 8003dd2:	2208      	movs	r2, #8
 8003dd4:	701a      	strb	r2, [r3, #0]
}
 8003dd6:	e125      	b.n	8004024 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	015a      	lsls	r2, r3, #5
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	4413      	add	r3, r2
 8003de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	f040 811a 	bne.w	8004024 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	015a      	lsls	r2, r3, #5
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	4413      	add	r3, r2
 8003df8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	0151      	lsls	r1, r2, #5
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	440a      	add	r2, r1
 8003e06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e0a:	f023 0302 	bic.w	r3, r3, #2
 8003e0e:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003e10:	6879      	ldr	r1, [r7, #4]
 8003e12:	68fa      	ldr	r2, [r7, #12]
 8003e14:	4613      	mov	r3, r2
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	4413      	add	r3, r2
 8003e1a:	00db      	lsls	r3, r3, #3
 8003e1c:	440b      	add	r3, r1
 8003e1e:	335d      	adds	r3, #93	; 0x5d
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d137      	bne.n	8003e96 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003e26:	6879      	ldr	r1, [r7, #4]
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	4413      	add	r3, r2
 8003e30:	00db      	lsls	r3, r3, #3
 8003e32:	440b      	add	r3, r1
 8003e34:	335c      	adds	r3, #92	; 0x5c
 8003e36:	2201      	movs	r2, #1
 8003e38:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003e3a:	6879      	ldr	r1, [r7, #4]
 8003e3c:	68fa      	ldr	r2, [r7, #12]
 8003e3e:	4613      	mov	r3, r2
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	4413      	add	r3, r2
 8003e44:	00db      	lsls	r3, r3, #3
 8003e46:	440b      	add	r3, r1
 8003e48:	333f      	adds	r3, #63	; 0x3f
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d00b      	beq.n	8003e68 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8003e50:	6879      	ldr	r1, [r7, #4]
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	4613      	mov	r3, r2
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	4413      	add	r3, r2
 8003e5a:	00db      	lsls	r3, r3, #3
 8003e5c:	440b      	add	r3, r1
 8003e5e:	333f      	adds	r3, #63	; 0x3f
 8003e60:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003e62:	2b03      	cmp	r3, #3
 8003e64:	f040 80c5 	bne.w	8003ff2 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8003e68:	6879      	ldr	r1, [r7, #4]
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	4413      	add	r3, r2
 8003e72:	00db      	lsls	r3, r3, #3
 8003e74:	440b      	add	r3, r1
 8003e76:	3351      	adds	r3, #81	; 0x51
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	f083 0301 	eor.w	r3, r3, #1
 8003e7e:	b2d8      	uxtb	r0, r3
 8003e80:	6879      	ldr	r1, [r7, #4]
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	4613      	mov	r3, r2
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	4413      	add	r3, r2
 8003e8a:	00db      	lsls	r3, r3, #3
 8003e8c:	440b      	add	r3, r1
 8003e8e:	3351      	adds	r3, #81	; 0x51
 8003e90:	4602      	mov	r2, r0
 8003e92:	701a      	strb	r2, [r3, #0]
 8003e94:	e0ad      	b.n	8003ff2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003e96:	6879      	ldr	r1, [r7, #4]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	4413      	add	r3, r2
 8003ea0:	00db      	lsls	r3, r3, #3
 8003ea2:	440b      	add	r3, r1
 8003ea4:	335d      	adds	r3, #93	; 0x5d
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	2b03      	cmp	r3, #3
 8003eaa:	d10a      	bne.n	8003ec2 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003eac:	6879      	ldr	r1, [r7, #4]
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	00db      	lsls	r3, r3, #3
 8003eb8:	440b      	add	r3, r1
 8003eba:	335c      	adds	r3, #92	; 0x5c
 8003ebc:	2202      	movs	r2, #2
 8003ebe:	701a      	strb	r2, [r3, #0]
 8003ec0:	e097      	b.n	8003ff2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8003ec2:	6879      	ldr	r1, [r7, #4]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	4413      	add	r3, r2
 8003ecc:	00db      	lsls	r3, r3, #3
 8003ece:	440b      	add	r3, r1
 8003ed0:	335d      	adds	r3, #93	; 0x5d
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	2b04      	cmp	r3, #4
 8003ed6:	d10a      	bne.n	8003eee <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003ed8:	6879      	ldr	r1, [r7, #4]
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	4613      	mov	r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	4413      	add	r3, r2
 8003ee2:	00db      	lsls	r3, r3, #3
 8003ee4:	440b      	add	r3, r1
 8003ee6:	335c      	adds	r3, #92	; 0x5c
 8003ee8:	2202      	movs	r2, #2
 8003eea:	701a      	strb	r2, [r3, #0]
 8003eec:	e081      	b.n	8003ff2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003eee:	6879      	ldr	r1, [r7, #4]
 8003ef0:	68fa      	ldr	r2, [r7, #12]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	009b      	lsls	r3, r3, #2
 8003ef6:	4413      	add	r3, r2
 8003ef8:	00db      	lsls	r3, r3, #3
 8003efa:	440b      	add	r3, r1
 8003efc:	335d      	adds	r3, #93	; 0x5d
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	2b05      	cmp	r3, #5
 8003f02:	d10a      	bne.n	8003f1a <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	68fa      	ldr	r2, [r7, #12]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	4413      	add	r3, r2
 8003f0e:	00db      	lsls	r3, r3, #3
 8003f10:	440b      	add	r3, r1
 8003f12:	335c      	adds	r3, #92	; 0x5c
 8003f14:	2205      	movs	r2, #5
 8003f16:	701a      	strb	r2, [r3, #0]
 8003f18:	e06b      	b.n	8003ff2 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003f1a:	6879      	ldr	r1, [r7, #4]
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	4413      	add	r3, r2
 8003f24:	00db      	lsls	r3, r3, #3
 8003f26:	440b      	add	r3, r1
 8003f28:	335d      	adds	r3, #93	; 0x5d
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	2b06      	cmp	r3, #6
 8003f2e:	d00a      	beq.n	8003f46 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003f30:	6879      	ldr	r1, [r7, #4]
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	4613      	mov	r3, r2
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	4413      	add	r3, r2
 8003f3a:	00db      	lsls	r3, r3, #3
 8003f3c:	440b      	add	r3, r1
 8003f3e:	335d      	adds	r3, #93	; 0x5d
 8003f40:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003f42:	2b08      	cmp	r3, #8
 8003f44:	d155      	bne.n	8003ff2 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8003f46:	6879      	ldr	r1, [r7, #4]
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	4413      	add	r3, r2
 8003f50:	00db      	lsls	r3, r3, #3
 8003f52:	440b      	add	r3, r1
 8003f54:	3358      	adds	r3, #88	; 0x58
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	1c59      	adds	r1, r3, #1
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	68fa      	ldr	r2, [r7, #12]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	4413      	add	r3, r2
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	4403      	add	r3, r0
 8003f68:	3358      	adds	r3, #88	; 0x58
 8003f6a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8003f6c:	6879      	ldr	r1, [r7, #4]
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	4613      	mov	r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4413      	add	r3, r2
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	440b      	add	r3, r1
 8003f7a:	3358      	adds	r3, #88	; 0x58
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2b03      	cmp	r3, #3
 8003f80:	d914      	bls.n	8003fac <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	4613      	mov	r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	4413      	add	r3, r2
 8003f8c:	00db      	lsls	r3, r3, #3
 8003f8e:	440b      	add	r3, r1
 8003f90:	3358      	adds	r3, #88	; 0x58
 8003f92:	2200      	movs	r2, #0
 8003f94:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	4613      	mov	r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	4413      	add	r3, r2
 8003fa0:	00db      	lsls	r3, r3, #3
 8003fa2:	440b      	add	r3, r1
 8003fa4:	335c      	adds	r3, #92	; 0x5c
 8003fa6:	2204      	movs	r2, #4
 8003fa8:	701a      	strb	r2, [r3, #0]
 8003faa:	e009      	b.n	8003fc0 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003fac:	6879      	ldr	r1, [r7, #4]
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	4413      	add	r3, r2
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	440b      	add	r3, r1
 8003fba:	335c      	adds	r3, #92	; 0x5c
 8003fbc:	2202      	movs	r2, #2
 8003fbe:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	015a      	lsls	r2, r3, #5
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003fd6:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003fde:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	015a      	lsls	r2, r3, #5
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fec:	461a      	mov	r2, r3
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	015a      	lsls	r2, r3, #5
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	4413      	add	r3, r2
 8003ffa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ffe:	461a      	mov	r2, r3
 8004000:	2302      	movs	r3, #2
 8004002:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	b2d8      	uxtb	r0, r3
 8004008:	6879      	ldr	r1, [r7, #4]
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	4613      	mov	r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	4413      	add	r3, r2
 8004012:	00db      	lsls	r3, r3, #3
 8004014:	440b      	add	r3, r1
 8004016:	335c      	adds	r3, #92	; 0x5c
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	461a      	mov	r2, r3
 800401c:	4601      	mov	r1, r0
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f004 fd88 	bl	8008b34 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004024:	bf00      	nop
 8004026:	3718      	adds	r7, #24
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b08a      	sub	sp, #40	; 0x28
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800403a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800403c:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	6a1b      	ldr	r3, [r3, #32]
 8004044:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	f003 030f 	and.w	r3, r3, #15
 800404c:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	0c5b      	lsrs	r3, r3, #17
 8004052:	f003 030f 	and.w	r3, r3, #15
 8004056:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	091b      	lsrs	r3, r3, #4
 800405c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004060:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	2b02      	cmp	r3, #2
 8004066:	d003      	beq.n	8004070 <HCD_RXQLVL_IRQHandler+0x44>
 8004068:	2b05      	cmp	r3, #5
 800406a:	f000 8082 	beq.w	8004172 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800406e:	e083      	b.n	8004178 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d07f      	beq.n	8004176 <HCD_RXQLVL_IRQHandler+0x14a>
 8004076:	6879      	ldr	r1, [r7, #4]
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	4613      	mov	r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4413      	add	r3, r2
 8004080:	00db      	lsls	r3, r3, #3
 8004082:	440b      	add	r3, r1
 8004084:	3344      	adds	r3, #68	; 0x44
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d074      	beq.n	8004176 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6818      	ldr	r0, [r3, #0]
 8004090:	6879      	ldr	r1, [r7, #4]
 8004092:	69ba      	ldr	r2, [r7, #24]
 8004094:	4613      	mov	r3, r2
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	4413      	add	r3, r2
 800409a:	00db      	lsls	r3, r3, #3
 800409c:	440b      	add	r3, r1
 800409e:	3344      	adds	r3, #68	; 0x44
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	b292      	uxth	r2, r2
 80040a6:	4619      	mov	r1, r3
 80040a8:	f001 ff3f 	bl	8005f2a <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 80040ac:	6879      	ldr	r1, [r7, #4]
 80040ae:	69ba      	ldr	r2, [r7, #24]
 80040b0:	4613      	mov	r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	4413      	add	r3, r2
 80040b6:	00db      	lsls	r3, r3, #3
 80040b8:	440b      	add	r3, r1
 80040ba:	3344      	adds	r3, #68	; 0x44
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	18d1      	adds	r1, r2, r3
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	69ba      	ldr	r2, [r7, #24]
 80040c6:	4613      	mov	r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	4413      	add	r3, r2
 80040cc:	00db      	lsls	r3, r3, #3
 80040ce:	4403      	add	r3, r0
 80040d0:	3344      	adds	r3, #68	; 0x44
 80040d2:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 80040d4:	6879      	ldr	r1, [r7, #4]
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	4613      	mov	r3, r2
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	4413      	add	r3, r2
 80040de:	00db      	lsls	r3, r3, #3
 80040e0:	440b      	add	r3, r1
 80040e2:	334c      	adds	r3, #76	; 0x4c
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	18d1      	adds	r1, r2, r3
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	4613      	mov	r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	4413      	add	r3, r2
 80040f4:	00db      	lsls	r3, r3, #3
 80040f6:	4403      	add	r3, r0
 80040f8:	334c      	adds	r3, #76	; 0x4c
 80040fa:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80040fc:	69bb      	ldr	r3, [r7, #24]
 80040fe:	015a      	lsls	r2, r3, #5
 8004100:	6a3b      	ldr	r3, [r7, #32]
 8004102:	4413      	add	r3, r2
 8004104:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004108:	691a      	ldr	r2, [r3, #16]
 800410a:	4b1d      	ldr	r3, [pc, #116]	; (8004180 <HCD_RXQLVL_IRQHandler+0x154>)
 800410c:	4013      	ands	r3, r2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d031      	beq.n	8004176 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	015a      	lsls	r2, r3, #5
 8004116:	6a3b      	ldr	r3, [r7, #32]
 8004118:	4413      	add	r3, r2
 800411a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004128:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004130:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	015a      	lsls	r2, r3, #5
 8004136:	6a3b      	ldr	r3, [r7, #32]
 8004138:	4413      	add	r3, r2
 800413a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800413e:	461a      	mov	r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8004144:	6879      	ldr	r1, [r7, #4]
 8004146:	69ba      	ldr	r2, [r7, #24]
 8004148:	4613      	mov	r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	4413      	add	r3, r2
 800414e:	00db      	lsls	r3, r3, #3
 8004150:	440b      	add	r3, r1
 8004152:	3350      	adds	r3, #80	; 0x50
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	f083 0301 	eor.w	r3, r3, #1
 800415a:	b2d8      	uxtb	r0, r3
 800415c:	6879      	ldr	r1, [r7, #4]
 800415e:	69ba      	ldr	r2, [r7, #24]
 8004160:	4613      	mov	r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	4413      	add	r3, r2
 8004166:	00db      	lsls	r3, r3, #3
 8004168:	440b      	add	r3, r1
 800416a:	3350      	adds	r3, #80	; 0x50
 800416c:	4602      	mov	r2, r0
 800416e:	701a      	strb	r2, [r3, #0]
      break;
 8004170:	e001      	b.n	8004176 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8004172:	bf00      	nop
 8004174:	e000      	b.n	8004178 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8004176:	bf00      	nop
  }
}
 8004178:	bf00      	nop
 800417a:	3728      	adds	r7, #40	; 0x28
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	1ff80000 	.word	0x1ff80000

08004184 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80041b0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d10b      	bne.n	80041d4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f003 0301 	and.w	r3, r3, #1
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d102      	bne.n	80041cc <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f004 fc98 	bl	8008afc <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	f043 0302 	orr.w	r3, r3, #2
 80041d2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f003 0308 	and.w	r3, r3, #8
 80041da:	2b08      	cmp	r3, #8
 80041dc:	d132      	bne.n	8004244 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	f043 0308 	orr.w	r3, r3, #8
 80041e4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b04      	cmp	r3, #4
 80041ee:	d126      	bne.n	800423e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	d113      	bne.n	8004220 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80041fe:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004202:	d106      	bne.n	8004212 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2102      	movs	r1, #2
 800420a:	4618      	mov	r0, r3
 800420c:	f001 ffc8 	bl	80061a0 <USB_InitFSLSPClkSel>
 8004210:	e011      	b.n	8004236 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2101      	movs	r1, #1
 8004218:	4618      	mov	r0, r3
 800421a:	f001 ffc1 	bl	80061a0 <USB_InitFSLSPClkSel>
 800421e:	e00a      	b.n	8004236 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	2b01      	cmp	r3, #1
 8004226:	d106      	bne.n	8004236 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800422e:	461a      	mov	r2, r3
 8004230:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004234:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f004 fc8a 	bl	8008b50 <HAL_HCD_PortEnabled_Callback>
 800423c:	e002      	b.n	8004244 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f004 fc94 	bl	8008b6c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f003 0320 	and.w	r3, r3, #32
 800424a:	2b20      	cmp	r3, #32
 800424c:	d103      	bne.n	8004256 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	f043 0320 	orr.w	r3, r3, #32
 8004254:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800425c:	461a      	mov	r2, r3
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	6013      	str	r3, [r2, #0]
}
 8004262:	bf00      	nop
 8004264:	3718      	adds	r7, #24
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
	...

0800426c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d101      	bne.n	800427e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e11f      	b.n	80044be <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	d106      	bne.n	8004298 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f7fd f894 	bl	80013c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2224      	movs	r2, #36	; 0x24
 800429c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f022 0201 	bic.w	r2, r2, #1
 80042ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80042ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80042d0:	f000 fd3e 	bl	8004d50 <HAL_RCC_GetPCLK1Freq>
 80042d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	4a7b      	ldr	r2, [pc, #492]	; (80044c8 <HAL_I2C_Init+0x25c>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d807      	bhi.n	80042f0 <HAL_I2C_Init+0x84>
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	4a7a      	ldr	r2, [pc, #488]	; (80044cc <HAL_I2C_Init+0x260>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	bf94      	ite	ls
 80042e8:	2301      	movls	r3, #1
 80042ea:	2300      	movhi	r3, #0
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	e006      	b.n	80042fe <HAL_I2C_Init+0x92>
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	4a77      	ldr	r2, [pc, #476]	; (80044d0 <HAL_I2C_Init+0x264>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	bf94      	ite	ls
 80042f8:	2301      	movls	r3, #1
 80042fa:	2300      	movhi	r3, #0
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e0db      	b.n	80044be <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	4a72      	ldr	r2, [pc, #456]	; (80044d4 <HAL_I2C_Init+0x268>)
 800430a:	fba2 2303 	umull	r2, r3, r2, r3
 800430e:	0c9b      	lsrs	r3, r3, #18
 8004310:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68ba      	ldr	r2, [r7, #8]
 8004322:	430a      	orrs	r2, r1
 8004324:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	6a1b      	ldr	r3, [r3, #32]
 800432c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	4a64      	ldr	r2, [pc, #400]	; (80044c8 <HAL_I2C_Init+0x25c>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d802      	bhi.n	8004340 <HAL_I2C_Init+0xd4>
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	3301      	adds	r3, #1
 800433e:	e009      	b.n	8004354 <HAL_I2C_Init+0xe8>
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004346:	fb02 f303 	mul.w	r3, r2, r3
 800434a:	4a63      	ldr	r2, [pc, #396]	; (80044d8 <HAL_I2C_Init+0x26c>)
 800434c:	fba2 2303 	umull	r2, r3, r2, r3
 8004350:	099b      	lsrs	r3, r3, #6
 8004352:	3301      	adds	r3, #1
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	6812      	ldr	r2, [r2, #0]
 8004358:	430b      	orrs	r3, r1
 800435a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	69db      	ldr	r3, [r3, #28]
 8004362:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004366:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	4956      	ldr	r1, [pc, #344]	; (80044c8 <HAL_I2C_Init+0x25c>)
 8004370:	428b      	cmp	r3, r1
 8004372:	d80d      	bhi.n	8004390 <HAL_I2C_Init+0x124>
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	1e59      	subs	r1, r3, #1
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004382:	3301      	adds	r3, #1
 8004384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004388:	2b04      	cmp	r3, #4
 800438a:	bf38      	it	cc
 800438c:	2304      	movcc	r3, #4
 800438e:	e04f      	b.n	8004430 <HAL_I2C_Init+0x1c4>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d111      	bne.n	80043bc <HAL_I2C_Init+0x150>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	1e58      	subs	r0, r3, #1
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6859      	ldr	r1, [r3, #4]
 80043a0:	460b      	mov	r3, r1
 80043a2:	005b      	lsls	r3, r3, #1
 80043a4:	440b      	add	r3, r1
 80043a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80043aa:	3301      	adds	r3, #1
 80043ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	bf0c      	ite	eq
 80043b4:	2301      	moveq	r3, #1
 80043b6:	2300      	movne	r3, #0
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	e012      	b.n	80043e2 <HAL_I2C_Init+0x176>
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	1e58      	subs	r0, r3, #1
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6859      	ldr	r1, [r3, #4]
 80043c4:	460b      	mov	r3, r1
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	440b      	add	r3, r1
 80043ca:	0099      	lsls	r1, r3, #2
 80043cc:	440b      	add	r3, r1
 80043ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80043d2:	3301      	adds	r3, #1
 80043d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043d8:	2b00      	cmp	r3, #0
 80043da:	bf0c      	ite	eq
 80043dc:	2301      	moveq	r3, #1
 80043de:	2300      	movne	r3, #0
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d001      	beq.n	80043ea <HAL_I2C_Init+0x17e>
 80043e6:	2301      	movs	r3, #1
 80043e8:	e022      	b.n	8004430 <HAL_I2C_Init+0x1c4>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d10e      	bne.n	8004410 <HAL_I2C_Init+0x1a4>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	1e58      	subs	r0, r3, #1
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6859      	ldr	r1, [r3, #4]
 80043fa:	460b      	mov	r3, r1
 80043fc:	005b      	lsls	r3, r3, #1
 80043fe:	440b      	add	r3, r1
 8004400:	fbb0 f3f3 	udiv	r3, r0, r3
 8004404:	3301      	adds	r3, #1
 8004406:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800440a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800440e:	e00f      	b.n	8004430 <HAL_I2C_Init+0x1c4>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	1e58      	subs	r0, r3, #1
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6859      	ldr	r1, [r3, #4]
 8004418:	460b      	mov	r3, r1
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	440b      	add	r3, r1
 800441e:	0099      	lsls	r1, r3, #2
 8004420:	440b      	add	r3, r1
 8004422:	fbb0 f3f3 	udiv	r3, r0, r3
 8004426:	3301      	adds	r3, #1
 8004428:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800442c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004430:	6879      	ldr	r1, [r7, #4]
 8004432:	6809      	ldr	r1, [r1, #0]
 8004434:	4313      	orrs	r3, r2
 8004436:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	69da      	ldr	r2, [r3, #28]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6a1b      	ldr	r3, [r3, #32]
 800444a:	431a      	orrs	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	430a      	orrs	r2, r1
 8004452:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800445e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	6911      	ldr	r1, [r2, #16]
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	68d2      	ldr	r2, [r2, #12]
 800446a:	4311      	orrs	r1, r2
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	6812      	ldr	r2, [r2, #0]
 8004470:	430b      	orrs	r3, r1
 8004472:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	695a      	ldr	r2, [r3, #20]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	431a      	orrs	r2, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	430a      	orrs	r2, r1
 800448e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f042 0201 	orr.w	r2, r2, #1
 800449e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2220      	movs	r2, #32
 80044aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3710      	adds	r7, #16
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	000186a0 	.word	0x000186a0
 80044cc:	001e847f 	.word	0x001e847f
 80044d0:	003d08ff 	.word	0x003d08ff
 80044d4:	431bde83 	.word	0x431bde83
 80044d8:	10624dd3 	.word	0x10624dd3

080044dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b086      	sub	sp, #24
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d101      	bne.n	80044ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e25b      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d075      	beq.n	80045e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044fa:	4ba3      	ldr	r3, [pc, #652]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f003 030c 	and.w	r3, r3, #12
 8004502:	2b04      	cmp	r3, #4
 8004504:	d00c      	beq.n	8004520 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004506:	4ba0      	ldr	r3, [pc, #640]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800450e:	2b08      	cmp	r3, #8
 8004510:	d112      	bne.n	8004538 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004512:	4b9d      	ldr	r3, [pc, #628]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800451a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800451e:	d10b      	bne.n	8004538 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004520:	4b99      	ldr	r3, [pc, #612]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d05b      	beq.n	80045e4 <HAL_RCC_OscConfig+0x108>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d157      	bne.n	80045e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e236      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004540:	d106      	bne.n	8004550 <HAL_RCC_OscConfig+0x74>
 8004542:	4b91      	ldr	r3, [pc, #580]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a90      	ldr	r2, [pc, #576]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004548:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800454c:	6013      	str	r3, [r2, #0]
 800454e:	e01d      	b.n	800458c <HAL_RCC_OscConfig+0xb0>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004558:	d10c      	bne.n	8004574 <HAL_RCC_OscConfig+0x98>
 800455a:	4b8b      	ldr	r3, [pc, #556]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a8a      	ldr	r2, [pc, #552]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004560:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004564:	6013      	str	r3, [r2, #0]
 8004566:	4b88      	ldr	r3, [pc, #544]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a87      	ldr	r2, [pc, #540]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 800456c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004570:	6013      	str	r3, [r2, #0]
 8004572:	e00b      	b.n	800458c <HAL_RCC_OscConfig+0xb0>
 8004574:	4b84      	ldr	r3, [pc, #528]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a83      	ldr	r2, [pc, #524]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 800457a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800457e:	6013      	str	r3, [r2, #0]
 8004580:	4b81      	ldr	r3, [pc, #516]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a80      	ldr	r2, [pc, #512]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004586:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800458a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d013      	beq.n	80045bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004594:	f7fd f9e0 	bl	8001958 <HAL_GetTick>
 8004598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800459a:	e008      	b.n	80045ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800459c:	f7fd f9dc 	bl	8001958 <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b64      	cmp	r3, #100	; 0x64
 80045a8:	d901      	bls.n	80045ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e1fb      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ae:	4b76      	ldr	r3, [pc, #472]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d0f0      	beq.n	800459c <HAL_RCC_OscConfig+0xc0>
 80045ba:	e014      	b.n	80045e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045bc:	f7fd f9cc 	bl	8001958 <HAL_GetTick>
 80045c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045c2:	e008      	b.n	80045d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045c4:	f7fd f9c8 	bl	8001958 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	2b64      	cmp	r3, #100	; 0x64
 80045d0:	d901      	bls.n	80045d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e1e7      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045d6:	4b6c      	ldr	r3, [pc, #432]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d1f0      	bne.n	80045c4 <HAL_RCC_OscConfig+0xe8>
 80045e2:	e000      	b.n	80045e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d063      	beq.n	80046ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045f2:	4b65      	ldr	r3, [pc, #404]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	f003 030c 	and.w	r3, r3, #12
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00b      	beq.n	8004616 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045fe:	4b62      	ldr	r3, [pc, #392]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004606:	2b08      	cmp	r3, #8
 8004608:	d11c      	bne.n	8004644 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800460a:	4b5f      	ldr	r3, [pc, #380]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d116      	bne.n	8004644 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004616:	4b5c      	ldr	r3, [pc, #368]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d005      	beq.n	800462e <HAL_RCC_OscConfig+0x152>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d001      	beq.n	800462e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e1bb      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800462e:	4b56      	ldr	r3, [pc, #344]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	00db      	lsls	r3, r3, #3
 800463c:	4952      	ldr	r1, [pc, #328]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 800463e:	4313      	orrs	r3, r2
 8004640:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004642:	e03a      	b.n	80046ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d020      	beq.n	800468e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800464c:	4b4f      	ldr	r3, [pc, #316]	; (800478c <HAL_RCC_OscConfig+0x2b0>)
 800464e:	2201      	movs	r2, #1
 8004650:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004652:	f7fd f981 	bl	8001958 <HAL_GetTick>
 8004656:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004658:	e008      	b.n	800466c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800465a:	f7fd f97d 	bl	8001958 <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	2b02      	cmp	r3, #2
 8004666:	d901      	bls.n	800466c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e19c      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800466c:	4b46      	ldr	r3, [pc, #280]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b00      	cmp	r3, #0
 8004676:	d0f0      	beq.n	800465a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004678:	4b43      	ldr	r3, [pc, #268]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	00db      	lsls	r3, r3, #3
 8004686:	4940      	ldr	r1, [pc, #256]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004688:	4313      	orrs	r3, r2
 800468a:	600b      	str	r3, [r1, #0]
 800468c:	e015      	b.n	80046ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800468e:	4b3f      	ldr	r3, [pc, #252]	; (800478c <HAL_RCC_OscConfig+0x2b0>)
 8004690:	2200      	movs	r2, #0
 8004692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004694:	f7fd f960 	bl	8001958 <HAL_GetTick>
 8004698:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800469a:	e008      	b.n	80046ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800469c:	f7fd f95c 	bl	8001958 <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d901      	bls.n	80046ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	e17b      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046ae:	4b36      	ldr	r3, [pc, #216]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0302 	and.w	r3, r3, #2
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1f0      	bne.n	800469c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0308 	and.w	r3, r3, #8
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d030      	beq.n	8004728 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d016      	beq.n	80046fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046ce:	4b30      	ldr	r3, [pc, #192]	; (8004790 <HAL_RCC_OscConfig+0x2b4>)
 80046d0:	2201      	movs	r2, #1
 80046d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046d4:	f7fd f940 	bl	8001958 <HAL_GetTick>
 80046d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046da:	e008      	b.n	80046ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046dc:	f7fd f93c 	bl	8001958 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d901      	bls.n	80046ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e15b      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ee:	4b26      	ldr	r3, [pc, #152]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 80046f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046f2:	f003 0302 	and.w	r3, r3, #2
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d0f0      	beq.n	80046dc <HAL_RCC_OscConfig+0x200>
 80046fa:	e015      	b.n	8004728 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046fc:	4b24      	ldr	r3, [pc, #144]	; (8004790 <HAL_RCC_OscConfig+0x2b4>)
 80046fe:	2200      	movs	r2, #0
 8004700:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004702:	f7fd f929 	bl	8001958 <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004708:	e008      	b.n	800471c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800470a:	f7fd f925 	bl	8001958 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d901      	bls.n	800471c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e144      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800471c:	4b1a      	ldr	r3, [pc, #104]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 800471e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004720:	f003 0302 	and.w	r3, r3, #2
 8004724:	2b00      	cmp	r3, #0
 8004726:	d1f0      	bne.n	800470a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 0304 	and.w	r3, r3, #4
 8004730:	2b00      	cmp	r3, #0
 8004732:	f000 80a0 	beq.w	8004876 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004736:	2300      	movs	r3, #0
 8004738:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800473a:	4b13      	ldr	r3, [pc, #76]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 800473c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d10f      	bne.n	8004766 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004746:	2300      	movs	r3, #0
 8004748:	60bb      	str	r3, [r7, #8]
 800474a:	4b0f      	ldr	r3, [pc, #60]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 800474c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474e:	4a0e      	ldr	r2, [pc, #56]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004754:	6413      	str	r3, [r2, #64]	; 0x40
 8004756:	4b0c      	ldr	r3, [pc, #48]	; (8004788 <HAL_RCC_OscConfig+0x2ac>)
 8004758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800475e:	60bb      	str	r3, [r7, #8]
 8004760:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004762:	2301      	movs	r3, #1
 8004764:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004766:	4b0b      	ldr	r3, [pc, #44]	; (8004794 <HAL_RCC_OscConfig+0x2b8>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800476e:	2b00      	cmp	r3, #0
 8004770:	d121      	bne.n	80047b6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004772:	4b08      	ldr	r3, [pc, #32]	; (8004794 <HAL_RCC_OscConfig+0x2b8>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a07      	ldr	r2, [pc, #28]	; (8004794 <HAL_RCC_OscConfig+0x2b8>)
 8004778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800477c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800477e:	f7fd f8eb 	bl	8001958 <HAL_GetTick>
 8004782:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004784:	e011      	b.n	80047aa <HAL_RCC_OscConfig+0x2ce>
 8004786:	bf00      	nop
 8004788:	40023800 	.word	0x40023800
 800478c:	42470000 	.word	0x42470000
 8004790:	42470e80 	.word	0x42470e80
 8004794:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004798:	f7fd f8de 	bl	8001958 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e0fd      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047aa:	4b81      	ldr	r3, [pc, #516]	; (80049b0 <HAL_RCC_OscConfig+0x4d4>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d0f0      	beq.n	8004798 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d106      	bne.n	80047cc <HAL_RCC_OscConfig+0x2f0>
 80047be:	4b7d      	ldr	r3, [pc, #500]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 80047c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047c2:	4a7c      	ldr	r2, [pc, #496]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 80047c4:	f043 0301 	orr.w	r3, r3, #1
 80047c8:	6713      	str	r3, [r2, #112]	; 0x70
 80047ca:	e01c      	b.n	8004806 <HAL_RCC_OscConfig+0x32a>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	2b05      	cmp	r3, #5
 80047d2:	d10c      	bne.n	80047ee <HAL_RCC_OscConfig+0x312>
 80047d4:	4b77      	ldr	r3, [pc, #476]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 80047d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047d8:	4a76      	ldr	r2, [pc, #472]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 80047da:	f043 0304 	orr.w	r3, r3, #4
 80047de:	6713      	str	r3, [r2, #112]	; 0x70
 80047e0:	4b74      	ldr	r3, [pc, #464]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 80047e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047e4:	4a73      	ldr	r2, [pc, #460]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 80047e6:	f043 0301 	orr.w	r3, r3, #1
 80047ea:	6713      	str	r3, [r2, #112]	; 0x70
 80047ec:	e00b      	b.n	8004806 <HAL_RCC_OscConfig+0x32a>
 80047ee:	4b71      	ldr	r3, [pc, #452]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 80047f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047f2:	4a70      	ldr	r2, [pc, #448]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 80047f4:	f023 0301 	bic.w	r3, r3, #1
 80047f8:	6713      	str	r3, [r2, #112]	; 0x70
 80047fa:	4b6e      	ldr	r3, [pc, #440]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 80047fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047fe:	4a6d      	ldr	r2, [pc, #436]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 8004800:	f023 0304 	bic.w	r3, r3, #4
 8004804:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d015      	beq.n	800483a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800480e:	f7fd f8a3 	bl	8001958 <HAL_GetTick>
 8004812:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004814:	e00a      	b.n	800482c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004816:	f7fd f89f 	bl	8001958 <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	f241 3288 	movw	r2, #5000	; 0x1388
 8004824:	4293      	cmp	r3, r2
 8004826:	d901      	bls.n	800482c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004828:	2303      	movs	r3, #3
 800482a:	e0bc      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800482c:	4b61      	ldr	r3, [pc, #388]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 800482e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d0ee      	beq.n	8004816 <HAL_RCC_OscConfig+0x33a>
 8004838:	e014      	b.n	8004864 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800483a:	f7fd f88d 	bl	8001958 <HAL_GetTick>
 800483e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004840:	e00a      	b.n	8004858 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004842:	f7fd f889 	bl	8001958 <HAL_GetTick>
 8004846:	4602      	mov	r2, r0
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	1ad3      	subs	r3, r2, r3
 800484c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004850:	4293      	cmp	r3, r2
 8004852:	d901      	bls.n	8004858 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e0a6      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004858:	4b56      	ldr	r3, [pc, #344]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 800485a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1ee      	bne.n	8004842 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004864:	7dfb      	ldrb	r3, [r7, #23]
 8004866:	2b01      	cmp	r3, #1
 8004868:	d105      	bne.n	8004876 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800486a:	4b52      	ldr	r3, [pc, #328]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 800486c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486e:	4a51      	ldr	r2, [pc, #324]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 8004870:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004874:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	2b00      	cmp	r3, #0
 800487c:	f000 8092 	beq.w	80049a4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004880:	4b4c      	ldr	r3, [pc, #304]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f003 030c 	and.w	r3, r3, #12
 8004888:	2b08      	cmp	r3, #8
 800488a:	d05c      	beq.n	8004946 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	699b      	ldr	r3, [r3, #24]
 8004890:	2b02      	cmp	r3, #2
 8004892:	d141      	bne.n	8004918 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004894:	4b48      	ldr	r3, [pc, #288]	; (80049b8 <HAL_RCC_OscConfig+0x4dc>)
 8004896:	2200      	movs	r2, #0
 8004898:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800489a:	f7fd f85d 	bl	8001958 <HAL_GetTick>
 800489e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048a0:	e008      	b.n	80048b4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048a2:	f7fd f859 	bl	8001958 <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d901      	bls.n	80048b4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e078      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048b4:	4b3f      	ldr	r3, [pc, #252]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1f0      	bne.n	80048a2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	69da      	ldr	r2, [r3, #28]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6a1b      	ldr	r3, [r3, #32]
 80048c8:	431a      	orrs	r2, r3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ce:	019b      	lsls	r3, r3, #6
 80048d0:	431a      	orrs	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d6:	085b      	lsrs	r3, r3, #1
 80048d8:	3b01      	subs	r3, #1
 80048da:	041b      	lsls	r3, r3, #16
 80048dc:	431a      	orrs	r2, r3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e2:	061b      	lsls	r3, r3, #24
 80048e4:	4933      	ldr	r1, [pc, #204]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048ea:	4b33      	ldr	r3, [pc, #204]	; (80049b8 <HAL_RCC_OscConfig+0x4dc>)
 80048ec:	2201      	movs	r2, #1
 80048ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f0:	f7fd f832 	bl	8001958 <HAL_GetTick>
 80048f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048f6:	e008      	b.n	800490a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048f8:	f7fd f82e 	bl	8001958 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	2b02      	cmp	r3, #2
 8004904:	d901      	bls.n	800490a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e04d      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800490a:	4b2a      	ldr	r3, [pc, #168]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004912:	2b00      	cmp	r3, #0
 8004914:	d0f0      	beq.n	80048f8 <HAL_RCC_OscConfig+0x41c>
 8004916:	e045      	b.n	80049a4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004918:	4b27      	ldr	r3, [pc, #156]	; (80049b8 <HAL_RCC_OscConfig+0x4dc>)
 800491a:	2200      	movs	r2, #0
 800491c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800491e:	f7fd f81b 	bl	8001958 <HAL_GetTick>
 8004922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004924:	e008      	b.n	8004938 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004926:	f7fd f817 	bl	8001958 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b02      	cmp	r3, #2
 8004932:	d901      	bls.n	8004938 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e036      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004938:	4b1e      	ldr	r3, [pc, #120]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1f0      	bne.n	8004926 <HAL_RCC_OscConfig+0x44a>
 8004944:	e02e      	b.n	80049a4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d101      	bne.n	8004952 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e029      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004952:	4b18      	ldr	r3, [pc, #96]	; (80049b4 <HAL_RCC_OscConfig+0x4d8>)
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	69db      	ldr	r3, [r3, #28]
 8004962:	429a      	cmp	r2, r3
 8004964:	d11c      	bne.n	80049a0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004970:	429a      	cmp	r2, r3
 8004972:	d115      	bne.n	80049a0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800497a:	4013      	ands	r3, r2
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004980:	4293      	cmp	r3, r2
 8004982:	d10d      	bne.n	80049a0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800498e:	429a      	cmp	r2, r3
 8004990:	d106      	bne.n	80049a0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800499c:	429a      	cmp	r2, r3
 800499e:	d001      	beq.n	80049a4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e000      	b.n	80049a6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80049a4:	2300      	movs	r3, #0
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3718      	adds	r7, #24
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	40007000 	.word	0x40007000
 80049b4:	40023800 	.word	0x40023800
 80049b8:	42470060 	.word	0x42470060

080049bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d101      	bne.n	80049d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e0cc      	b.n	8004b6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049d0:	4b68      	ldr	r3, [pc, #416]	; (8004b74 <HAL_RCC_ClockConfig+0x1b8>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 030f 	and.w	r3, r3, #15
 80049d8:	683a      	ldr	r2, [r7, #0]
 80049da:	429a      	cmp	r2, r3
 80049dc:	d90c      	bls.n	80049f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049de:	4b65      	ldr	r3, [pc, #404]	; (8004b74 <HAL_RCC_ClockConfig+0x1b8>)
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	b2d2      	uxtb	r2, r2
 80049e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049e6:	4b63      	ldr	r3, [pc, #396]	; (8004b74 <HAL_RCC_ClockConfig+0x1b8>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 030f 	and.w	r3, r3, #15
 80049ee:	683a      	ldr	r2, [r7, #0]
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d001      	beq.n	80049f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e0b8      	b.n	8004b6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0302 	and.w	r3, r3, #2
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d020      	beq.n	8004a46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0304 	and.w	r3, r3, #4
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d005      	beq.n	8004a1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a10:	4b59      	ldr	r3, [pc, #356]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	4a58      	ldr	r2, [pc, #352]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004a16:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a1a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0308 	and.w	r3, r3, #8
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d005      	beq.n	8004a34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a28:	4b53      	ldr	r3, [pc, #332]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	4a52      	ldr	r2, [pc, #328]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a34:	4b50      	ldr	r3, [pc, #320]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	494d      	ldr	r1, [pc, #308]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d044      	beq.n	8004adc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d107      	bne.n	8004a6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a5a:	4b47      	ldr	r3, [pc, #284]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d119      	bne.n	8004a9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e07f      	b.n	8004b6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d003      	beq.n	8004a7a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a76:	2b03      	cmp	r3, #3
 8004a78:	d107      	bne.n	8004a8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a7a:	4b3f      	ldr	r3, [pc, #252]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d109      	bne.n	8004a9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e06f      	b.n	8004b6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a8a:	4b3b      	ldr	r3, [pc, #236]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d101      	bne.n	8004a9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e067      	b.n	8004b6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a9a:	4b37      	ldr	r3, [pc, #220]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	f023 0203 	bic.w	r2, r3, #3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	4934      	ldr	r1, [pc, #208]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004aac:	f7fc ff54 	bl	8001958 <HAL_GetTick>
 8004ab0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ab2:	e00a      	b.n	8004aca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ab4:	f7fc ff50 	bl	8001958 <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d901      	bls.n	8004aca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e04f      	b.n	8004b6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aca:	4b2b      	ldr	r3, [pc, #172]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	f003 020c 	and.w	r2, r3, #12
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d1eb      	bne.n	8004ab4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004adc:	4b25      	ldr	r3, [pc, #148]	; (8004b74 <HAL_RCC_ClockConfig+0x1b8>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 030f 	and.w	r3, r3, #15
 8004ae4:	683a      	ldr	r2, [r7, #0]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d20c      	bcs.n	8004b04 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aea:	4b22      	ldr	r3, [pc, #136]	; (8004b74 <HAL_RCC_ClockConfig+0x1b8>)
 8004aec:	683a      	ldr	r2, [r7, #0]
 8004aee:	b2d2      	uxtb	r2, r2
 8004af0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004af2:	4b20      	ldr	r3, [pc, #128]	; (8004b74 <HAL_RCC_ClockConfig+0x1b8>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 030f 	and.w	r3, r3, #15
 8004afa:	683a      	ldr	r2, [r7, #0]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d001      	beq.n	8004b04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e032      	b.n	8004b6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0304 	and.w	r3, r3, #4
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d008      	beq.n	8004b22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b10:	4b19      	ldr	r3, [pc, #100]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	4916      	ldr	r1, [pc, #88]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0308 	and.w	r3, r3, #8
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d009      	beq.n	8004b42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b2e:	4b12      	ldr	r3, [pc, #72]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	00db      	lsls	r3, r3, #3
 8004b3c:	490e      	ldr	r1, [pc, #56]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b42:	f000 f821 	bl	8004b88 <HAL_RCC_GetSysClockFreq>
 8004b46:	4601      	mov	r1, r0
 8004b48:	4b0b      	ldr	r3, [pc, #44]	; (8004b78 <HAL_RCC_ClockConfig+0x1bc>)
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	091b      	lsrs	r3, r3, #4
 8004b4e:	f003 030f 	and.w	r3, r3, #15
 8004b52:	4a0a      	ldr	r2, [pc, #40]	; (8004b7c <HAL_RCC_ClockConfig+0x1c0>)
 8004b54:	5cd3      	ldrb	r3, [r2, r3]
 8004b56:	fa21 f303 	lsr.w	r3, r1, r3
 8004b5a:	4a09      	ldr	r2, [pc, #36]	; (8004b80 <HAL_RCC_ClockConfig+0x1c4>)
 8004b5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b5e:	4b09      	ldr	r3, [pc, #36]	; (8004b84 <HAL_RCC_ClockConfig+0x1c8>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7fc feb4 	bl	80018d0 <HAL_InitTick>

  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3710      	adds	r7, #16
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	40023c00 	.word	0x40023c00
 8004b78:	40023800 	.word	0x40023800
 8004b7c:	08009ea0 	.word	0x08009ea0
 8004b80:	20000004 	.word	0x20000004
 8004b84:	20000008 	.word	0x20000008

08004b88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	607b      	str	r3, [r7, #4]
 8004b92:	2300      	movs	r3, #0
 8004b94:	60fb      	str	r3, [r7, #12]
 8004b96:	2300      	movs	r3, #0
 8004b98:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b9e:	4b63      	ldr	r3, [pc, #396]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f003 030c 	and.w	r3, r3, #12
 8004ba6:	2b04      	cmp	r3, #4
 8004ba8:	d007      	beq.n	8004bba <HAL_RCC_GetSysClockFreq+0x32>
 8004baa:	2b08      	cmp	r3, #8
 8004bac:	d008      	beq.n	8004bc0 <HAL_RCC_GetSysClockFreq+0x38>
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	f040 80b4 	bne.w	8004d1c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bb4:	4b5e      	ldr	r3, [pc, #376]	; (8004d30 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004bb6:	60bb      	str	r3, [r7, #8]
       break;
 8004bb8:	e0b3      	b.n	8004d22 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bba:	4b5e      	ldr	r3, [pc, #376]	; (8004d34 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004bbc:	60bb      	str	r3, [r7, #8]
      break;
 8004bbe:	e0b0      	b.n	8004d22 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bc0:	4b5a      	ldr	r3, [pc, #360]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bc8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bca:	4b58      	ldr	r3, [pc, #352]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d04a      	beq.n	8004c6c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bd6:	4b55      	ldr	r3, [pc, #340]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	099b      	lsrs	r3, r3, #6
 8004bdc:	f04f 0400 	mov.w	r4, #0
 8004be0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004be4:	f04f 0200 	mov.w	r2, #0
 8004be8:	ea03 0501 	and.w	r5, r3, r1
 8004bec:	ea04 0602 	and.w	r6, r4, r2
 8004bf0:	4629      	mov	r1, r5
 8004bf2:	4632      	mov	r2, r6
 8004bf4:	f04f 0300 	mov.w	r3, #0
 8004bf8:	f04f 0400 	mov.w	r4, #0
 8004bfc:	0154      	lsls	r4, r2, #5
 8004bfe:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004c02:	014b      	lsls	r3, r1, #5
 8004c04:	4619      	mov	r1, r3
 8004c06:	4622      	mov	r2, r4
 8004c08:	1b49      	subs	r1, r1, r5
 8004c0a:	eb62 0206 	sbc.w	r2, r2, r6
 8004c0e:	f04f 0300 	mov.w	r3, #0
 8004c12:	f04f 0400 	mov.w	r4, #0
 8004c16:	0194      	lsls	r4, r2, #6
 8004c18:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004c1c:	018b      	lsls	r3, r1, #6
 8004c1e:	1a5b      	subs	r3, r3, r1
 8004c20:	eb64 0402 	sbc.w	r4, r4, r2
 8004c24:	f04f 0100 	mov.w	r1, #0
 8004c28:	f04f 0200 	mov.w	r2, #0
 8004c2c:	00e2      	lsls	r2, r4, #3
 8004c2e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004c32:	00d9      	lsls	r1, r3, #3
 8004c34:	460b      	mov	r3, r1
 8004c36:	4614      	mov	r4, r2
 8004c38:	195b      	adds	r3, r3, r5
 8004c3a:	eb44 0406 	adc.w	r4, r4, r6
 8004c3e:	f04f 0100 	mov.w	r1, #0
 8004c42:	f04f 0200 	mov.w	r2, #0
 8004c46:	0262      	lsls	r2, r4, #9
 8004c48:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004c4c:	0259      	lsls	r1, r3, #9
 8004c4e:	460b      	mov	r3, r1
 8004c50:	4614      	mov	r4, r2
 8004c52:	4618      	mov	r0, r3
 8004c54:	4621      	mov	r1, r4
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f04f 0400 	mov.w	r4, #0
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	4623      	mov	r3, r4
 8004c60:	f7fb fef4 	bl	8000a4c <__aeabi_uldivmod>
 8004c64:	4603      	mov	r3, r0
 8004c66:	460c      	mov	r4, r1
 8004c68:	60fb      	str	r3, [r7, #12]
 8004c6a:	e049      	b.n	8004d00 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c6c:	4b2f      	ldr	r3, [pc, #188]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	099b      	lsrs	r3, r3, #6
 8004c72:	f04f 0400 	mov.w	r4, #0
 8004c76:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004c7a:	f04f 0200 	mov.w	r2, #0
 8004c7e:	ea03 0501 	and.w	r5, r3, r1
 8004c82:	ea04 0602 	and.w	r6, r4, r2
 8004c86:	4629      	mov	r1, r5
 8004c88:	4632      	mov	r2, r6
 8004c8a:	f04f 0300 	mov.w	r3, #0
 8004c8e:	f04f 0400 	mov.w	r4, #0
 8004c92:	0154      	lsls	r4, r2, #5
 8004c94:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004c98:	014b      	lsls	r3, r1, #5
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	4622      	mov	r2, r4
 8004c9e:	1b49      	subs	r1, r1, r5
 8004ca0:	eb62 0206 	sbc.w	r2, r2, r6
 8004ca4:	f04f 0300 	mov.w	r3, #0
 8004ca8:	f04f 0400 	mov.w	r4, #0
 8004cac:	0194      	lsls	r4, r2, #6
 8004cae:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004cb2:	018b      	lsls	r3, r1, #6
 8004cb4:	1a5b      	subs	r3, r3, r1
 8004cb6:	eb64 0402 	sbc.w	r4, r4, r2
 8004cba:	f04f 0100 	mov.w	r1, #0
 8004cbe:	f04f 0200 	mov.w	r2, #0
 8004cc2:	00e2      	lsls	r2, r4, #3
 8004cc4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004cc8:	00d9      	lsls	r1, r3, #3
 8004cca:	460b      	mov	r3, r1
 8004ccc:	4614      	mov	r4, r2
 8004cce:	195b      	adds	r3, r3, r5
 8004cd0:	eb44 0406 	adc.w	r4, r4, r6
 8004cd4:	f04f 0100 	mov.w	r1, #0
 8004cd8:	f04f 0200 	mov.w	r2, #0
 8004cdc:	02a2      	lsls	r2, r4, #10
 8004cde:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004ce2:	0299      	lsls	r1, r3, #10
 8004ce4:	460b      	mov	r3, r1
 8004ce6:	4614      	mov	r4, r2
 8004ce8:	4618      	mov	r0, r3
 8004cea:	4621      	mov	r1, r4
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f04f 0400 	mov.w	r4, #0
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	4623      	mov	r3, r4
 8004cf6:	f7fb fea9 	bl	8000a4c <__aeabi_uldivmod>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	460c      	mov	r4, r1
 8004cfe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d00:	4b0a      	ldr	r3, [pc, #40]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	0c1b      	lsrs	r3, r3, #16
 8004d06:	f003 0303 	and.w	r3, r3, #3
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d18:	60bb      	str	r3, [r7, #8]
      break;
 8004d1a:	e002      	b.n	8004d22 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d1c:	4b04      	ldr	r3, [pc, #16]	; (8004d30 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004d1e:	60bb      	str	r3, [r7, #8]
      break;
 8004d20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d22:	68bb      	ldr	r3, [r7, #8]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3714      	adds	r7, #20
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d2c:	40023800 	.word	0x40023800
 8004d30:	00f42400 	.word	0x00f42400
 8004d34:	007a1200 	.word	0x007a1200

08004d38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d3c:	4b03      	ldr	r3, [pc, #12]	; (8004d4c <HAL_RCC_GetHCLKFreq+0x14>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	20000004 	.word	0x20000004

08004d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d54:	f7ff fff0 	bl	8004d38 <HAL_RCC_GetHCLKFreq>
 8004d58:	4601      	mov	r1, r0
 8004d5a:	4b05      	ldr	r3, [pc, #20]	; (8004d70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	0a9b      	lsrs	r3, r3, #10
 8004d60:	f003 0307 	and.w	r3, r3, #7
 8004d64:	4a03      	ldr	r2, [pc, #12]	; (8004d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d66:	5cd3      	ldrb	r3, [r2, r3]
 8004d68:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	40023800 	.word	0x40023800
 8004d74:	08009eb0 	.word	0x08009eb0

08004d78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d7c:	f7ff ffdc 	bl	8004d38 <HAL_RCC_GetHCLKFreq>
 8004d80:	4601      	mov	r1, r0
 8004d82:	4b05      	ldr	r3, [pc, #20]	; (8004d98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	0b5b      	lsrs	r3, r3, #13
 8004d88:	f003 0307 	and.w	r3, r3, #7
 8004d8c:	4a03      	ldr	r2, [pc, #12]	; (8004d9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d8e:	5cd3      	ldrb	r3, [r2, r3]
 8004d90:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	40023800 	.word	0x40023800
 8004d9c:	08009eb0 	.word	0x08009eb0

08004da0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b082      	sub	sp, #8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d101      	bne.n	8004db2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e056      	b.n	8004e60 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d106      	bne.n	8004dd2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f7fc fb3f 	bl	8001450 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2202      	movs	r2, #2
 8004dd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004de8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	431a      	orrs	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	431a      	orrs	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	695b      	ldr	r3, [r3, #20]
 8004e04:	431a      	orrs	r2, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	69db      	ldr	r3, [r3, #28]
 8004e14:	431a      	orrs	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	ea42 0103 	orr.w	r1, r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	430a      	orrs	r2, r1
 8004e28:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	699b      	ldr	r3, [r3, #24]
 8004e2e:	0c1b      	lsrs	r3, r3, #16
 8004e30:	f003 0104 	and.w	r1, r3, #4
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	430a      	orrs	r2, r1
 8004e3e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	69da      	ldr	r2, [r3, #28]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e4e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3708      	adds	r7, #8
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d101      	bne.n	8004e7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e03f      	b.n	8004efa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d106      	bne.n	8004e94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f7fc fb26 	bl	80014e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2224      	movs	r2, #36	; 0x24
 8004e98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68da      	ldr	r2, [r3, #12]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004eaa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f000 fb95 	bl	80055dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	691a      	ldr	r2, [r3, #16]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ec0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	695a      	ldr	r2, [r3, #20]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ed0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68da      	ldr	r2, [r3, #12]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ee0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2220      	movs	r2, #32
 8004eec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2220      	movs	r2, #32
 8004ef4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3708      	adds	r7, #8
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
	...

08004f04 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b086      	sub	sp, #24
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	4613      	mov	r3, r2
 8004f10:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	2b20      	cmp	r3, #32
 8004f1c:	d166      	bne.n	8004fec <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d002      	beq.n	8004f2a <HAL_UART_Receive_DMA+0x26>
 8004f24:	88fb      	ldrh	r3, [r7, #6]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d101      	bne.n	8004f2e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e05f      	b.n	8004fee <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d101      	bne.n	8004f3c <HAL_UART_Receive_DMA+0x38>
 8004f38:	2302      	movs	r3, #2
 8004f3a:	e058      	b.n	8004fee <HAL_UART_Receive_DMA+0xea>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004f44:	68ba      	ldr	r2, [r7, #8]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	88fa      	ldrh	r2, [r7, #6]
 8004f4e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2200      	movs	r2, #0
 8004f54:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2222      	movs	r2, #34	; 0x22
 8004f5a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f62:	4a25      	ldr	r2, [pc, #148]	; (8004ff8 <HAL_UART_Receive_DMA+0xf4>)
 8004f64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f6a:	4a24      	ldr	r2, [pc, #144]	; (8004ffc <HAL_UART_Receive_DMA+0xf8>)
 8004f6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f72:	4a23      	ldr	r2, [pc, #140]	; (8005000 <HAL_UART_Receive_DMA+0xfc>)
 8004f74:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8004f7e:	f107 0308 	add.w	r3, r7, #8
 8004f82:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	3304      	adds	r3, #4
 8004f8e:	4619      	mov	r1, r3
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	88fb      	ldrh	r3, [r7, #6]
 8004f96:	f7fc ffc7 	bl	8001f28 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	613b      	str	r3, [r7, #16]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	613b      	str	r3, [r7, #16]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	613b      	str	r3, [r7, #16]
 8004fae:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68da      	ldr	r2, [r3, #12]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004fc6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	695a      	ldr	r2, [r3, #20]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f042 0201 	orr.w	r2, r2, #1
 8004fd6:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	695a      	ldr	r2, [r3, #20]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fe6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	e000      	b.n	8004fee <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004fec:	2302      	movs	r3, #2
  }
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3718      	adds	r7, #24
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	08005255 	.word	0x08005255
 8004ffc:	080052bd 	.word	0x080052bd
 8005000:	080052d9 	.word	0x080052d9

08005004 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b088      	sub	sp, #32
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	695b      	ldr	r3, [r3, #20]
 8005022:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005024:	2300      	movs	r3, #0
 8005026:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005028:	2300      	movs	r3, #0
 800502a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	f003 030f 	and.w	r3, r3, #15
 8005032:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d10d      	bne.n	8005056 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	f003 0320 	and.w	r3, r3, #32
 8005040:	2b00      	cmp	r3, #0
 8005042:	d008      	beq.n	8005056 <HAL_UART_IRQHandler+0x52>
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	f003 0320 	and.w	r3, r3, #32
 800504a:	2b00      	cmp	r3, #0
 800504c:	d003      	beq.n	8005056 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 fa42 	bl	80054d8 <UART_Receive_IT>
      return;
 8005054:	e0d1      	b.n	80051fa <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 80b0 	beq.w	80051be <HAL_UART_IRQHandler+0x1ba>
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	f003 0301 	and.w	r3, r3, #1
 8005064:	2b00      	cmp	r3, #0
 8005066:	d105      	bne.n	8005074 <HAL_UART_IRQHandler+0x70>
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800506e:	2b00      	cmp	r3, #0
 8005070:	f000 80a5 	beq.w	80051be <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00a      	beq.n	8005094 <HAL_UART_IRQHandler+0x90>
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005084:	2b00      	cmp	r3, #0
 8005086:	d005      	beq.n	8005094 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800508c:	f043 0201 	orr.w	r2, r3, #1
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	f003 0304 	and.w	r3, r3, #4
 800509a:	2b00      	cmp	r3, #0
 800509c:	d00a      	beq.n	80050b4 <HAL_UART_IRQHandler+0xb0>
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d005      	beq.n	80050b4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050ac:	f043 0202 	orr.w	r2, r3, #2
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00a      	beq.n	80050d4 <HAL_UART_IRQHandler+0xd0>
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	f003 0301 	and.w	r3, r3, #1
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d005      	beq.n	80050d4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050cc:	f043 0204 	orr.w	r2, r3, #4
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	f003 0308 	and.w	r3, r3, #8
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00f      	beq.n	80050fe <HAL_UART_IRQHandler+0xfa>
 80050de:	69bb      	ldr	r3, [r7, #24]
 80050e0:	f003 0320 	and.w	r3, r3, #32
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d104      	bne.n	80050f2 <HAL_UART_IRQHandler+0xee>
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d005      	beq.n	80050fe <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050f6:	f043 0208 	orr.w	r2, r3, #8
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005102:	2b00      	cmp	r3, #0
 8005104:	d078      	beq.n	80051f8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	f003 0320 	and.w	r3, r3, #32
 800510c:	2b00      	cmp	r3, #0
 800510e:	d007      	beq.n	8005120 <HAL_UART_IRQHandler+0x11c>
 8005110:	69bb      	ldr	r3, [r7, #24]
 8005112:	f003 0320 	and.w	r3, r3, #32
 8005116:	2b00      	cmp	r3, #0
 8005118:	d002      	beq.n	8005120 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 f9dc 	bl	80054d8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	695b      	ldr	r3, [r3, #20]
 8005126:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800512a:	2b40      	cmp	r3, #64	; 0x40
 800512c:	bf0c      	ite	eq
 800512e:	2301      	moveq	r3, #1
 8005130:	2300      	movne	r3, #0
 8005132:	b2db      	uxtb	r3, r3
 8005134:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800513a:	f003 0308 	and.w	r3, r3, #8
 800513e:	2b00      	cmp	r3, #0
 8005140:	d102      	bne.n	8005148 <HAL_UART_IRQHandler+0x144>
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d031      	beq.n	80051ac <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 f925 	bl	8005398 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	695b      	ldr	r3, [r3, #20]
 8005154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005158:	2b40      	cmp	r3, #64	; 0x40
 800515a:	d123      	bne.n	80051a4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	695a      	ldr	r2, [r3, #20]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800516a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005170:	2b00      	cmp	r3, #0
 8005172:	d013      	beq.n	800519c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005178:	4a21      	ldr	r2, [pc, #132]	; (8005200 <HAL_UART_IRQHandler+0x1fc>)
 800517a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005180:	4618      	mov	r0, r3
 8005182:	f7fc ff29 	bl	8001fd8 <HAL_DMA_Abort_IT>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d016      	beq.n	80051ba <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005190:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005196:	4610      	mov	r0, r2
 8005198:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800519a:	e00e      	b.n	80051ba <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f000 f84f 	bl	8005240 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051a2:	e00a      	b.n	80051ba <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f000 f84b 	bl	8005240 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051aa:	e006      	b.n	80051ba <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f000 f847 	bl	8005240 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80051b8:	e01e      	b.n	80051f8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051ba:	bf00      	nop
    return;
 80051bc:	e01c      	b.n	80051f8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80051be:	69fb      	ldr	r3, [r7, #28]
 80051c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d008      	beq.n	80051da <HAL_UART_IRQHandler+0x1d6>
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d003      	beq.n	80051da <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f912 	bl	80053fc <UART_Transmit_IT>
    return;
 80051d8:	e00f      	b.n	80051fa <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d00a      	beq.n	80051fa <HAL_UART_IRQHandler+0x1f6>
 80051e4:	69bb      	ldr	r3, [r7, #24]
 80051e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d005      	beq.n	80051fa <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 f95a 	bl	80054a8 <UART_EndTransmit_IT>
    return;
 80051f4:	bf00      	nop
 80051f6:	e000      	b.n	80051fa <HAL_UART_IRQHandler+0x1f6>
    return;
 80051f8:	bf00      	nop
  }
}
 80051fa:	3720      	adds	r7, #32
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	080053d5 	.word	0x080053d5

08005204 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800520c:	bf00      	nop
 800520e:	370c      	adds	r7, #12
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005220:	bf00      	nop
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005248:	bf00      	nop
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b084      	sub	sp, #16
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005260:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800526c:	2b00      	cmp	r3, #0
 800526e:	d11e      	bne.n	80052ae <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2200      	movs	r2, #0
 8005274:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68da      	ldr	r2, [r3, #12]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005284:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	695a      	ldr	r2, [r3, #20]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f022 0201 	bic.w	r2, r2, #1
 8005294:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	695a      	ldr	r2, [r3, #20]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052a4:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2220      	movs	r2, #32
 80052aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80052ae:	68f8      	ldr	r0, [r7, #12]
 80052b0:	f7ff ffb2 	bl	8005218 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052b4:	bf00      	nop
 80052b6:	3710      	adds	r7, #16
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}

080052bc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b084      	sub	sp, #16
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	f7ff ffae 	bl	800522c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052d0:	bf00      	nop
 80052d2:	3710      	adds	r7, #16
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b084      	sub	sp, #16
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80052e0:	2300      	movs	r3, #0
 80052e2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052e8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	695b      	ldr	r3, [r3, #20]
 80052f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052f4:	2b80      	cmp	r3, #128	; 0x80
 80052f6:	bf0c      	ite	eq
 80052f8:	2301      	moveq	r3, #1
 80052fa:	2300      	movne	r3, #0
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005306:	b2db      	uxtb	r3, r3
 8005308:	2b21      	cmp	r3, #33	; 0x21
 800530a:	d108      	bne.n	800531e <UART_DMAError+0x46>
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d005      	beq.n	800531e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	2200      	movs	r2, #0
 8005316:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005318:	68b8      	ldr	r0, [r7, #8]
 800531a:	f000 f827 	bl	800536c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	695b      	ldr	r3, [r3, #20]
 8005324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005328:	2b40      	cmp	r3, #64	; 0x40
 800532a:	bf0c      	ite	eq
 800532c:	2301      	moveq	r3, #1
 800532e:	2300      	movne	r3, #0
 8005330:	b2db      	uxtb	r3, r3
 8005332:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800533a:	b2db      	uxtb	r3, r3
 800533c:	2b22      	cmp	r3, #34	; 0x22
 800533e:	d108      	bne.n	8005352 <UART_DMAError+0x7a>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d005      	beq.n	8005352 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	2200      	movs	r2, #0
 800534a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800534c:	68b8      	ldr	r0, [r7, #8]
 800534e:	f000 f823 	bl	8005398 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005356:	f043 0210 	orr.w	r2, r3, #16
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800535e:	68b8      	ldr	r0, [r7, #8]
 8005360:	f7ff ff6e 	bl	8005240 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005364:	bf00      	nop
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	68da      	ldr	r2, [r3, #12]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005382:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2220      	movs	r2, #32
 8005388:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800538c:	bf00      	nop
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr

08005398 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68da      	ldr	r2, [r3, #12]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80053ae:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	695a      	ldr	r2, [r3, #20]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f022 0201 	bic.w	r2, r2, #1
 80053be:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2220      	movs	r2, #32
 80053c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2200      	movs	r2, #0
 80053e6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053ee:	68f8      	ldr	r0, [r7, #12]
 80053f0:	f7ff ff26 	bl	8005240 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053f4:	bf00      	nop
 80053f6:	3710      	adds	r7, #16
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b085      	sub	sp, #20
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800540a:	b2db      	uxtb	r3, r3
 800540c:	2b21      	cmp	r3, #33	; 0x21
 800540e:	d144      	bne.n	800549a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005418:	d11a      	bne.n	8005450 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a1b      	ldr	r3, [r3, #32]
 800541e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	881b      	ldrh	r3, [r3, #0]
 8005424:	461a      	mov	r2, r3
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800542e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	691b      	ldr	r3, [r3, #16]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d105      	bne.n	8005444 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a1b      	ldr	r3, [r3, #32]
 800543c:	1c9a      	adds	r2, r3, #2
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	621a      	str	r2, [r3, #32]
 8005442:	e00e      	b.n	8005462 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a1b      	ldr	r3, [r3, #32]
 8005448:	1c5a      	adds	r2, r3, #1
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	621a      	str	r2, [r3, #32]
 800544e:	e008      	b.n	8005462 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a1b      	ldr	r3, [r3, #32]
 8005454:	1c59      	adds	r1, r3, #1
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	6211      	str	r1, [r2, #32]
 800545a:	781a      	ldrb	r2, [r3, #0]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005466:	b29b      	uxth	r3, r3
 8005468:	3b01      	subs	r3, #1
 800546a:	b29b      	uxth	r3, r3
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	4619      	mov	r1, r3
 8005470:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005472:	2b00      	cmp	r3, #0
 8005474:	d10f      	bne.n	8005496 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68da      	ldr	r2, [r3, #12]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005484:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	68da      	ldr	r2, [r3, #12]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005494:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005496:	2300      	movs	r3, #0
 8005498:	e000      	b.n	800549c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800549a:	2302      	movs	r3, #2
  }
}
 800549c:	4618      	mov	r0, r3
 800549e:	3714      	adds	r7, #20
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr

080054a8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68da      	ldr	r2, [r3, #12]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054be:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2220      	movs	r2, #32
 80054c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f7ff fe9b 	bl	8005204 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80054ce:	2300      	movs	r3, #0
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3708      	adds	r7, #8
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	2b22      	cmp	r3, #34	; 0x22
 80054ea:	d171      	bne.n	80055d0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054f4:	d123      	bne.n	800553e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054fa:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	691b      	ldr	r3, [r3, #16]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10e      	bne.n	8005522 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	b29b      	uxth	r3, r3
 800550c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005510:	b29a      	uxth	r2, r3
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800551a:	1c9a      	adds	r2, r3, #2
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	629a      	str	r2, [r3, #40]	; 0x28
 8005520:	e029      	b.n	8005576 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	b29b      	uxth	r3, r3
 800552a:	b2db      	uxtb	r3, r3
 800552c:	b29a      	uxth	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005536:	1c5a      	adds	r2, r3, #1
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	629a      	str	r2, [r3, #40]	; 0x28
 800553c:	e01b      	b.n	8005576 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	691b      	ldr	r3, [r3, #16]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d10a      	bne.n	800555c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	6858      	ldr	r0, [r3, #4]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005550:	1c59      	adds	r1, r3, #1
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	6291      	str	r1, [r2, #40]	; 0x28
 8005556:	b2c2      	uxtb	r2, r0
 8005558:	701a      	strb	r2, [r3, #0]
 800555a:	e00c      	b.n	8005576 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	b2da      	uxtb	r2, r3
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005568:	1c58      	adds	r0, r3, #1
 800556a:	6879      	ldr	r1, [r7, #4]
 800556c:	6288      	str	r0, [r1, #40]	; 0x28
 800556e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005572:	b2d2      	uxtb	r2, r2
 8005574:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800557a:	b29b      	uxth	r3, r3
 800557c:	3b01      	subs	r3, #1
 800557e:	b29b      	uxth	r3, r3
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	4619      	mov	r1, r3
 8005584:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005586:	2b00      	cmp	r3, #0
 8005588:	d120      	bne.n	80055cc <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68da      	ldr	r2, [r3, #12]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f022 0220 	bic.w	r2, r2, #32
 8005598:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68da      	ldr	r2, [r3, #12]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055a8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	695a      	ldr	r2, [r3, #20]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f022 0201 	bic.w	r2, r2, #1
 80055b8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2220      	movs	r2, #32
 80055be:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f7ff fe28 	bl	8005218 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80055c8:	2300      	movs	r3, #0
 80055ca:	e002      	b.n	80055d2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80055cc:	2300      	movs	r3, #0
 80055ce:	e000      	b.n	80055d2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80055d0:	2302      	movs	r3, #2
  }
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3710      	adds	r7, #16
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
	...

080055dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e0:	b085      	sub	sp, #20
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	691b      	ldr	r3, [r3, #16]
 80055ec:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	68da      	ldr	r2, [r3, #12]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	430a      	orrs	r2, r1
 80055fa:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	689a      	ldr	r2, [r3, #8]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	691b      	ldr	r3, [r3, #16]
 8005604:	431a      	orrs	r2, r3
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	431a      	orrs	r2, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	69db      	ldr	r3, [r3, #28]
 8005610:	4313      	orrs	r3, r2
 8005612:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68db      	ldr	r3, [r3, #12]
 800561a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800561e:	f023 030c 	bic.w	r3, r3, #12
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	6812      	ldr	r2, [r2, #0]
 8005626:	68f9      	ldr	r1, [r7, #12]
 8005628:	430b      	orrs	r3, r1
 800562a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	699a      	ldr	r2, [r3, #24]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	69db      	ldr	r3, [r3, #28]
 8005646:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800564a:	f040 818b 	bne.w	8005964 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4ac1      	ldr	r2, [pc, #772]	; (8005958 <UART_SetConfig+0x37c>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d005      	beq.n	8005664 <UART_SetConfig+0x88>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4abf      	ldr	r2, [pc, #764]	; (800595c <UART_SetConfig+0x380>)
 800565e:	4293      	cmp	r3, r2
 8005660:	f040 80bd 	bne.w	80057de <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005664:	f7ff fb88 	bl	8004d78 <HAL_RCC_GetPCLK2Freq>
 8005668:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	461d      	mov	r5, r3
 800566e:	f04f 0600 	mov.w	r6, #0
 8005672:	46a8      	mov	r8, r5
 8005674:	46b1      	mov	r9, r6
 8005676:	eb18 0308 	adds.w	r3, r8, r8
 800567a:	eb49 0409 	adc.w	r4, r9, r9
 800567e:	4698      	mov	r8, r3
 8005680:	46a1      	mov	r9, r4
 8005682:	eb18 0805 	adds.w	r8, r8, r5
 8005686:	eb49 0906 	adc.w	r9, r9, r6
 800568a:	f04f 0100 	mov.w	r1, #0
 800568e:	f04f 0200 	mov.w	r2, #0
 8005692:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005696:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800569a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800569e:	4688      	mov	r8, r1
 80056a0:	4691      	mov	r9, r2
 80056a2:	eb18 0005 	adds.w	r0, r8, r5
 80056a6:	eb49 0106 	adc.w	r1, r9, r6
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	461d      	mov	r5, r3
 80056b0:	f04f 0600 	mov.w	r6, #0
 80056b4:	196b      	adds	r3, r5, r5
 80056b6:	eb46 0406 	adc.w	r4, r6, r6
 80056ba:	461a      	mov	r2, r3
 80056bc:	4623      	mov	r3, r4
 80056be:	f7fb f9c5 	bl	8000a4c <__aeabi_uldivmod>
 80056c2:	4603      	mov	r3, r0
 80056c4:	460c      	mov	r4, r1
 80056c6:	461a      	mov	r2, r3
 80056c8:	4ba5      	ldr	r3, [pc, #660]	; (8005960 <UART_SetConfig+0x384>)
 80056ca:	fba3 2302 	umull	r2, r3, r3, r2
 80056ce:	095b      	lsrs	r3, r3, #5
 80056d0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	461d      	mov	r5, r3
 80056d8:	f04f 0600 	mov.w	r6, #0
 80056dc:	46a9      	mov	r9, r5
 80056de:	46b2      	mov	sl, r6
 80056e0:	eb19 0309 	adds.w	r3, r9, r9
 80056e4:	eb4a 040a 	adc.w	r4, sl, sl
 80056e8:	4699      	mov	r9, r3
 80056ea:	46a2      	mov	sl, r4
 80056ec:	eb19 0905 	adds.w	r9, r9, r5
 80056f0:	eb4a 0a06 	adc.w	sl, sl, r6
 80056f4:	f04f 0100 	mov.w	r1, #0
 80056f8:	f04f 0200 	mov.w	r2, #0
 80056fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005700:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005704:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005708:	4689      	mov	r9, r1
 800570a:	4692      	mov	sl, r2
 800570c:	eb19 0005 	adds.w	r0, r9, r5
 8005710:	eb4a 0106 	adc.w	r1, sl, r6
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	461d      	mov	r5, r3
 800571a:	f04f 0600 	mov.w	r6, #0
 800571e:	196b      	adds	r3, r5, r5
 8005720:	eb46 0406 	adc.w	r4, r6, r6
 8005724:	461a      	mov	r2, r3
 8005726:	4623      	mov	r3, r4
 8005728:	f7fb f990 	bl	8000a4c <__aeabi_uldivmod>
 800572c:	4603      	mov	r3, r0
 800572e:	460c      	mov	r4, r1
 8005730:	461a      	mov	r2, r3
 8005732:	4b8b      	ldr	r3, [pc, #556]	; (8005960 <UART_SetConfig+0x384>)
 8005734:	fba3 1302 	umull	r1, r3, r3, r2
 8005738:	095b      	lsrs	r3, r3, #5
 800573a:	2164      	movs	r1, #100	; 0x64
 800573c:	fb01 f303 	mul.w	r3, r1, r3
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	00db      	lsls	r3, r3, #3
 8005744:	3332      	adds	r3, #50	; 0x32
 8005746:	4a86      	ldr	r2, [pc, #536]	; (8005960 <UART_SetConfig+0x384>)
 8005748:	fba2 2303 	umull	r2, r3, r2, r3
 800574c:	095b      	lsrs	r3, r3, #5
 800574e:	005b      	lsls	r3, r3, #1
 8005750:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005754:	4498      	add	r8, r3
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	461d      	mov	r5, r3
 800575a:	f04f 0600 	mov.w	r6, #0
 800575e:	46a9      	mov	r9, r5
 8005760:	46b2      	mov	sl, r6
 8005762:	eb19 0309 	adds.w	r3, r9, r9
 8005766:	eb4a 040a 	adc.w	r4, sl, sl
 800576a:	4699      	mov	r9, r3
 800576c:	46a2      	mov	sl, r4
 800576e:	eb19 0905 	adds.w	r9, r9, r5
 8005772:	eb4a 0a06 	adc.w	sl, sl, r6
 8005776:	f04f 0100 	mov.w	r1, #0
 800577a:	f04f 0200 	mov.w	r2, #0
 800577e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005782:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005786:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800578a:	4689      	mov	r9, r1
 800578c:	4692      	mov	sl, r2
 800578e:	eb19 0005 	adds.w	r0, r9, r5
 8005792:	eb4a 0106 	adc.w	r1, sl, r6
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	461d      	mov	r5, r3
 800579c:	f04f 0600 	mov.w	r6, #0
 80057a0:	196b      	adds	r3, r5, r5
 80057a2:	eb46 0406 	adc.w	r4, r6, r6
 80057a6:	461a      	mov	r2, r3
 80057a8:	4623      	mov	r3, r4
 80057aa:	f7fb f94f 	bl	8000a4c <__aeabi_uldivmod>
 80057ae:	4603      	mov	r3, r0
 80057b0:	460c      	mov	r4, r1
 80057b2:	461a      	mov	r2, r3
 80057b4:	4b6a      	ldr	r3, [pc, #424]	; (8005960 <UART_SetConfig+0x384>)
 80057b6:	fba3 1302 	umull	r1, r3, r3, r2
 80057ba:	095b      	lsrs	r3, r3, #5
 80057bc:	2164      	movs	r1, #100	; 0x64
 80057be:	fb01 f303 	mul.w	r3, r1, r3
 80057c2:	1ad3      	subs	r3, r2, r3
 80057c4:	00db      	lsls	r3, r3, #3
 80057c6:	3332      	adds	r3, #50	; 0x32
 80057c8:	4a65      	ldr	r2, [pc, #404]	; (8005960 <UART_SetConfig+0x384>)
 80057ca:	fba2 2303 	umull	r2, r3, r2, r3
 80057ce:	095b      	lsrs	r3, r3, #5
 80057d0:	f003 0207 	and.w	r2, r3, #7
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4442      	add	r2, r8
 80057da:	609a      	str	r2, [r3, #8]
 80057dc:	e26f      	b.n	8005cbe <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80057de:	f7ff fab7 	bl	8004d50 <HAL_RCC_GetPCLK1Freq>
 80057e2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	461d      	mov	r5, r3
 80057e8:	f04f 0600 	mov.w	r6, #0
 80057ec:	46a8      	mov	r8, r5
 80057ee:	46b1      	mov	r9, r6
 80057f0:	eb18 0308 	adds.w	r3, r8, r8
 80057f4:	eb49 0409 	adc.w	r4, r9, r9
 80057f8:	4698      	mov	r8, r3
 80057fa:	46a1      	mov	r9, r4
 80057fc:	eb18 0805 	adds.w	r8, r8, r5
 8005800:	eb49 0906 	adc.w	r9, r9, r6
 8005804:	f04f 0100 	mov.w	r1, #0
 8005808:	f04f 0200 	mov.w	r2, #0
 800580c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005810:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005814:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005818:	4688      	mov	r8, r1
 800581a:	4691      	mov	r9, r2
 800581c:	eb18 0005 	adds.w	r0, r8, r5
 8005820:	eb49 0106 	adc.w	r1, r9, r6
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	461d      	mov	r5, r3
 800582a:	f04f 0600 	mov.w	r6, #0
 800582e:	196b      	adds	r3, r5, r5
 8005830:	eb46 0406 	adc.w	r4, r6, r6
 8005834:	461a      	mov	r2, r3
 8005836:	4623      	mov	r3, r4
 8005838:	f7fb f908 	bl	8000a4c <__aeabi_uldivmod>
 800583c:	4603      	mov	r3, r0
 800583e:	460c      	mov	r4, r1
 8005840:	461a      	mov	r2, r3
 8005842:	4b47      	ldr	r3, [pc, #284]	; (8005960 <UART_SetConfig+0x384>)
 8005844:	fba3 2302 	umull	r2, r3, r3, r2
 8005848:	095b      	lsrs	r3, r3, #5
 800584a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	461d      	mov	r5, r3
 8005852:	f04f 0600 	mov.w	r6, #0
 8005856:	46a9      	mov	r9, r5
 8005858:	46b2      	mov	sl, r6
 800585a:	eb19 0309 	adds.w	r3, r9, r9
 800585e:	eb4a 040a 	adc.w	r4, sl, sl
 8005862:	4699      	mov	r9, r3
 8005864:	46a2      	mov	sl, r4
 8005866:	eb19 0905 	adds.w	r9, r9, r5
 800586a:	eb4a 0a06 	adc.w	sl, sl, r6
 800586e:	f04f 0100 	mov.w	r1, #0
 8005872:	f04f 0200 	mov.w	r2, #0
 8005876:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800587a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800587e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005882:	4689      	mov	r9, r1
 8005884:	4692      	mov	sl, r2
 8005886:	eb19 0005 	adds.w	r0, r9, r5
 800588a:	eb4a 0106 	adc.w	r1, sl, r6
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	461d      	mov	r5, r3
 8005894:	f04f 0600 	mov.w	r6, #0
 8005898:	196b      	adds	r3, r5, r5
 800589a:	eb46 0406 	adc.w	r4, r6, r6
 800589e:	461a      	mov	r2, r3
 80058a0:	4623      	mov	r3, r4
 80058a2:	f7fb f8d3 	bl	8000a4c <__aeabi_uldivmod>
 80058a6:	4603      	mov	r3, r0
 80058a8:	460c      	mov	r4, r1
 80058aa:	461a      	mov	r2, r3
 80058ac:	4b2c      	ldr	r3, [pc, #176]	; (8005960 <UART_SetConfig+0x384>)
 80058ae:	fba3 1302 	umull	r1, r3, r3, r2
 80058b2:	095b      	lsrs	r3, r3, #5
 80058b4:	2164      	movs	r1, #100	; 0x64
 80058b6:	fb01 f303 	mul.w	r3, r1, r3
 80058ba:	1ad3      	subs	r3, r2, r3
 80058bc:	00db      	lsls	r3, r3, #3
 80058be:	3332      	adds	r3, #50	; 0x32
 80058c0:	4a27      	ldr	r2, [pc, #156]	; (8005960 <UART_SetConfig+0x384>)
 80058c2:	fba2 2303 	umull	r2, r3, r2, r3
 80058c6:	095b      	lsrs	r3, r3, #5
 80058c8:	005b      	lsls	r3, r3, #1
 80058ca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80058ce:	4498      	add	r8, r3
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	461d      	mov	r5, r3
 80058d4:	f04f 0600 	mov.w	r6, #0
 80058d8:	46a9      	mov	r9, r5
 80058da:	46b2      	mov	sl, r6
 80058dc:	eb19 0309 	adds.w	r3, r9, r9
 80058e0:	eb4a 040a 	adc.w	r4, sl, sl
 80058e4:	4699      	mov	r9, r3
 80058e6:	46a2      	mov	sl, r4
 80058e8:	eb19 0905 	adds.w	r9, r9, r5
 80058ec:	eb4a 0a06 	adc.w	sl, sl, r6
 80058f0:	f04f 0100 	mov.w	r1, #0
 80058f4:	f04f 0200 	mov.w	r2, #0
 80058f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005900:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005904:	4689      	mov	r9, r1
 8005906:	4692      	mov	sl, r2
 8005908:	eb19 0005 	adds.w	r0, r9, r5
 800590c:	eb4a 0106 	adc.w	r1, sl, r6
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	461d      	mov	r5, r3
 8005916:	f04f 0600 	mov.w	r6, #0
 800591a:	196b      	adds	r3, r5, r5
 800591c:	eb46 0406 	adc.w	r4, r6, r6
 8005920:	461a      	mov	r2, r3
 8005922:	4623      	mov	r3, r4
 8005924:	f7fb f892 	bl	8000a4c <__aeabi_uldivmod>
 8005928:	4603      	mov	r3, r0
 800592a:	460c      	mov	r4, r1
 800592c:	461a      	mov	r2, r3
 800592e:	4b0c      	ldr	r3, [pc, #48]	; (8005960 <UART_SetConfig+0x384>)
 8005930:	fba3 1302 	umull	r1, r3, r3, r2
 8005934:	095b      	lsrs	r3, r3, #5
 8005936:	2164      	movs	r1, #100	; 0x64
 8005938:	fb01 f303 	mul.w	r3, r1, r3
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	00db      	lsls	r3, r3, #3
 8005940:	3332      	adds	r3, #50	; 0x32
 8005942:	4a07      	ldr	r2, [pc, #28]	; (8005960 <UART_SetConfig+0x384>)
 8005944:	fba2 2303 	umull	r2, r3, r2, r3
 8005948:	095b      	lsrs	r3, r3, #5
 800594a:	f003 0207 	and.w	r2, r3, #7
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4442      	add	r2, r8
 8005954:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005956:	e1b2      	b.n	8005cbe <UART_SetConfig+0x6e2>
 8005958:	40011000 	.word	0x40011000
 800595c:	40011400 	.word	0x40011400
 8005960:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4ad7      	ldr	r2, [pc, #860]	; (8005cc8 <UART_SetConfig+0x6ec>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d005      	beq.n	800597a <UART_SetConfig+0x39e>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4ad6      	ldr	r2, [pc, #856]	; (8005ccc <UART_SetConfig+0x6f0>)
 8005974:	4293      	cmp	r3, r2
 8005976:	f040 80d1 	bne.w	8005b1c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800597a:	f7ff f9fd 	bl	8004d78 <HAL_RCC_GetPCLK2Freq>
 800597e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	469a      	mov	sl, r3
 8005984:	f04f 0b00 	mov.w	fp, #0
 8005988:	46d0      	mov	r8, sl
 800598a:	46d9      	mov	r9, fp
 800598c:	eb18 0308 	adds.w	r3, r8, r8
 8005990:	eb49 0409 	adc.w	r4, r9, r9
 8005994:	4698      	mov	r8, r3
 8005996:	46a1      	mov	r9, r4
 8005998:	eb18 080a 	adds.w	r8, r8, sl
 800599c:	eb49 090b 	adc.w	r9, r9, fp
 80059a0:	f04f 0100 	mov.w	r1, #0
 80059a4:	f04f 0200 	mov.w	r2, #0
 80059a8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80059ac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80059b0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80059b4:	4688      	mov	r8, r1
 80059b6:	4691      	mov	r9, r2
 80059b8:	eb1a 0508 	adds.w	r5, sl, r8
 80059bc:	eb4b 0609 	adc.w	r6, fp, r9
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	4619      	mov	r1, r3
 80059c6:	f04f 0200 	mov.w	r2, #0
 80059ca:	f04f 0300 	mov.w	r3, #0
 80059ce:	f04f 0400 	mov.w	r4, #0
 80059d2:	0094      	lsls	r4, r2, #2
 80059d4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80059d8:	008b      	lsls	r3, r1, #2
 80059da:	461a      	mov	r2, r3
 80059dc:	4623      	mov	r3, r4
 80059de:	4628      	mov	r0, r5
 80059e0:	4631      	mov	r1, r6
 80059e2:	f7fb f833 	bl	8000a4c <__aeabi_uldivmod>
 80059e6:	4603      	mov	r3, r0
 80059e8:	460c      	mov	r4, r1
 80059ea:	461a      	mov	r2, r3
 80059ec:	4bb8      	ldr	r3, [pc, #736]	; (8005cd0 <UART_SetConfig+0x6f4>)
 80059ee:	fba3 2302 	umull	r2, r3, r3, r2
 80059f2:	095b      	lsrs	r3, r3, #5
 80059f4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	469b      	mov	fp, r3
 80059fc:	f04f 0c00 	mov.w	ip, #0
 8005a00:	46d9      	mov	r9, fp
 8005a02:	46e2      	mov	sl, ip
 8005a04:	eb19 0309 	adds.w	r3, r9, r9
 8005a08:	eb4a 040a 	adc.w	r4, sl, sl
 8005a0c:	4699      	mov	r9, r3
 8005a0e:	46a2      	mov	sl, r4
 8005a10:	eb19 090b 	adds.w	r9, r9, fp
 8005a14:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005a18:	f04f 0100 	mov.w	r1, #0
 8005a1c:	f04f 0200 	mov.w	r2, #0
 8005a20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a24:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005a28:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005a2c:	4689      	mov	r9, r1
 8005a2e:	4692      	mov	sl, r2
 8005a30:	eb1b 0509 	adds.w	r5, fp, r9
 8005a34:	eb4c 060a 	adc.w	r6, ip, sl
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	f04f 0200 	mov.w	r2, #0
 8005a42:	f04f 0300 	mov.w	r3, #0
 8005a46:	f04f 0400 	mov.w	r4, #0
 8005a4a:	0094      	lsls	r4, r2, #2
 8005a4c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005a50:	008b      	lsls	r3, r1, #2
 8005a52:	461a      	mov	r2, r3
 8005a54:	4623      	mov	r3, r4
 8005a56:	4628      	mov	r0, r5
 8005a58:	4631      	mov	r1, r6
 8005a5a:	f7fa fff7 	bl	8000a4c <__aeabi_uldivmod>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	460c      	mov	r4, r1
 8005a62:	461a      	mov	r2, r3
 8005a64:	4b9a      	ldr	r3, [pc, #616]	; (8005cd0 <UART_SetConfig+0x6f4>)
 8005a66:	fba3 1302 	umull	r1, r3, r3, r2
 8005a6a:	095b      	lsrs	r3, r3, #5
 8005a6c:	2164      	movs	r1, #100	; 0x64
 8005a6e:	fb01 f303 	mul.w	r3, r1, r3
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	011b      	lsls	r3, r3, #4
 8005a76:	3332      	adds	r3, #50	; 0x32
 8005a78:	4a95      	ldr	r2, [pc, #596]	; (8005cd0 <UART_SetConfig+0x6f4>)
 8005a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a7e:	095b      	lsrs	r3, r3, #5
 8005a80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a84:	4498      	add	r8, r3
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	469b      	mov	fp, r3
 8005a8a:	f04f 0c00 	mov.w	ip, #0
 8005a8e:	46d9      	mov	r9, fp
 8005a90:	46e2      	mov	sl, ip
 8005a92:	eb19 0309 	adds.w	r3, r9, r9
 8005a96:	eb4a 040a 	adc.w	r4, sl, sl
 8005a9a:	4699      	mov	r9, r3
 8005a9c:	46a2      	mov	sl, r4
 8005a9e:	eb19 090b 	adds.w	r9, r9, fp
 8005aa2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005aa6:	f04f 0100 	mov.w	r1, #0
 8005aaa:	f04f 0200 	mov.w	r2, #0
 8005aae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ab2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005ab6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005aba:	4689      	mov	r9, r1
 8005abc:	4692      	mov	sl, r2
 8005abe:	eb1b 0509 	adds.w	r5, fp, r9
 8005ac2:	eb4c 060a 	adc.w	r6, ip, sl
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	4619      	mov	r1, r3
 8005acc:	f04f 0200 	mov.w	r2, #0
 8005ad0:	f04f 0300 	mov.w	r3, #0
 8005ad4:	f04f 0400 	mov.w	r4, #0
 8005ad8:	0094      	lsls	r4, r2, #2
 8005ada:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005ade:	008b      	lsls	r3, r1, #2
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	4623      	mov	r3, r4
 8005ae4:	4628      	mov	r0, r5
 8005ae6:	4631      	mov	r1, r6
 8005ae8:	f7fa ffb0 	bl	8000a4c <__aeabi_uldivmod>
 8005aec:	4603      	mov	r3, r0
 8005aee:	460c      	mov	r4, r1
 8005af0:	461a      	mov	r2, r3
 8005af2:	4b77      	ldr	r3, [pc, #476]	; (8005cd0 <UART_SetConfig+0x6f4>)
 8005af4:	fba3 1302 	umull	r1, r3, r3, r2
 8005af8:	095b      	lsrs	r3, r3, #5
 8005afa:	2164      	movs	r1, #100	; 0x64
 8005afc:	fb01 f303 	mul.w	r3, r1, r3
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	011b      	lsls	r3, r3, #4
 8005b04:	3332      	adds	r3, #50	; 0x32
 8005b06:	4a72      	ldr	r2, [pc, #456]	; (8005cd0 <UART_SetConfig+0x6f4>)
 8005b08:	fba2 2303 	umull	r2, r3, r2, r3
 8005b0c:	095b      	lsrs	r3, r3, #5
 8005b0e:	f003 020f 	and.w	r2, r3, #15
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4442      	add	r2, r8
 8005b18:	609a      	str	r2, [r3, #8]
 8005b1a:	e0d0      	b.n	8005cbe <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b1c:	f7ff f918 	bl	8004d50 <HAL_RCC_GetPCLK1Freq>
 8005b20:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	469a      	mov	sl, r3
 8005b26:	f04f 0b00 	mov.w	fp, #0
 8005b2a:	46d0      	mov	r8, sl
 8005b2c:	46d9      	mov	r9, fp
 8005b2e:	eb18 0308 	adds.w	r3, r8, r8
 8005b32:	eb49 0409 	adc.w	r4, r9, r9
 8005b36:	4698      	mov	r8, r3
 8005b38:	46a1      	mov	r9, r4
 8005b3a:	eb18 080a 	adds.w	r8, r8, sl
 8005b3e:	eb49 090b 	adc.w	r9, r9, fp
 8005b42:	f04f 0100 	mov.w	r1, #0
 8005b46:	f04f 0200 	mov.w	r2, #0
 8005b4a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005b4e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005b52:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005b56:	4688      	mov	r8, r1
 8005b58:	4691      	mov	r9, r2
 8005b5a:	eb1a 0508 	adds.w	r5, sl, r8
 8005b5e:	eb4b 0609 	adc.w	r6, fp, r9
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	4619      	mov	r1, r3
 8005b68:	f04f 0200 	mov.w	r2, #0
 8005b6c:	f04f 0300 	mov.w	r3, #0
 8005b70:	f04f 0400 	mov.w	r4, #0
 8005b74:	0094      	lsls	r4, r2, #2
 8005b76:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005b7a:	008b      	lsls	r3, r1, #2
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	4623      	mov	r3, r4
 8005b80:	4628      	mov	r0, r5
 8005b82:	4631      	mov	r1, r6
 8005b84:	f7fa ff62 	bl	8000a4c <__aeabi_uldivmod>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	460c      	mov	r4, r1
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	4b50      	ldr	r3, [pc, #320]	; (8005cd0 <UART_SetConfig+0x6f4>)
 8005b90:	fba3 2302 	umull	r2, r3, r3, r2
 8005b94:	095b      	lsrs	r3, r3, #5
 8005b96:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	469b      	mov	fp, r3
 8005b9e:	f04f 0c00 	mov.w	ip, #0
 8005ba2:	46d9      	mov	r9, fp
 8005ba4:	46e2      	mov	sl, ip
 8005ba6:	eb19 0309 	adds.w	r3, r9, r9
 8005baa:	eb4a 040a 	adc.w	r4, sl, sl
 8005bae:	4699      	mov	r9, r3
 8005bb0:	46a2      	mov	sl, r4
 8005bb2:	eb19 090b 	adds.w	r9, r9, fp
 8005bb6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005bba:	f04f 0100 	mov.w	r1, #0
 8005bbe:	f04f 0200 	mov.w	r2, #0
 8005bc2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bc6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005bca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005bce:	4689      	mov	r9, r1
 8005bd0:	4692      	mov	sl, r2
 8005bd2:	eb1b 0509 	adds.w	r5, fp, r9
 8005bd6:	eb4c 060a 	adc.w	r6, ip, sl
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	4619      	mov	r1, r3
 8005be0:	f04f 0200 	mov.w	r2, #0
 8005be4:	f04f 0300 	mov.w	r3, #0
 8005be8:	f04f 0400 	mov.w	r4, #0
 8005bec:	0094      	lsls	r4, r2, #2
 8005bee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005bf2:	008b      	lsls	r3, r1, #2
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	4623      	mov	r3, r4
 8005bf8:	4628      	mov	r0, r5
 8005bfa:	4631      	mov	r1, r6
 8005bfc:	f7fa ff26 	bl	8000a4c <__aeabi_uldivmod>
 8005c00:	4603      	mov	r3, r0
 8005c02:	460c      	mov	r4, r1
 8005c04:	461a      	mov	r2, r3
 8005c06:	4b32      	ldr	r3, [pc, #200]	; (8005cd0 <UART_SetConfig+0x6f4>)
 8005c08:	fba3 1302 	umull	r1, r3, r3, r2
 8005c0c:	095b      	lsrs	r3, r3, #5
 8005c0e:	2164      	movs	r1, #100	; 0x64
 8005c10:	fb01 f303 	mul.w	r3, r1, r3
 8005c14:	1ad3      	subs	r3, r2, r3
 8005c16:	011b      	lsls	r3, r3, #4
 8005c18:	3332      	adds	r3, #50	; 0x32
 8005c1a:	4a2d      	ldr	r2, [pc, #180]	; (8005cd0 <UART_SetConfig+0x6f4>)
 8005c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c20:	095b      	lsrs	r3, r3, #5
 8005c22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c26:	4498      	add	r8, r3
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	469b      	mov	fp, r3
 8005c2c:	f04f 0c00 	mov.w	ip, #0
 8005c30:	46d9      	mov	r9, fp
 8005c32:	46e2      	mov	sl, ip
 8005c34:	eb19 0309 	adds.w	r3, r9, r9
 8005c38:	eb4a 040a 	adc.w	r4, sl, sl
 8005c3c:	4699      	mov	r9, r3
 8005c3e:	46a2      	mov	sl, r4
 8005c40:	eb19 090b 	adds.w	r9, r9, fp
 8005c44:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005c48:	f04f 0100 	mov.w	r1, #0
 8005c4c:	f04f 0200 	mov.w	r2, #0
 8005c50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c54:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005c58:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005c5c:	4689      	mov	r9, r1
 8005c5e:	4692      	mov	sl, r2
 8005c60:	eb1b 0509 	adds.w	r5, fp, r9
 8005c64:	eb4c 060a 	adc.w	r6, ip, sl
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	4619      	mov	r1, r3
 8005c6e:	f04f 0200 	mov.w	r2, #0
 8005c72:	f04f 0300 	mov.w	r3, #0
 8005c76:	f04f 0400 	mov.w	r4, #0
 8005c7a:	0094      	lsls	r4, r2, #2
 8005c7c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005c80:	008b      	lsls	r3, r1, #2
 8005c82:	461a      	mov	r2, r3
 8005c84:	4623      	mov	r3, r4
 8005c86:	4628      	mov	r0, r5
 8005c88:	4631      	mov	r1, r6
 8005c8a:	f7fa fedf 	bl	8000a4c <__aeabi_uldivmod>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	460c      	mov	r4, r1
 8005c92:	461a      	mov	r2, r3
 8005c94:	4b0e      	ldr	r3, [pc, #56]	; (8005cd0 <UART_SetConfig+0x6f4>)
 8005c96:	fba3 1302 	umull	r1, r3, r3, r2
 8005c9a:	095b      	lsrs	r3, r3, #5
 8005c9c:	2164      	movs	r1, #100	; 0x64
 8005c9e:	fb01 f303 	mul.w	r3, r1, r3
 8005ca2:	1ad3      	subs	r3, r2, r3
 8005ca4:	011b      	lsls	r3, r3, #4
 8005ca6:	3332      	adds	r3, #50	; 0x32
 8005ca8:	4a09      	ldr	r2, [pc, #36]	; (8005cd0 <UART_SetConfig+0x6f4>)
 8005caa:	fba2 2303 	umull	r2, r3, r2, r3
 8005cae:	095b      	lsrs	r3, r3, #5
 8005cb0:	f003 020f 	and.w	r2, r3, #15
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4442      	add	r2, r8
 8005cba:	609a      	str	r2, [r3, #8]
}
 8005cbc:	e7ff      	b.n	8005cbe <UART_SetConfig+0x6e2>
 8005cbe:	bf00      	nop
 8005cc0:	3714      	adds	r7, #20
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cc8:	40011000 	.word	0x40011000
 8005ccc:	40011400 	.word	0x40011400
 8005cd0:	51eb851f 	.word	0x51eb851f

08005cd4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005cd4:	b084      	sub	sp, #16
 8005cd6:	b580      	push	{r7, lr}
 8005cd8:	b084      	sub	sp, #16
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
 8005cde:	f107 001c 	add.w	r0, r7, #28
 8005ce2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d122      	bne.n	8005d32 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005d00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005d14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d105      	bne.n	8005d26 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 f94a 	bl	8005fc0 <USB_CoreReset>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	73fb      	strb	r3, [r7, #15]
 8005d30:	e01a      	b.n	8005d68 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 f93e 	bl	8005fc0 <USB_CoreReset>
 8005d44:	4603      	mov	r3, r0
 8005d46:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005d48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d106      	bne.n	8005d5c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d52:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	639a      	str	r2, [r3, #56]	; 0x38
 8005d5a:	e005      	b.n	8005d68 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d60:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d10b      	bne.n	8005d86 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	f043 0206 	orr.w	r2, r3, #6
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	f043 0220 	orr.w	r2, r3, #32
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005d86:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3710      	adds	r7, #16
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d92:	b004      	add	sp, #16
 8005d94:	4770      	bx	lr

08005d96 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005d96:	b480      	push	{r7}
 8005d98:	b083      	sub	sp, #12
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	f043 0201 	orr.w	r2, r3, #1
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005daa:	2300      	movs	r3, #0
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	f023 0201 	bic.w	r2, r3, #1
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005dcc:	2300      	movs	r3, #0
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	370c      	adds	r7, #12
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr

08005dda <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	b082      	sub	sp, #8
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	6078      	str	r0, [r7, #4]
 8005de2:	460b      	mov	r3, r1
 8005de4:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005df2:	78fb      	ldrb	r3, [r7, #3]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d106      	bne.n	8005e06 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	60da      	str	r2, [r3, #12]
 8005e04:	e00b      	b.n	8005e1e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005e06:	78fb      	ldrb	r3, [r7, #3]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d106      	bne.n	8005e1a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	60da      	str	r2, [r3, #12]
 8005e18:	e001      	b.n	8005e1e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e003      	b.n	8005e26 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8005e1e:	2032      	movs	r0, #50	; 0x32
 8005e20:	f7fb fda6 	bl	8001970 <HAL_Delay>

  return HAL_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3708      	adds	r7, #8
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
	...

08005e30 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b085      	sub	sp, #20
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	019b      	lsls	r3, r3, #6
 8005e42:	f043 0220 	orr.w	r2, r3, #32
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	60fb      	str	r3, [r7, #12]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	4a09      	ldr	r2, [pc, #36]	; (8005e78 <USB_FlushTxFifo+0x48>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d901      	bls.n	8005e5c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e006      	b.n	8005e6a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	691b      	ldr	r3, [r3, #16]
 8005e60:	f003 0320 	and.w	r3, r3, #32
 8005e64:	2b20      	cmp	r3, #32
 8005e66:	d0f0      	beq.n	8005e4a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3714      	adds	r7, #20
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr
 8005e76:	bf00      	nop
 8005e78:	00030d40 	.word	0x00030d40

08005e7c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b085      	sub	sp, #20
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005e84:	2300      	movs	r3, #0
 8005e86:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2210      	movs	r2, #16
 8005e8c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	3301      	adds	r3, #1
 8005e92:	60fb      	str	r3, [r7, #12]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	4a09      	ldr	r2, [pc, #36]	; (8005ebc <USB_FlushRxFifo+0x40>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d901      	bls.n	8005ea0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e006      	b.n	8005eae <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	f003 0310 	and.w	r3, r3, #16
 8005ea8:	2b10      	cmp	r3, #16
 8005eaa:	d0f0      	beq.n	8005e8e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3714      	adds	r7, #20
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr
 8005eba:	bf00      	nop
 8005ebc:	00030d40 	.word	0x00030d40

08005ec0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b089      	sub	sp, #36	; 0x24
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	4611      	mov	r1, r2
 8005ecc:	461a      	mov	r2, r3
 8005ece:	460b      	mov	r3, r1
 8005ed0:	71fb      	strb	r3, [r7, #7]
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8005ede:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d11a      	bne.n	8005f1c <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005ee6:	88bb      	ldrh	r3, [r7, #4]
 8005ee8:	3303      	adds	r3, #3
 8005eea:	089b      	lsrs	r3, r3, #2
 8005eec:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005eee:	2300      	movs	r3, #0
 8005ef0:	61bb      	str	r3, [r7, #24]
 8005ef2:	e00f      	b.n	8005f14 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005ef4:	79fb      	ldrb	r3, [r7, #7]
 8005ef6:	031a      	lsls	r2, r3, #12
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	4413      	add	r3, r2
 8005efc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f00:	461a      	mov	r2, r3
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	3304      	adds	r3, #4
 8005f0c:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005f0e:	69bb      	ldr	r3, [r7, #24]
 8005f10:	3301      	adds	r3, #1
 8005f12:	61bb      	str	r3, [r7, #24]
 8005f14:	69ba      	ldr	r2, [r7, #24]
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d3eb      	bcc.n	8005ef4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005f1c:	2300      	movs	r3, #0
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3724      	adds	r7, #36	; 0x24
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	b089      	sub	sp, #36	; 0x24
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	60f8      	str	r0, [r7, #12]
 8005f32:	60b9      	str	r1, [r7, #8]
 8005f34:	4613      	mov	r3, r2
 8005f36:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8005f40:	88fb      	ldrh	r3, [r7, #6]
 8005f42:	3303      	adds	r3, #3
 8005f44:	089b      	lsrs	r3, r3, #2
 8005f46:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8005f48:	2300      	movs	r3, #0
 8005f4a:	61bb      	str	r3, [r7, #24]
 8005f4c:	e00b      	b.n	8005f66 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	601a      	str	r2, [r3, #0]
    pDest++;
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	3304      	adds	r3, #4
 8005f5e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	3301      	adds	r3, #1
 8005f64:	61bb      	str	r3, [r7, #24]
 8005f66:	69ba      	ldr	r2, [r7, #24]
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d3ef      	bcc.n	8005f4e <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8005f6e:	69fb      	ldr	r3, [r7, #28]
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3724      	adds	r7, #36	; 0x24
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b085      	sub	sp, #20
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	695b      	ldr	r3, [r3, #20]
 8005f88:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	699b      	ldr	r3, [r3, #24]
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	4013      	ands	r3, r2
 8005f92:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005f94:	68fb      	ldr	r3, [r7, #12]
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3714      	adds	r7, #20
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr

08005fa2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005fa2:	b480      	push	{r7}
 8005fa4:	b083      	sub	sp, #12
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	f003 0301 	and.w	r3, r3, #1
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	370c      	adds	r7, #12
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr
	...

08005fc0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	3301      	adds	r3, #1
 8005fd0:	60fb      	str	r3, [r7, #12]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	4a13      	ldr	r2, [pc, #76]	; (8006024 <USB_CoreReset+0x64>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d901      	bls.n	8005fde <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005fda:	2303      	movs	r3, #3
 8005fdc:	e01b      	b.n	8006016 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	691b      	ldr	r3, [r3, #16]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	daf2      	bge.n	8005fcc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	f043 0201 	orr.w	r2, r3, #1
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	60fb      	str	r3, [r7, #12]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	4a09      	ldr	r2, [pc, #36]	; (8006024 <USB_CoreReset+0x64>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d901      	bls.n	8006008 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006004:	2303      	movs	r3, #3
 8006006:	e006      	b.n	8006016 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	691b      	ldr	r3, [r3, #16]
 800600c:	f003 0301 	and.w	r3, r3, #1
 8006010:	2b01      	cmp	r3, #1
 8006012:	d0f0      	beq.n	8005ff6 <USB_CoreReset+0x36>

  return HAL_OK;
 8006014:	2300      	movs	r3, #0
}
 8006016:	4618      	mov	r0, r3
 8006018:	3714      	adds	r7, #20
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	00030d40 	.word	0x00030d40

08006028 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006028:	b084      	sub	sp, #16
 800602a:	b580      	push	{r7, lr}
 800602c:	b084      	sub	sp, #16
 800602e:	af00      	add	r7, sp, #0
 8006030:	6078      	str	r0, [r7, #4]
 8006032:	f107 001c 	add.w	r0, r7, #28
 8006036:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006044:	461a      	mov	r2, r3
 8006046:	2300      	movs	r3, #0
 8006048:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800604e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800605a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006066:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006076:	2b00      	cmp	r3, #0
 8006078:	d018      	beq.n	80060ac <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800607a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607c:	2b01      	cmp	r3, #1
 800607e:	d10a      	bne.n	8006096 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68ba      	ldr	r2, [r7, #8]
 800608a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800608e:	f043 0304 	orr.w	r3, r3, #4
 8006092:	6013      	str	r3, [r2, #0]
 8006094:	e014      	b.n	80060c0 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68ba      	ldr	r2, [r7, #8]
 80060a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80060a4:	f023 0304 	bic.w	r3, r3, #4
 80060a8:	6013      	str	r3, [r2, #0]
 80060aa:	e009      	b.n	80060c0 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68ba      	ldr	r2, [r7, #8]
 80060b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80060ba:	f023 0304 	bic.w	r3, r3, #4
 80060be:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80060c0:	2110      	movs	r1, #16
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f7ff feb4 	bl	8005e30 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f7ff fed7 	bl	8005e7c <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80060ce:	2300      	movs	r3, #0
 80060d0:	60fb      	str	r3, [r7, #12]
 80060d2:	e015      	b.n	8006100 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	015a      	lsls	r2, r3, #5
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	4413      	add	r3, r2
 80060dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060e0:	461a      	mov	r2, r3
 80060e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80060e6:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	015a      	lsls	r2, r3, #5
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	4413      	add	r3, r2
 80060f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060f4:	461a      	mov	r2, r3
 80060f6:	2300      	movs	r3, #0
 80060f8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	3301      	adds	r3, #1
 80060fe:	60fb      	str	r3, [r7, #12]
 8006100:	6a3b      	ldr	r3, [r7, #32]
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	429a      	cmp	r2, r3
 8006106:	d3e5      	bcc.n	80060d4 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8006108:	2101      	movs	r1, #1
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 f8ac 	bl	8006268 <USB_DriveVbus>

  HAL_Delay(200U);
 8006110:	20c8      	movs	r0, #200	; 0xc8
 8006112:	f7fb fc2d 	bl	8001970 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006122:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006128:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800612c:	2b00      	cmp	r3, #0
 800612e:	d00b      	beq.n	8006148 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006136:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	4a14      	ldr	r2, [pc, #80]	; (800618c <USB_HostInit+0x164>)
 800613c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a13      	ldr	r2, [pc, #76]	; (8006190 <USB_HostInit+0x168>)
 8006142:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8006146:	e009      	b.n	800615c <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2280      	movs	r2, #128	; 0x80
 800614c:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a10      	ldr	r2, [pc, #64]	; (8006194 <USB_HostInit+0x16c>)
 8006152:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a10      	ldr	r2, [pc, #64]	; (8006198 <USB_HostInit+0x170>)
 8006158:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800615c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800615e:	2b00      	cmp	r3, #0
 8006160:	d105      	bne.n	800616e <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	699b      	ldr	r3, [r3, #24]
 8006166:	f043 0210 	orr.w	r2, r3, #16
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	699a      	ldr	r2, [r3, #24]
 8006172:	4b0a      	ldr	r3, [pc, #40]	; (800619c <USB_HostInit+0x174>)
 8006174:	4313      	orrs	r3, r2
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3710      	adds	r7, #16
 8006180:	46bd      	mov	sp, r7
 8006182:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006186:	b004      	add	sp, #16
 8006188:	4770      	bx	lr
 800618a:	bf00      	nop
 800618c:	01000200 	.word	0x01000200
 8006190:	00e00300 	.word	0x00e00300
 8006194:	00600080 	.word	0x00600080
 8006198:	004000e0 	.word	0x004000e0
 800619c:	a3200008 	.word	0xa3200008

080061a0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b085      	sub	sp, #20
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	460b      	mov	r3, r1
 80061aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80061be:	f023 0303 	bic.w	r3, r3, #3
 80061c2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	78fb      	ldrb	r3, [r7, #3]
 80061ce:	f003 0303 	and.w	r3, r3, #3
 80061d2:	68f9      	ldr	r1, [r7, #12]
 80061d4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80061d8:	4313      	orrs	r3, r2
 80061da:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80061dc:	78fb      	ldrb	r3, [r7, #3]
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d107      	bne.n	80061f2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80061e8:	461a      	mov	r2, r3
 80061ea:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80061ee:	6053      	str	r3, [r2, #4]
 80061f0:	e009      	b.n	8006206 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80061f2:	78fb      	ldrb	r3, [r7, #3]
 80061f4:	2b02      	cmp	r3, #2
 80061f6:	d106      	bne.n	8006206 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80061fe:	461a      	mov	r2, r3
 8006200:	f241 7370 	movw	r3, #6000	; 0x1770
 8006204:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	3714      	adds	r7, #20
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b084      	sub	sp, #16
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006220:	2300      	movs	r3, #0
 8006222:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006234:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	68fa      	ldr	r2, [r7, #12]
 800623a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800623e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006242:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006244:	2064      	movs	r0, #100	; 0x64
 8006246:	f7fb fb93 	bl	8001970 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006252:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006256:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8006258:	200a      	movs	r0, #10
 800625a:	f7fb fb89 	bl	8001970 <HAL_Delay>

  return HAL_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	3710      	adds	r7, #16
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}

08006268 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006268:	b480      	push	{r7}
 800626a:	b085      	sub	sp, #20
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	460b      	mov	r3, r1
 8006272:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006278:	2300      	movs	r3, #0
 800627a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800628c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006294:	2b00      	cmp	r3, #0
 8006296:	d109      	bne.n	80062ac <USB_DriveVbus+0x44>
 8006298:	78fb      	ldrb	r3, [r7, #3]
 800629a:	2b01      	cmp	r3, #1
 800629c:	d106      	bne.n	80062ac <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	68fa      	ldr	r2, [r7, #12]
 80062a2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80062a6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80062aa:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062b6:	d109      	bne.n	80062cc <USB_DriveVbus+0x64>
 80062b8:	78fb      	ldrb	r3, [r7, #3]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d106      	bne.n	80062cc <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	68fa      	ldr	r2, [r7, #12]
 80062c2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80062c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80062ca:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80062cc:	2300      	movs	r3, #0
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3714      	adds	r7, #20
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr

080062da <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80062da:	b480      	push	{r7}
 80062dc:	b085      	sub	sp, #20
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80062e6:	2300      	movs	r3, #0
 80062e8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	0c5b      	lsrs	r3, r3, #17
 80062f8:	f003 0303 	and.w	r3, r3, #3
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3714      	adds	r7, #20
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	b29b      	uxth	r3, r3
}
 800631e:	4618      	mov	r0, r3
 8006320:	3714      	adds	r7, #20
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr
	...

0800632c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800632c:	b480      	push	{r7}
 800632e:	b087      	sub	sp, #28
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	4608      	mov	r0, r1
 8006336:	4611      	mov	r1, r2
 8006338:	461a      	mov	r2, r3
 800633a:	4603      	mov	r3, r0
 800633c:	70fb      	strb	r3, [r7, #3]
 800633e:	460b      	mov	r3, r1
 8006340:	70bb      	strb	r3, [r7, #2]
 8006342:	4613      	mov	r3, r2
 8006344:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006346:	2300      	movs	r3, #0
 8006348:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800634e:	78fb      	ldrb	r3, [r7, #3]
 8006350:	015a      	lsls	r2, r3, #5
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	4413      	add	r3, r2
 8006356:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800635a:	461a      	mov	r2, r3
 800635c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006360:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006362:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006366:	2b03      	cmp	r3, #3
 8006368:	d87e      	bhi.n	8006468 <USB_HC_Init+0x13c>
 800636a:	a201      	add	r2, pc, #4	; (adr r2, 8006370 <USB_HC_Init+0x44>)
 800636c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006370:	08006381 	.word	0x08006381
 8006374:	0800642b 	.word	0x0800642b
 8006378:	08006381 	.word	0x08006381
 800637c:	080063ed 	.word	0x080063ed
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006380:	78fb      	ldrb	r3, [r7, #3]
 8006382:	015a      	lsls	r2, r3, #5
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	4413      	add	r3, r2
 8006388:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800638c:	461a      	mov	r2, r3
 800638e:	f240 439d 	movw	r3, #1181	; 0x49d
 8006392:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006394:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006398:	2b00      	cmp	r3, #0
 800639a:	da10      	bge.n	80063be <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800639c:	78fb      	ldrb	r3, [r7, #3]
 800639e:	015a      	lsls	r2, r3, #5
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	4413      	add	r3, r2
 80063a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	78fa      	ldrb	r2, [r7, #3]
 80063ac:	0151      	lsls	r1, r2, #5
 80063ae:	68ba      	ldr	r2, [r7, #8]
 80063b0:	440a      	add	r2, r1
 80063b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063ba:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 80063bc:	e057      	b.n	800646e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d051      	beq.n	800646e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 80063ca:	78fb      	ldrb	r3, [r7, #3]
 80063cc:	015a      	lsls	r2, r3, #5
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	4413      	add	r3, r2
 80063d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	78fa      	ldrb	r2, [r7, #3]
 80063da:	0151      	lsls	r1, r2, #5
 80063dc:	68ba      	ldr	r2, [r7, #8]
 80063de:	440a      	add	r2, r1
 80063e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063e4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80063e8:	60d3      	str	r3, [r2, #12]
      break;
 80063ea:	e040      	b.n	800646e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80063ec:	78fb      	ldrb	r3, [r7, #3]
 80063ee:	015a      	lsls	r2, r3, #5
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	4413      	add	r3, r2
 80063f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063f8:	461a      	mov	r2, r3
 80063fa:	f240 639d 	movw	r3, #1693	; 0x69d
 80063fe:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006400:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006404:	2b00      	cmp	r3, #0
 8006406:	da34      	bge.n	8006472 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006408:	78fb      	ldrb	r3, [r7, #3]
 800640a:	015a      	lsls	r2, r3, #5
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	4413      	add	r3, r2
 8006410:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006414:	68db      	ldr	r3, [r3, #12]
 8006416:	78fa      	ldrb	r2, [r7, #3]
 8006418:	0151      	lsls	r1, r2, #5
 800641a:	68ba      	ldr	r2, [r7, #8]
 800641c:	440a      	add	r2, r1
 800641e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006422:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006426:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006428:	e023      	b.n	8006472 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800642a:	78fb      	ldrb	r3, [r7, #3]
 800642c:	015a      	lsls	r2, r3, #5
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	4413      	add	r3, r2
 8006432:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006436:	461a      	mov	r2, r3
 8006438:	f240 2325 	movw	r3, #549	; 0x225
 800643c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800643e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006442:	2b00      	cmp	r3, #0
 8006444:	da17      	bge.n	8006476 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006446:	78fb      	ldrb	r3, [r7, #3]
 8006448:	015a      	lsls	r2, r3, #5
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	4413      	add	r3, r2
 800644e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	78fa      	ldrb	r2, [r7, #3]
 8006456:	0151      	lsls	r1, r2, #5
 8006458:	68ba      	ldr	r2, [r7, #8]
 800645a:	440a      	add	r2, r1
 800645c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006460:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8006464:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006466:	e006      	b.n	8006476 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	75fb      	strb	r3, [r7, #23]
      break;
 800646c:	e004      	b.n	8006478 <USB_HC_Init+0x14c>
      break;
 800646e:	bf00      	nop
 8006470:	e002      	b.n	8006478 <USB_HC_Init+0x14c>
      break;
 8006472:	bf00      	nop
 8006474:	e000      	b.n	8006478 <USB_HC_Init+0x14c>
      break;
 8006476:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800647e:	699a      	ldr	r2, [r3, #24]
 8006480:	78fb      	ldrb	r3, [r7, #3]
 8006482:	f003 030f 	and.w	r3, r3, #15
 8006486:	2101      	movs	r1, #1
 8006488:	fa01 f303 	lsl.w	r3, r1, r3
 800648c:	68b9      	ldr	r1, [r7, #8]
 800648e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006492:	4313      	orrs	r3, r2
 8006494:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	699b      	ldr	r3, [r3, #24]
 800649a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80064a2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	da03      	bge.n	80064b2 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80064aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064ae:	613b      	str	r3, [r7, #16]
 80064b0:	e001      	b.n	80064b6 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 80064b2:	2300      	movs	r3, #0
 80064b4:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 80064b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d103      	bne.n	80064c6 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80064be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80064c2:	60fb      	str	r3, [r7, #12]
 80064c4:	e001      	b.n	80064ca <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80064c6:	2300      	movs	r3, #0
 80064c8:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80064ca:	787b      	ldrb	r3, [r7, #1]
 80064cc:	059b      	lsls	r3, r3, #22
 80064ce:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80064d2:	78bb      	ldrb	r3, [r7, #2]
 80064d4:	02db      	lsls	r3, r3, #11
 80064d6:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80064da:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80064dc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80064e0:	049b      	lsls	r3, r3, #18
 80064e2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80064e6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80064e8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80064ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80064ee:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80064f4:	78fb      	ldrb	r3, [r7, #3]
 80064f6:	0159      	lsls	r1, r3, #5
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	440b      	add	r3, r1
 80064fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006500:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006506:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8006508:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800650c:	2b03      	cmp	r3, #3
 800650e:	d10f      	bne.n	8006530 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8006510:	78fb      	ldrb	r3, [r7, #3]
 8006512:	015a      	lsls	r2, r3, #5
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	4413      	add	r3, r2
 8006518:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	78fa      	ldrb	r2, [r7, #3]
 8006520:	0151      	lsls	r1, r2, #5
 8006522:	68ba      	ldr	r2, [r7, #8]
 8006524:	440a      	add	r2, r1
 8006526:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800652a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800652e:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006530:	7dfb      	ldrb	r3, [r7, #23]
}
 8006532:	4618      	mov	r0, r3
 8006534:	371c      	adds	r7, #28
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop

08006540 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b08c      	sub	sp, #48	; 0x30
 8006544:	af02      	add	r7, sp, #8
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	4613      	mov	r3, r2
 800654c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	785b      	ldrb	r3, [r3, #1]
 8006556:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8006558:	f44f 7380 	mov.w	r3, #256	; 0x100
 800655c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006566:	2b00      	cmp	r3, #0
 8006568:	d028      	beq.n	80065bc <USB_HC_StartXfer+0x7c>
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	791b      	ldrb	r3, [r3, #4]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d124      	bne.n	80065bc <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8006572:	79fb      	ldrb	r3, [r7, #7]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d10b      	bne.n	8006590 <USB_HC_StartXfer+0x50>
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	795b      	ldrb	r3, [r3, #5]
 800657c:	2b01      	cmp	r3, #1
 800657e:	d107      	bne.n	8006590 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	785b      	ldrb	r3, [r3, #1]
 8006584:	4619      	mov	r1, r3
 8006586:	68f8      	ldr	r0, [r7, #12]
 8006588:	f000 fa30 	bl	80069ec <USB_DoPing>
      return HAL_OK;
 800658c:	2300      	movs	r3, #0
 800658e:	e114      	b.n	80067ba <USB_HC_StartXfer+0x27a>
    }
    else if (dma == 1U)
 8006590:	79fb      	ldrb	r3, [r7, #7]
 8006592:	2b01      	cmp	r3, #1
 8006594:	d112      	bne.n	80065bc <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	015a      	lsls	r2, r3, #5
 800659a:	6a3b      	ldr	r3, [r7, #32]
 800659c:	4413      	add	r3, r2
 800659e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065a2:	68db      	ldr	r3, [r3, #12]
 80065a4:	69fa      	ldr	r2, [r7, #28]
 80065a6:	0151      	lsls	r1, r2, #5
 80065a8:	6a3a      	ldr	r2, [r7, #32]
 80065aa:	440a      	add	r2, r1
 80065ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065b0:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80065b4:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	2200      	movs	r2, #0
 80065ba:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	691b      	ldr	r3, [r3, #16]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d018      	beq.n	80065f6 <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	691b      	ldr	r3, [r3, #16]
 80065c8:	68ba      	ldr	r2, [r7, #8]
 80065ca:	8912      	ldrh	r2, [r2, #8]
 80065cc:	4413      	add	r3, r2
 80065ce:	3b01      	subs	r3, #1
 80065d0:	68ba      	ldr	r2, [r7, #8]
 80065d2:	8912      	ldrh	r2, [r2, #8]
 80065d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80065d8:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80065da:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80065dc:	8b7b      	ldrh	r3, [r7, #26]
 80065de:	429a      	cmp	r2, r3
 80065e0:	d90b      	bls.n	80065fa <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 80065e2:	8b7b      	ldrh	r3, [r7, #26]
 80065e4:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 80065e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80065e8:	68ba      	ldr	r2, [r7, #8]
 80065ea:	8912      	ldrh	r2, [r2, #8]
 80065ec:	fb02 f203 	mul.w	r2, r2, r3
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	611a      	str	r2, [r3, #16]
 80065f4:	e001      	b.n	80065fa <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 80065f6:	2301      	movs	r3, #1
 80065f8:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	78db      	ldrb	r3, [r3, #3]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d006      	beq.n	8006610 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8006602:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006604:	68ba      	ldr	r2, [r7, #8]
 8006606:	8912      	ldrh	r2, [r2, #8]
 8006608:	fb02 f203 	mul.w	r2, r2, r3
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006618:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800661a:	04d9      	lsls	r1, r3, #19
 800661c:	4b69      	ldr	r3, [pc, #420]	; (80067c4 <USB_HC_StartXfer+0x284>)
 800661e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8006620:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	7a9b      	ldrb	r3, [r3, #10]
 8006626:	075b      	lsls	r3, r3, #29
 8006628:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800662c:	69f9      	ldr	r1, [r7, #28]
 800662e:	0148      	lsls	r0, r1, #5
 8006630:	6a39      	ldr	r1, [r7, #32]
 8006632:	4401      	add	r1, r0
 8006634:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006638:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800663a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800663c:	79fb      	ldrb	r3, [r7, #7]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d009      	beq.n	8006656 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	68d9      	ldr	r1, [r3, #12]
 8006646:	69fb      	ldr	r3, [r7, #28]
 8006648:	015a      	lsls	r2, r3, #5
 800664a:	6a3b      	ldr	r3, [r7, #32]
 800664c:	4413      	add	r3, r2
 800664e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006652:	460a      	mov	r2, r1
 8006654:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006656:	6a3b      	ldr	r3, [r7, #32]
 8006658:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	f003 0301 	and.w	r3, r3, #1
 8006662:	2b00      	cmp	r3, #0
 8006664:	bf0c      	ite	eq
 8006666:	2301      	moveq	r3, #1
 8006668:	2300      	movne	r3, #0
 800666a:	b2db      	uxtb	r3, r3
 800666c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800666e:	69fb      	ldr	r3, [r7, #28]
 8006670:	015a      	lsls	r2, r3, #5
 8006672:	6a3b      	ldr	r3, [r7, #32]
 8006674:	4413      	add	r3, r2
 8006676:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	69fa      	ldr	r2, [r7, #28]
 800667e:	0151      	lsls	r1, r2, #5
 8006680:	6a3a      	ldr	r2, [r7, #32]
 8006682:	440a      	add	r2, r1
 8006684:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006688:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800668c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800668e:	69fb      	ldr	r3, [r7, #28]
 8006690:	015a      	lsls	r2, r3, #5
 8006692:	6a3b      	ldr	r3, [r7, #32]
 8006694:	4413      	add	r3, r2
 8006696:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	7e7b      	ldrb	r3, [r7, #25]
 800669e:	075b      	lsls	r3, r3, #29
 80066a0:	69f9      	ldr	r1, [r7, #28]
 80066a2:	0148      	lsls	r0, r1, #5
 80066a4:	6a39      	ldr	r1, [r7, #32]
 80066a6:	4401      	add	r1, r0
 80066a8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80066ac:	4313      	orrs	r3, r2
 80066ae:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	015a      	lsls	r2, r3, #5
 80066b4:	6a3b      	ldr	r3, [r7, #32]
 80066b6:	4413      	add	r3, r2
 80066b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a42      	ldr	r2, [pc, #264]	; (80067c8 <USB_HC_StartXfer+0x288>)
 80066c0:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80066c2:	4b41      	ldr	r3, [pc, #260]	; (80067c8 <USB_HC_StartXfer+0x288>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80066ca:	4a3f      	ldr	r2, [pc, #252]	; (80067c8 <USB_HC_StartXfer+0x288>)
 80066cc:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	78db      	ldrb	r3, [r3, #3]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d006      	beq.n	80066e4 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80066d6:	4b3c      	ldr	r3, [pc, #240]	; (80067c8 <USB_HC_StartXfer+0x288>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066de:	4a3a      	ldr	r2, [pc, #232]	; (80067c8 <USB_HC_StartXfer+0x288>)
 80066e0:	6013      	str	r3, [r2, #0]
 80066e2:	e005      	b.n	80066f0 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80066e4:	4b38      	ldr	r3, [pc, #224]	; (80067c8 <USB_HC_StartXfer+0x288>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80066ec:	4a36      	ldr	r2, [pc, #216]	; (80067c8 <USB_HC_StartXfer+0x288>)
 80066ee:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80066f0:	4b35      	ldr	r3, [pc, #212]	; (80067c8 <USB_HC_StartXfer+0x288>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80066f8:	4a33      	ldr	r2, [pc, #204]	; (80067c8 <USB_HC_StartXfer+0x288>)
 80066fa:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	015a      	lsls	r2, r3, #5
 8006700:	6a3b      	ldr	r3, [r7, #32]
 8006702:	4413      	add	r3, r2
 8006704:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006708:	461a      	mov	r2, r3
 800670a:	4b2f      	ldr	r3, [pc, #188]	; (80067c8 <USB_HC_StartXfer+0x288>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006710:	79fb      	ldrb	r3, [r7, #7]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d001      	beq.n	800671a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8006716:	2300      	movs	r3, #0
 8006718:	e04f      	b.n	80067ba <USB_HC_StartXfer+0x27a>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	78db      	ldrb	r3, [r3, #3]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d14a      	bne.n	80067b8 <USB_HC_StartXfer+0x278>
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	691b      	ldr	r3, [r3, #16]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d046      	beq.n	80067b8 <USB_HC_StartXfer+0x278>
  {
    switch (hc->ep_type)
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	79db      	ldrb	r3, [r3, #7]
 800672e:	2b03      	cmp	r3, #3
 8006730:	d830      	bhi.n	8006794 <USB_HC_StartXfer+0x254>
 8006732:	a201      	add	r2, pc, #4	; (adr r2, 8006738 <USB_HC_StartXfer+0x1f8>)
 8006734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006738:	08006749 	.word	0x08006749
 800673c:	0800676d 	.word	0x0800676d
 8006740:	08006749 	.word	0x08006749
 8006744:	0800676d 	.word	0x0800676d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	691b      	ldr	r3, [r3, #16]
 800674c:	3303      	adds	r3, #3
 800674e:	089b      	lsrs	r3, r3, #2
 8006750:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006752:	8afa      	ldrh	r2, [r7, #22]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006758:	b29b      	uxth	r3, r3
 800675a:	429a      	cmp	r2, r3
 800675c:	d91c      	bls.n	8006798 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	699b      	ldr	r3, [r3, #24]
 8006762:	f043 0220 	orr.w	r2, r3, #32
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	619a      	str	r2, [r3, #24]
        }
        break;
 800676a:	e015      	b.n	8006798 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	691b      	ldr	r3, [r3, #16]
 8006770:	3303      	adds	r3, #3
 8006772:	089b      	lsrs	r3, r3, #2
 8006774:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006776:	8afa      	ldrh	r2, [r7, #22]
 8006778:	6a3b      	ldr	r3, [r7, #32]
 800677a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800677e:	691b      	ldr	r3, [r3, #16]
 8006780:	b29b      	uxth	r3, r3
 8006782:	429a      	cmp	r2, r3
 8006784:	d90a      	bls.n	800679c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	699b      	ldr	r3, [r3, #24]
 800678a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	619a      	str	r2, [r3, #24]
        }
        break;
 8006792:	e003      	b.n	800679c <USB_HC_StartXfer+0x25c>

      default:
        break;
 8006794:	bf00      	nop
 8006796:	e002      	b.n	800679e <USB_HC_StartXfer+0x25e>
        break;
 8006798:	bf00      	nop
 800679a:	e000      	b.n	800679e <USB_HC_StartXfer+0x25e>
        break;
 800679c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	68d9      	ldr	r1, [r3, #12]
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	785a      	ldrb	r2, [r3, #1]
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	691b      	ldr	r3, [r3, #16]
 80067aa:	b298      	uxth	r0, r3
 80067ac:	2300      	movs	r3, #0
 80067ae:	9300      	str	r3, [sp, #0]
 80067b0:	4603      	mov	r3, r0
 80067b2:	68f8      	ldr	r0, [r7, #12]
 80067b4:	f7ff fb84 	bl	8005ec0 <USB_WritePacket>
  }

  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3728      	adds	r7, #40	; 0x28
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	1ff80000 	.word	0x1ff80000
 80067c8:	200000b4 	.word	0x200000b4

080067cc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b085      	sub	sp, #20
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80067de:	695b      	ldr	r3, [r3, #20]
 80067e0:	b29b      	uxth	r3, r3
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3714      	adds	r7, #20
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr

080067ee <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80067ee:	b480      	push	{r7}
 80067f0:	b087      	sub	sp, #28
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]
 80067f6:	460b      	mov	r3, r1
 80067f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 80067fe:	78fb      	ldrb	r3, [r7, #3]
 8006800:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8006802:	2300      	movs	r3, #0
 8006804:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	015a      	lsls	r2, r3, #5
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	4413      	add	r3, r2
 800680e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	0c9b      	lsrs	r3, r3, #18
 8006816:	f003 0303 	and.w	r3, r3, #3
 800681a:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d002      	beq.n	8006828 <USB_HC_Halt+0x3a>
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	2b02      	cmp	r3, #2
 8006826:	d16c      	bne.n	8006902 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	015a      	lsls	r2, r3, #5
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	4413      	add	r3, r2
 8006830:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	68fa      	ldr	r2, [r7, #12]
 8006838:	0151      	lsls	r1, r2, #5
 800683a:	693a      	ldr	r2, [r7, #16]
 800683c:	440a      	add	r2, r1
 800683e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006842:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006846:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800684c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006850:	2b00      	cmp	r3, #0
 8006852:	d143      	bne.n	80068dc <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	015a      	lsls	r2, r3, #5
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	4413      	add	r3, r2
 800685c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	0151      	lsls	r1, r2, #5
 8006866:	693a      	ldr	r2, [r7, #16]
 8006868:	440a      	add	r2, r1
 800686a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800686e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006872:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	015a      	lsls	r2, r3, #5
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	4413      	add	r3, r2
 800687c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	68fa      	ldr	r2, [r7, #12]
 8006884:	0151      	lsls	r1, r2, #5
 8006886:	693a      	ldr	r2, [r7, #16]
 8006888:	440a      	add	r2, r1
 800688a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800688e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006892:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	015a      	lsls	r2, r3, #5
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	4413      	add	r3, r2
 800689c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	68fa      	ldr	r2, [r7, #12]
 80068a4:	0151      	lsls	r1, r2, #5
 80068a6:	693a      	ldr	r2, [r7, #16]
 80068a8:	440a      	add	r2, r1
 80068aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80068ae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80068b2:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	3301      	adds	r3, #1
 80068b8:	617b      	str	r3, [r7, #20]
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80068c0:	d81d      	bhi.n	80068fe <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	015a      	lsls	r2, r3, #5
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	4413      	add	r3, r2
 80068ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80068d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80068d8:	d0ec      	beq.n	80068b4 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80068da:	e080      	b.n	80069de <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	015a      	lsls	r2, r3, #5
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	4413      	add	r3, r2
 80068e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	68fa      	ldr	r2, [r7, #12]
 80068ec:	0151      	lsls	r1, r2, #5
 80068ee:	693a      	ldr	r2, [r7, #16]
 80068f0:	440a      	add	r2, r1
 80068f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80068f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80068fa:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80068fc:	e06f      	b.n	80069de <USB_HC_Halt+0x1f0>
          break;
 80068fe:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006900:	e06d      	b.n	80069de <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	015a      	lsls	r2, r3, #5
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	4413      	add	r3, r2
 800690a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	68fa      	ldr	r2, [r7, #12]
 8006912:	0151      	lsls	r1, r2, #5
 8006914:	693a      	ldr	r2, [r7, #16]
 8006916:	440a      	add	r2, r1
 8006918:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800691c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006920:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006928:	691b      	ldr	r3, [r3, #16]
 800692a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800692e:	2b00      	cmp	r3, #0
 8006930:	d143      	bne.n	80069ba <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	015a      	lsls	r2, r3, #5
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	4413      	add	r3, r2
 800693a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	68fa      	ldr	r2, [r7, #12]
 8006942:	0151      	lsls	r1, r2, #5
 8006944:	693a      	ldr	r2, [r7, #16]
 8006946:	440a      	add	r2, r1
 8006948:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800694c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006950:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	015a      	lsls	r2, r3, #5
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	4413      	add	r3, r2
 800695a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	68fa      	ldr	r2, [r7, #12]
 8006962:	0151      	lsls	r1, r2, #5
 8006964:	693a      	ldr	r2, [r7, #16]
 8006966:	440a      	add	r2, r1
 8006968:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800696c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006970:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	015a      	lsls	r2, r3, #5
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	4413      	add	r3, r2
 800697a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	68fa      	ldr	r2, [r7, #12]
 8006982:	0151      	lsls	r1, r2, #5
 8006984:	693a      	ldr	r2, [r7, #16]
 8006986:	440a      	add	r2, r1
 8006988:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800698c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006990:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	3301      	adds	r3, #1
 8006996:	617b      	str	r3, [r7, #20]
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800699e:	d81d      	bhi.n	80069dc <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	015a      	lsls	r2, r3, #5
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	4413      	add	r3, r2
 80069a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80069b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80069b6:	d0ec      	beq.n	8006992 <USB_HC_Halt+0x1a4>
 80069b8:	e011      	b.n	80069de <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	015a      	lsls	r2, r3, #5
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	4413      	add	r3, r2
 80069c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	68fa      	ldr	r2, [r7, #12]
 80069ca:	0151      	lsls	r1, r2, #5
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	440a      	add	r2, r1
 80069d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80069d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80069d8:	6013      	str	r3, [r2, #0]
 80069da:	e000      	b.n	80069de <USB_HC_Halt+0x1f0>
          break;
 80069dc:	bf00      	nop
    }
  }

  return HAL_OK;
 80069de:	2300      	movs	r3, #0
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	371c      	adds	r7, #28
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b087      	sub	sp, #28
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	460b      	mov	r3, r1
 80069f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80069fc:	78fb      	ldrb	r3, [r7, #3]
 80069fe:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006a00:	2301      	movs	r3, #1
 8006a02:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	04da      	lsls	r2, r3, #19
 8006a08:	4b15      	ldr	r3, [pc, #84]	; (8006a60 <USB_DoPing+0x74>)
 8006a0a:	4013      	ands	r3, r2
 8006a0c:	693a      	ldr	r2, [r7, #16]
 8006a0e:	0151      	lsls	r1, r2, #5
 8006a10:	697a      	ldr	r2, [r7, #20]
 8006a12:	440a      	add	r2, r1
 8006a14:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006a18:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006a1c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	015a      	lsls	r2, r3, #5
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	4413      	add	r3, r2
 8006a26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006a34:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006a3c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	015a      	lsls	r2, r3, #5
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	4413      	add	r3, r2
 8006a46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006a50:	2300      	movs	r3, #0
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	371c      	adds	r7, #28
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	1ff80000 	.word	0x1ff80000

08006a64 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b086      	sub	sp, #24
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8006a70:	2300      	movs	r3, #0
 8006a72:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f7ff f99f 	bl	8005db8 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8006a7a:	2110      	movs	r1, #16
 8006a7c:	6878      	ldr	r0, [r7, #4]
 8006a7e:	f7ff f9d7 	bl	8005e30 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f7ff f9fa 	bl	8005e7c <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006a88:	2300      	movs	r3, #0
 8006a8a:	613b      	str	r3, [r7, #16]
 8006a8c:	e01f      	b.n	8006ace <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	015a      	lsls	r2, r3, #5
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	4413      	add	r3, r2
 8006a96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006aa4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006aac:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006ab4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	015a      	lsls	r2, r3, #5
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	4413      	add	r3, r2
 8006abe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	3301      	adds	r3, #1
 8006acc:	613b      	str	r3, [r7, #16]
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	2b0f      	cmp	r3, #15
 8006ad2:	d9dc      	bls.n	8006a8e <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	613b      	str	r3, [r7, #16]
 8006ad8:	e034      	b.n	8006b44 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	015a      	lsls	r2, r3, #5
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	4413      	add	r3, r2
 8006ae2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006af0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006af8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006b00:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	015a      	lsls	r2, r3, #5
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	4413      	add	r3, r2
 8006b0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b0e:	461a      	mov	r2, r3
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	3301      	adds	r3, #1
 8006b18:	617b      	str	r3, [r7, #20]
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b20:	d80c      	bhi.n	8006b3c <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	015a      	lsls	r2, r3, #5
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	4413      	add	r3, r2
 8006b2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006b34:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006b38:	d0ec      	beq.n	8006b14 <USB_StopHost+0xb0>
 8006b3a:	e000      	b.n	8006b3e <USB_StopHost+0xda>
        break;
 8006b3c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	3301      	adds	r3, #1
 8006b42:	613b      	str	r3, [r7, #16]
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	2b0f      	cmp	r3, #15
 8006b48:	d9c7      	bls.n	8006ada <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006b50:	461a      	mov	r2, r3
 8006b52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006b56:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006b5e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f7ff f918 	bl	8005d96 <USB_EnableGlobalInt>

  return HAL_OK;
 8006b66:	2300      	movs	r3, #0
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3718      	adds	r7, #24
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006b70:	b590      	push	{r4, r7, lr}
 8006b72:	b089      	sub	sp, #36	; 0x24
 8006b74:	af04      	add	r7, sp, #16
 8006b76:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006b78:	2301      	movs	r3, #1
 8006b7a:	2202      	movs	r2, #2
 8006b7c:	2102      	movs	r1, #2
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 fc68 	bl	8007454 <USBH_FindInterface>
 8006b84:	4603      	mov	r3, r0
 8006b86:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006b88:	7bfb      	ldrb	r3, [r7, #15]
 8006b8a:	2bff      	cmp	r3, #255	; 0xff
 8006b8c:	d002      	beq.n	8006b94 <USBH_CDC_InterfaceInit+0x24>
 8006b8e:	7bfb      	ldrb	r3, [r7, #15]
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d901      	bls.n	8006b98 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006b94:	2302      	movs	r3, #2
 8006b96:	e13d      	b.n	8006e14 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006b98:	7bfb      	ldrb	r3, [r7, #15]
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f000 fc3d 	bl	800741c <USBH_SelectInterface>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006ba6:	7bbb      	ldrb	r3, [r7, #14]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d001      	beq.n	8006bb0 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006bac:	2302      	movs	r3, #2
 8006bae:	e131      	b.n	8006e14 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8006bb6:	2050      	movs	r0, #80	; 0x50
 8006bb8:	f002 fa04 	bl	8008fc4 <malloc>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006bc6:	69db      	ldr	r3, [r3, #28]
 8006bc8:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d101      	bne.n	8006bd4 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006bd0:	2302      	movs	r3, #2
 8006bd2:	e11f      	b.n	8006e14 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006bd4:	2250      	movs	r2, #80	; 0x50
 8006bd6:	2100      	movs	r1, #0
 8006bd8:	68b8      	ldr	r0, [r7, #8]
 8006bda:	f002 fa03 	bl	8008fe4 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8006bde:	7bfb      	ldrb	r3, [r7, #15]
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	211a      	movs	r1, #26
 8006be4:	fb01 f303 	mul.w	r3, r1, r3
 8006be8:	4413      	add	r3, r2
 8006bea:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006bee:	781b      	ldrb	r3, [r3, #0]
 8006bf0:	b25b      	sxtb	r3, r3
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	da15      	bge.n	8006c22 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006bf6:	7bfb      	ldrb	r3, [r7, #15]
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	211a      	movs	r1, #26
 8006bfc:	fb01 f303 	mul.w	r3, r1, r3
 8006c00:	4413      	add	r3, r2
 8006c02:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006c06:	781a      	ldrb	r2, [r3, #0]
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006c0c:	7bfb      	ldrb	r3, [r7, #15]
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	211a      	movs	r1, #26
 8006c12:	fb01 f303 	mul.w	r3, r1, r3
 8006c16:	4413      	add	r3, r2
 8006c18:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006c1c:	881a      	ldrh	r2, [r3, #0]
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	785b      	ldrb	r3, [r3, #1]
 8006c26:	4619      	mov	r1, r3
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f001 fe36 	bl	800889a <USBH_AllocPipe>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	461a      	mov	r2, r3
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	7819      	ldrb	r1, [r3, #0]
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	7858      	ldrb	r0, [r3, #1]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006c4a:	68ba      	ldr	r2, [r7, #8]
 8006c4c:	8952      	ldrh	r2, [r2, #10]
 8006c4e:	9202      	str	r2, [sp, #8]
 8006c50:	2203      	movs	r2, #3
 8006c52:	9201      	str	r2, [sp, #4]
 8006c54:	9300      	str	r3, [sp, #0]
 8006c56:	4623      	mov	r3, r4
 8006c58:	4602      	mov	r2, r0
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f001 fdee 	bl	800883c <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	781b      	ldrb	r3, [r3, #0]
 8006c64:	2200      	movs	r2, #0
 8006c66:	4619      	mov	r1, r3
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f002 f8fb 	bl	8008e64 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8006c6e:	2300      	movs	r3, #0
 8006c70:	2200      	movs	r2, #0
 8006c72:	210a      	movs	r1, #10
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f000 fbed 	bl	8007454 <USBH_FindInterface>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006c7e:	7bfb      	ldrb	r3, [r7, #15]
 8006c80:	2bff      	cmp	r3, #255	; 0xff
 8006c82:	d002      	beq.n	8006c8a <USBH_CDC_InterfaceInit+0x11a>
 8006c84:	7bfb      	ldrb	r3, [r7, #15]
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	d901      	bls.n	8006c8e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006c8a:	2302      	movs	r3, #2
 8006c8c:	e0c2      	b.n	8006e14 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8006c8e:	7bfb      	ldrb	r3, [r7, #15]
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	211a      	movs	r1, #26
 8006c94:	fb01 f303 	mul.w	r3, r1, r3
 8006c98:	4413      	add	r3, r2
 8006c9a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006c9e:	781b      	ldrb	r3, [r3, #0]
 8006ca0:	b25b      	sxtb	r3, r3
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	da16      	bge.n	8006cd4 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006ca6:	7bfb      	ldrb	r3, [r7, #15]
 8006ca8:	687a      	ldr	r2, [r7, #4]
 8006caa:	211a      	movs	r1, #26
 8006cac:	fb01 f303 	mul.w	r3, r1, r3
 8006cb0:	4413      	add	r3, r2
 8006cb2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006cb6:	781a      	ldrb	r2, [r3, #0]
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006cbc:	7bfb      	ldrb	r3, [r7, #15]
 8006cbe:	687a      	ldr	r2, [r7, #4]
 8006cc0:	211a      	movs	r1, #26
 8006cc2:	fb01 f303 	mul.w	r3, r1, r3
 8006cc6:	4413      	add	r3, r2
 8006cc8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006ccc:	881a      	ldrh	r2, [r3, #0]
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	835a      	strh	r2, [r3, #26]
 8006cd2:	e015      	b.n	8006d00 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006cd4:	7bfb      	ldrb	r3, [r7, #15]
 8006cd6:	687a      	ldr	r2, [r7, #4]
 8006cd8:	211a      	movs	r1, #26
 8006cda:	fb01 f303 	mul.w	r3, r1, r3
 8006cde:	4413      	add	r3, r2
 8006ce0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006ce4:	781a      	ldrb	r2, [r3, #0]
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006cea:	7bfb      	ldrb	r3, [r7, #15]
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	211a      	movs	r1, #26
 8006cf0:	fb01 f303 	mul.w	r3, r1, r3
 8006cf4:	4413      	add	r3, r2
 8006cf6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006cfa:	881a      	ldrh	r2, [r3, #0]
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8006d00:	7bfb      	ldrb	r3, [r7, #15]
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	211a      	movs	r1, #26
 8006d06:	fb01 f303 	mul.w	r3, r1, r3
 8006d0a:	4413      	add	r3, r2
 8006d0c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006d10:	781b      	ldrb	r3, [r3, #0]
 8006d12:	b25b      	sxtb	r3, r3
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	da16      	bge.n	8006d46 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006d18:	7bfb      	ldrb	r3, [r7, #15]
 8006d1a:	687a      	ldr	r2, [r7, #4]
 8006d1c:	211a      	movs	r1, #26
 8006d1e:	fb01 f303 	mul.w	r3, r1, r3
 8006d22:	4413      	add	r3, r2
 8006d24:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006d28:	781a      	ldrb	r2, [r3, #0]
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006d2e:	7bfb      	ldrb	r3, [r7, #15]
 8006d30:	687a      	ldr	r2, [r7, #4]
 8006d32:	211a      	movs	r1, #26
 8006d34:	fb01 f303 	mul.w	r3, r1, r3
 8006d38:	4413      	add	r3, r2
 8006d3a:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006d3e:	881a      	ldrh	r2, [r3, #0]
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	835a      	strh	r2, [r3, #26]
 8006d44:	e015      	b.n	8006d72 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006d46:	7bfb      	ldrb	r3, [r7, #15]
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	211a      	movs	r1, #26
 8006d4c:	fb01 f303 	mul.w	r3, r1, r3
 8006d50:	4413      	add	r3, r2
 8006d52:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006d56:	781a      	ldrb	r2, [r3, #0]
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006d5c:	7bfb      	ldrb	r3, [r7, #15]
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	211a      	movs	r1, #26
 8006d62:	fb01 f303 	mul.w	r3, r1, r3
 8006d66:	4413      	add	r3, r2
 8006d68:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006d6c:	881a      	ldrh	r2, [r3, #0]
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	7b9b      	ldrb	r3, [r3, #14]
 8006d76:	4619      	mov	r1, r3
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f001 fd8e 	bl	800889a <USBH_AllocPipe>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	461a      	mov	r2, r3
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	7bdb      	ldrb	r3, [r3, #15]
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f001 fd84 	bl	800889a <USBH_AllocPipe>
 8006d92:	4603      	mov	r3, r0
 8006d94:	461a      	mov	r2, r3
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	7b59      	ldrb	r1, [r3, #13]
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	7b98      	ldrb	r0, [r3, #14]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006dae:	68ba      	ldr	r2, [r7, #8]
 8006db0:	8b12      	ldrh	r2, [r2, #24]
 8006db2:	9202      	str	r2, [sp, #8]
 8006db4:	2202      	movs	r2, #2
 8006db6:	9201      	str	r2, [sp, #4]
 8006db8:	9300      	str	r3, [sp, #0]
 8006dba:	4623      	mov	r3, r4
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f001 fd3c 	bl	800883c <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	7b19      	ldrb	r1, [r3, #12]
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	7bd8      	ldrb	r0, [r3, #15]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006dd8:	68ba      	ldr	r2, [r7, #8]
 8006dda:	8b52      	ldrh	r2, [r2, #26]
 8006ddc:	9202      	str	r2, [sp, #8]
 8006dde:	2202      	movs	r2, #2
 8006de0:	9201      	str	r2, [sp, #4]
 8006de2:	9300      	str	r3, [sp, #0]
 8006de4:	4623      	mov	r3, r4
 8006de6:	4602      	mov	r2, r0
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f001 fd27 	bl	800883c <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	2200      	movs	r2, #0
 8006df2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	7b5b      	ldrb	r3, [r3, #13]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f002 f830 	bl	8008e64 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	7b1b      	ldrb	r3, [r3, #12]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	4619      	mov	r1, r3
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f002 f829 	bl	8008e64 <USBH_LL_SetToggle>

  return USBH_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3714      	adds	r7, #20
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd90      	pop	{r4, r7, pc}

08006e1c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e2a:	69db      	ldr	r3, [r3, #28]
 8006e2c:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	781b      	ldrb	r3, [r3, #0]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d00e      	beq.n	8006e54 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f001 fd1c 	bl	800887a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	4619      	mov	r1, r3
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f001 fd47 	bl	80088dc <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2200      	movs	r2, #0
 8006e52:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	7b1b      	ldrb	r3, [r3, #12]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d00e      	beq.n	8006e7a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	7b1b      	ldrb	r3, [r3, #12]
 8006e60:	4619      	mov	r1, r3
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f001 fd09 	bl	800887a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	7b1b      	ldrb	r3, [r3, #12]
 8006e6c:	4619      	mov	r1, r3
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f001 fd34 	bl	80088dc <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2200      	movs	r2, #0
 8006e78:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	7b5b      	ldrb	r3, [r3, #13]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00e      	beq.n	8006ea0 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	7b5b      	ldrb	r3, [r3, #13]
 8006e86:	4619      	mov	r1, r3
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f001 fcf6 	bl	800887a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	7b5b      	ldrb	r3, [r3, #13]
 8006e92:	4619      	mov	r1, r3
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f001 fd21 	bl	80088dc <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ea6:	69db      	ldr	r3, [r3, #28]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d00b      	beq.n	8006ec4 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006eb2:	69db      	ldr	r3, [r3, #28]
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f002 f88d 	bl	8008fd4 <free>
    phost->pActiveClass->pData = 0U;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006ec4:	2300      	movs	r3, #0
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3710      	adds	r7, #16
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}

08006ece <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006ece:	b580      	push	{r7, lr}
 8006ed0:	b084      	sub	sp, #16
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006edc:	69db      	ldr	r3, [r3, #28]
 8006ede:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	3340      	adds	r3, #64	; 0x40
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 f8b1 	bl	800704e <GetLineCoding>
 8006eec:	4603      	mov	r3, r0
 8006eee:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006ef0:	7afb      	ldrb	r3, [r7, #11]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d105      	bne.n	8006f02 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006efc:	2102      	movs	r1, #2
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006f02:	7afb      	ldrb	r3, [r7, #11]
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3710      	adds	r7, #16
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}

08006f0c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006f14:	2301      	movs	r3, #1
 8006f16:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006f18:	2300      	movs	r3, #0
 8006f1a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f22:	69db      	ldr	r3, [r3, #28]
 8006f24:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006f2c:	2b04      	cmp	r3, #4
 8006f2e:	d877      	bhi.n	8007020 <USBH_CDC_Process+0x114>
 8006f30:	a201      	add	r2, pc, #4	; (adr r2, 8006f38 <USBH_CDC_Process+0x2c>)
 8006f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f36:	bf00      	nop
 8006f38:	08006f4d 	.word	0x08006f4d
 8006f3c:	08006f53 	.word	0x08006f53
 8006f40:	08006f83 	.word	0x08006f83
 8006f44:	08006ff7 	.word	0x08006ff7
 8006f48:	08007005 	.word	0x08007005
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	73fb      	strb	r3, [r7, #15]
      break;
 8006f50:	e06d      	b.n	800702e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f56:	4619      	mov	r1, r3
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 f897 	bl	800708c <SetLineCoding>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006f62:	7bbb      	ldrb	r3, [r7, #14]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d104      	bne.n	8006f72 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	2202      	movs	r2, #2
 8006f6c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006f70:	e058      	b.n	8007024 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006f72:	7bbb      	ldrb	r3, [r7, #14]
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d055      	beq.n	8007024 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	2204      	movs	r2, #4
 8006f7c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006f80:	e050      	b.n	8007024 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	3340      	adds	r3, #64	; 0x40
 8006f86:	4619      	mov	r1, r3
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 f860 	bl	800704e <GetLineCoding>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006f92:	7bbb      	ldrb	r3, [r7, #14]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d126      	bne.n	8006fe6 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006faa:	791b      	ldrb	r3, [r3, #4]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d13b      	bne.n	8007028 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fba:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d133      	bne.n	8007028 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fca:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d12b      	bne.n	8007028 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fd8:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d124      	bne.n	8007028 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 f95a 	bl	8007298 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006fe4:	e020      	b.n	8007028 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006fe6:	7bbb      	ldrb	r3, [r7, #14]
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d01d      	beq.n	8007028 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	2204      	movs	r2, #4
 8006ff0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006ff4:	e018      	b.n	8007028 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 f867 	bl	80070ca <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f000 f8dc 	bl	80071ba <CDC_ProcessReception>
      break;
 8007002:	e014      	b.n	800702e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007004:	2100      	movs	r1, #0
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 ffe5 	bl	8007fd6 <USBH_ClrFeature>
 800700c:	4603      	mov	r3, r0
 800700e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007010:	7bbb      	ldrb	r3, [r7, #14]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d10a      	bne.n	800702c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	2200      	movs	r2, #0
 800701a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800701e:	e005      	b.n	800702c <USBH_CDC_Process+0x120>

    default:
      break;
 8007020:	bf00      	nop
 8007022:	e004      	b.n	800702e <USBH_CDC_Process+0x122>
      break;
 8007024:	bf00      	nop
 8007026:	e002      	b.n	800702e <USBH_CDC_Process+0x122>
      break;
 8007028:	bf00      	nop
 800702a:	e000      	b.n	800702e <USBH_CDC_Process+0x122>
      break;
 800702c:	bf00      	nop

  }

  return status;
 800702e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007030:	4618      	mov	r0, r3
 8007032:	3710      	adds	r7, #16
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	370c      	adds	r7, #12
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr

0800704e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800704e:	b580      	push	{r7, lr}
 8007050:	b082      	sub	sp, #8
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
 8007056:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	22a1      	movs	r2, #161	; 0xa1
 800705c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2221      	movs	r2, #33	; 0x21
 8007062:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2200      	movs	r2, #0
 800706e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2207      	movs	r2, #7
 8007074:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	2207      	movs	r2, #7
 800707a:	4619      	mov	r1, r3
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f001 f98a 	bl	8008396 <USBH_CtlReq>
 8007082:	4603      	mov	r3, r0
}
 8007084:	4618      	mov	r0, r3
 8007086:	3708      	adds	r7, #8
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b082      	sub	sp, #8
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
 8007094:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2221      	movs	r2, #33	; 0x21
 800709a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2220      	movs	r2, #32
 80070a0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2200      	movs	r2, #0
 80070a6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2200      	movs	r2, #0
 80070ac:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2207      	movs	r2, #7
 80070b2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	2207      	movs	r2, #7
 80070b8:	4619      	mov	r1, r3
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f001 f96b 	bl	8008396 <USBH_CtlReq>
 80070c0:	4603      	mov	r3, r0
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3708      	adds	r7, #8
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}

080070ca <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80070ca:	b580      	push	{r7, lr}
 80070cc:	b086      	sub	sp, #24
 80070ce:	af02      	add	r7, sp, #8
 80070d0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80070d8:	69db      	ldr	r3, [r3, #28]
 80070da:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80070dc:	2300      	movs	r3, #0
 80070de:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	d002      	beq.n	80070f0 <CDC_ProcessTransmission+0x26>
 80070ea:	2b02      	cmp	r3, #2
 80070ec:	d025      	beq.n	800713a <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 80070ee:	e060      	b.n	80071b2 <CDC_ProcessTransmission+0xe8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	8b12      	ldrh	r2, [r2, #24]
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d90c      	bls.n	8007116 <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	69d9      	ldr	r1, [r3, #28]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	8b1a      	ldrh	r2, [r3, #24]
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	7b58      	ldrb	r0, [r3, #13]
 8007108:	2301      	movs	r3, #1
 800710a:	9300      	str	r3, [sp, #0]
 800710c:	4603      	mov	r3, r0
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f001 fb51 	bl	80087b6 <USBH_BulkSendData>
 8007114:	e00c      	b.n	8007130 <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 800711e:	b29a      	uxth	r2, r3
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	7b58      	ldrb	r0, [r3, #13]
 8007124:	2301      	movs	r3, #1
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	4603      	mov	r3, r0
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f001 fb43 	bl	80087b6 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2202      	movs	r2, #2
 8007134:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8007138:	e03b      	b.n	80071b2 <CDC_ProcessTransmission+0xe8>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	7b5b      	ldrb	r3, [r3, #13]
 800713e:	4619      	mov	r1, r3
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f001 fe65 	bl	8008e10 <USBH_LL_GetURBState>
 8007146:	4603      	mov	r3, r0
 8007148:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800714a:	7afb      	ldrb	r3, [r7, #11]
 800714c:	2b01      	cmp	r3, #1
 800714e:	d128      	bne.n	80071a2 <CDC_ProcessTransmission+0xd8>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007154:	68fa      	ldr	r2, [r7, #12]
 8007156:	8b12      	ldrh	r2, [r2, #24]
 8007158:	4293      	cmp	r3, r2
 800715a:	d90e      	bls.n	800717a <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007160:	68fa      	ldr	r2, [r7, #12]
 8007162:	8b12      	ldrh	r2, [r2, #24]
 8007164:	1a9a      	subs	r2, r3, r2
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	69db      	ldr	r3, [r3, #28]
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	8b12      	ldrh	r2, [r2, #24]
 8007172:	441a      	add	r2, r3
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	61da      	str	r2, [r3, #28]
 8007178:	e002      	b.n	8007180 <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2200      	movs	r2, #0
 800717e:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007184:	2b00      	cmp	r3, #0
 8007186:	d004      	beq.n	8007192 <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8007190:	e00e      	b.n	80071b0 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2200      	movs	r2, #0
 8007196:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 f868 	bl	8007270 <USBH_CDC_TransmitCallback>
      break;
 80071a0:	e006      	b.n	80071b0 <CDC_ProcessTransmission+0xe6>
        if (URB_Status == USBH_URB_NOTREADY)
 80071a2:	7afb      	ldrb	r3, [r7, #11]
 80071a4:	2b02      	cmp	r3, #2
 80071a6:	d103      	bne.n	80071b0 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80071b0:	bf00      	nop
  }
}
 80071b2:	bf00      	nop
 80071b4:	3710      	adds	r7, #16
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}

080071ba <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80071ba:	b580      	push	{r7, lr}
 80071bc:	b086      	sub	sp, #24
 80071be:	af00      	add	r7, sp, #0
 80071c0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80071c8:	69db      	ldr	r3, [r3, #28]
 80071ca:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80071cc:	2300      	movs	r3, #0
 80071ce:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80071d6:	2b03      	cmp	r3, #3
 80071d8:	d002      	beq.n	80071e0 <CDC_ProcessReception+0x26>
 80071da:	2b04      	cmp	r3, #4
 80071dc:	d00e      	beq.n	80071fc <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80071de:	e043      	b.n	8007268 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	6a19      	ldr	r1, [r3, #32]
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	8b5a      	ldrh	r2, [r3, #26]
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	7b1b      	ldrb	r3, [r3, #12]
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f001 fb07 	bl	8008800 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	2204      	movs	r2, #4
 80071f6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80071fa:	e035      	b.n	8007268 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	7b1b      	ldrb	r3, [r3, #12]
 8007200:	4619      	mov	r1, r3
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f001 fe04 	bl	8008e10 <USBH_LL_GetURBState>
 8007208:	4603      	mov	r3, r0
 800720a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800720c:	7cfb      	ldrb	r3, [r7, #19]
 800720e:	2b01      	cmp	r3, #1
 8007210:	d129      	bne.n	8007266 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	7b1b      	ldrb	r3, [r3, #12]
 8007216:	4619      	mov	r1, r3
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f001 fd67 	bl	8008cec <USBH_LL_GetLastXferSize>
 800721e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007224:	68fa      	ldr	r2, [r7, #12]
 8007226:	429a      	cmp	r2, r3
 8007228:	d016      	beq.n	8007258 <CDC_ProcessReception+0x9e>
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	8b5b      	ldrh	r3, [r3, #26]
 800722e:	461a      	mov	r2, r3
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	4293      	cmp	r3, r2
 8007234:	d910      	bls.n	8007258 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	1ad2      	subs	r2, r2, r3
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	6a1a      	ldr	r2, [r3, #32]
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	441a      	add	r2, r3
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	2203      	movs	r2, #3
 8007252:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8007256:	e006      	b.n	8007266 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	2200      	movs	r2, #0
 800725c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 f80f 	bl	8007284 <USBH_CDC_ReceiveCallback>
      break;
 8007266:	bf00      	nop
  }
}
 8007268:	bf00      	nop
 800726a:	3718      	adds	r7, #24
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}

08007270 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007278:	bf00      	nop
 800727a:	370c      	adds	r7, #12
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800728c:	bf00      	nop
 800728e:	370c      	adds	r7, #12
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b084      	sub	sp, #16
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	60f8      	str	r0, [r7, #12]
 80072b4:	60b9      	str	r1, [r7, #8]
 80072b6:	4613      	mov	r3, r2
 80072b8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d101      	bne.n	80072c4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80072c0:	2302      	movs	r3, #2
 80072c2:	e029      	b.n	8007318 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	79fa      	ldrb	r2, [r7, #7]
 80072c8:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 80072dc:	68f8      	ldr	r0, [r7, #12]
 80072de:	f000 f81f 	bl	8007320 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2200      	movs	r2, #0
 80072e6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d003      	beq.n	8007310 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	68ba      	ldr	r2, [r7, #8]
 800730c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8007310:	68f8      	ldr	r0, [r7, #12]
 8007312:	f001 fc39 	bl	8008b88 <USBH_LL_Init>

  return USBH_OK;
 8007316:	2300      	movs	r3, #0
}
 8007318:	4618      	mov	r0, r3
 800731a:	3710      	adds	r7, #16
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}

08007320 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007320:	b480      	push	{r7}
 8007322:	b085      	sub	sp, #20
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007328:	2300      	movs	r3, #0
 800732a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800732c:	2300      	movs	r3, #0
 800732e:	60fb      	str	r3, [r7, #12]
 8007330:	e009      	b.n	8007346 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8007332:	687a      	ldr	r2, [r7, #4]
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	33e0      	adds	r3, #224	; 0xe0
 8007338:	009b      	lsls	r3, r3, #2
 800733a:	4413      	add	r3, r2
 800733c:	2200      	movs	r2, #0
 800733e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	3301      	adds	r3, #1
 8007344:	60fb      	str	r3, [r7, #12]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2b0e      	cmp	r3, #14
 800734a:	d9f2      	bls.n	8007332 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800734c:	2300      	movs	r3, #0
 800734e:	60fb      	str	r3, [r7, #12]
 8007350:	e009      	b.n	8007366 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8007352:	687a      	ldr	r2, [r7, #4]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	4413      	add	r3, r2
 8007358:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800735c:	2200      	movs	r2, #0
 800735e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	3301      	adds	r3, #1
 8007364:	60fb      	str	r3, [r7, #12]
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800736c:	d3f1      	bcc.n	8007352 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2200      	movs	r2, #0
 8007372:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2201      	movs	r2, #1
 800737e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2200      	movs	r2, #0
 8007384:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2240      	movs	r2, #64	; 0x40
 8007392:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2201      	movs	r2, #1
 80073a6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3714      	adds	r7, #20
 80073c0:	46bd      	mov	sp, r7
 80073c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c6:	4770      	bx	lr

080073c8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b085      	sub	sp, #20
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80073d2:	2300      	movs	r3, #0
 80073d4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d016      	beq.n	800740a <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d10e      	bne.n	8007404 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80073ec:	1c59      	adds	r1, r3, #1
 80073ee:	687a      	ldr	r2, [r7, #4]
 80073f0:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	33de      	adds	r3, #222	; 0xde
 80073f8:	6839      	ldr	r1, [r7, #0]
 80073fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80073fe:	2300      	movs	r3, #0
 8007400:	73fb      	strb	r3, [r7, #15]
 8007402:	e004      	b.n	800740e <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007404:	2302      	movs	r3, #2
 8007406:	73fb      	strb	r3, [r7, #15]
 8007408:	e001      	b.n	800740e <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800740a:	2302      	movs	r3, #2
 800740c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800740e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007410:	4618      	mov	r0, r3
 8007412:	3714      	adds	r7, #20
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800741c:	b480      	push	{r7}
 800741e:	b085      	sub	sp, #20
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	460b      	mov	r3, r1
 8007426:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007428:	2300      	movs	r3, #0
 800742a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8007432:	78fa      	ldrb	r2, [r7, #3]
 8007434:	429a      	cmp	r2, r3
 8007436:	d204      	bcs.n	8007442 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	78fa      	ldrb	r2, [r7, #3]
 800743c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8007440:	e001      	b.n	8007446 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007442:	2302      	movs	r3, #2
 8007444:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007446:	7bfb      	ldrb	r3, [r7, #15]
}
 8007448:	4618      	mov	r0, r3
 800744a:	3714      	adds	r7, #20
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007454:	b480      	push	{r7}
 8007456:	b087      	sub	sp, #28
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	4608      	mov	r0, r1
 800745e:	4611      	mov	r1, r2
 8007460:	461a      	mov	r2, r3
 8007462:	4603      	mov	r3, r0
 8007464:	70fb      	strb	r3, [r7, #3]
 8007466:	460b      	mov	r3, r1
 8007468:	70bb      	strb	r3, [r7, #2]
 800746a:	4613      	mov	r3, r2
 800746c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800746e:	2300      	movs	r3, #0
 8007470:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8007472:	2300      	movs	r3, #0
 8007474:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800747c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800747e:	e025      	b.n	80074cc <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007480:	7dfb      	ldrb	r3, [r7, #23]
 8007482:	221a      	movs	r2, #26
 8007484:	fb02 f303 	mul.w	r3, r2, r3
 8007488:	3308      	adds	r3, #8
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	4413      	add	r3, r2
 800748e:	3302      	adds	r3, #2
 8007490:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	795b      	ldrb	r3, [r3, #5]
 8007496:	78fa      	ldrb	r2, [r7, #3]
 8007498:	429a      	cmp	r2, r3
 800749a:	d002      	beq.n	80074a2 <USBH_FindInterface+0x4e>
 800749c:	78fb      	ldrb	r3, [r7, #3]
 800749e:	2bff      	cmp	r3, #255	; 0xff
 80074a0:	d111      	bne.n	80074c6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80074a6:	78ba      	ldrb	r2, [r7, #2]
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d002      	beq.n	80074b2 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80074ac:	78bb      	ldrb	r3, [r7, #2]
 80074ae:	2bff      	cmp	r3, #255	; 0xff
 80074b0:	d109      	bne.n	80074c6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80074b6:	787a      	ldrb	r2, [r7, #1]
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d002      	beq.n	80074c2 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80074bc:	787b      	ldrb	r3, [r7, #1]
 80074be:	2bff      	cmp	r3, #255	; 0xff
 80074c0:	d101      	bne.n	80074c6 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80074c2:	7dfb      	ldrb	r3, [r7, #23]
 80074c4:	e006      	b.n	80074d4 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80074c6:	7dfb      	ldrb	r3, [r7, #23]
 80074c8:	3301      	adds	r3, #1
 80074ca:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80074cc:	7dfb      	ldrb	r3, [r7, #23]
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d9d6      	bls.n	8007480 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80074d2:	23ff      	movs	r3, #255	; 0xff
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	371c      	adds	r7, #28
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b082      	sub	sp, #8
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f001 fb89 	bl	8008c00 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 80074ee:	2101      	movs	r1, #1
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f001 fca0 	bl	8008e36 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80074f6:	2300      	movs	r3, #0
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3708      	adds	r7, #8
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b088      	sub	sp, #32
 8007504:	af04      	add	r7, sp, #16
 8007506:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007508:	2302      	movs	r3, #2
 800750a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800750c:	2300      	movs	r3, #0
 800750e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8007516:	b2db      	uxtb	r3, r3
 8007518:	2b01      	cmp	r3, #1
 800751a:	d102      	bne.n	8007522 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2203      	movs	r2, #3
 8007520:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	b2db      	uxtb	r3, r3
 8007528:	2b0b      	cmp	r3, #11
 800752a:	f200 81b3 	bhi.w	8007894 <USBH_Process+0x394>
 800752e:	a201      	add	r2, pc, #4	; (adr r2, 8007534 <USBH_Process+0x34>)
 8007530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007534:	08007565 	.word	0x08007565
 8007538:	08007597 	.word	0x08007597
 800753c:	080075ff 	.word	0x080075ff
 8007540:	0800782f 	.word	0x0800782f
 8007544:	08007895 	.word	0x08007895
 8007548:	080076a3 	.word	0x080076a3
 800754c:	080077d5 	.word	0x080077d5
 8007550:	080076d9 	.word	0x080076d9
 8007554:	080076f9 	.word	0x080076f9
 8007558:	08007719 	.word	0x08007719
 800755c:	08007747 	.word	0x08007747
 8007560:	08007817 	.word	0x08007817
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800756a:	b2db      	uxtb	r3, r3
 800756c:	2b00      	cmp	r3, #0
 800756e:	f000 8193 	beq.w	8007898 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2201      	movs	r2, #1
 8007576:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007578:	20c8      	movs	r0, #200	; 0xc8
 800757a:	f001 fca6 	bl	8008eca <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f001 fb99 	bl	8008cb6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8007594:	e180      	b.n	8007898 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800759c:	2b01      	cmp	r3, #1
 800759e:	d107      	bne.n	80075b0 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2202      	movs	r2, #2
 80075ac:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80075ae:	e182      	b.n	80078b6 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80075b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80075ba:	d914      	bls.n	80075e6 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80075c2:	3301      	adds	r3, #1
 80075c4:	b2da      	uxtb	r2, r3
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80075d2:	2b03      	cmp	r3, #3
 80075d4:	d903      	bls.n	80075de <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	220d      	movs	r2, #13
 80075da:	701a      	strb	r2, [r3, #0]
      break;
 80075dc:	e16b      	b.n	80078b6 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	701a      	strb	r2, [r3, #0]
      break;
 80075e4:	e167      	b.n	80078b6 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80075ec:	f103 020a 	add.w	r2, r3, #10
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 80075f6:	200a      	movs	r0, #10
 80075f8:	f001 fc67 	bl	8008eca <USBH_Delay>
      break;
 80075fc:	e15b      	b.n	80078b6 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007604:	2b00      	cmp	r3, #0
 8007606:	d005      	beq.n	8007614 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800760e:	2104      	movs	r1, #4
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007614:	2064      	movs	r0, #100	; 0x64
 8007616:	f001 fc58 	bl	8008eca <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f001 fb26 	bl	8008c6c <USBH_LL_GetSpeed>
 8007620:	4603      	mov	r3, r0
 8007622:	461a      	mov	r2, r3
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2205      	movs	r2, #5
 800762e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007630:	2100      	movs	r1, #0
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f001 f931 	bl	800889a <USBH_AllocPipe>
 8007638:	4603      	mov	r3, r0
 800763a:	461a      	mov	r2, r3
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007640:	2180      	movs	r1, #128	; 0x80
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f001 f929 	bl	800889a <USBH_AllocPipe>
 8007648:	4603      	mov	r3, r0
 800764a:	461a      	mov	r2, r3
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	7919      	ldrb	r1, [r3, #4]
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007664:	b292      	uxth	r2, r2
 8007666:	9202      	str	r2, [sp, #8]
 8007668:	2200      	movs	r2, #0
 800766a:	9201      	str	r2, [sp, #4]
 800766c:	9300      	str	r3, [sp, #0]
 800766e:	4603      	mov	r3, r0
 8007670:	2280      	movs	r2, #128	; 0x80
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f001 f8e2 	bl	800883c <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	7959      	ldrb	r1, [r3, #5]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800768c:	b292      	uxth	r2, r2
 800768e:	9202      	str	r2, [sp, #8]
 8007690:	2200      	movs	r2, #0
 8007692:	9201      	str	r2, [sp, #4]
 8007694:	9300      	str	r3, [sp, #0]
 8007696:	4603      	mov	r3, r0
 8007698:	2200      	movs	r2, #0
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f001 f8ce 	bl	800883c <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80076a0:	e109      	b.n	80078b6 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f000 f90c 	bl	80078c0 <USBH_HandleEnum>
 80076a8:	4603      	mov	r3, r0
 80076aa:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80076ac:	7bbb      	ldrb	r3, [r7, #14]
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	f040 80f3 	bne.w	800789c <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	d103      	bne.n	80076d0 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2208      	movs	r2, #8
 80076cc:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80076ce:	e0e5      	b.n	800789c <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2207      	movs	r2, #7
 80076d4:	701a      	strb	r2, [r3, #0]
      break;
 80076d6:	e0e1      	b.n	800789c <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80076de:	2b00      	cmp	r3, #0
 80076e0:	f000 80de 	beq.w	80078a0 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80076ea:	2101      	movs	r1, #1
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2208      	movs	r2, #8
 80076f4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80076f6:	e0d3      	b.n	80078a0 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 80076fe:	b29b      	uxth	r3, r3
 8007700:	4619      	mov	r1, r3
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f000 fc20 	bl	8007f48 <USBH_SetCfg>
 8007708:	4603      	mov	r3, r0
 800770a:	2b00      	cmp	r3, #0
 800770c:	f040 80ca 	bne.w	80078a4 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2209      	movs	r2, #9
 8007714:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007716:	e0c5      	b.n	80078a4 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800771e:	f003 0320 	and.w	r3, r3, #32
 8007722:	2b00      	cmp	r3, #0
 8007724:	d00b      	beq.n	800773e <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8007726:	2101      	movs	r1, #1
 8007728:	6878      	ldr	r0, [r7, #4]
 800772a:	f000 fc30 	bl	8007f8e <USBH_SetFeature>
 800772e:	4603      	mov	r3, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	f040 80b9 	bne.w	80078a8 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	220a      	movs	r2, #10
 800773a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800773c:	e0b4      	b.n	80078a8 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	220a      	movs	r2, #10
 8007742:	701a      	strb	r2, [r3, #0]
      break;
 8007744:	e0b0      	b.n	80078a8 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800774c:	2b00      	cmp	r3, #0
 800774e:	f000 80ad 	beq.w	80078ac <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800775a:	2300      	movs	r3, #0
 800775c:	73fb      	strb	r3, [r7, #15]
 800775e:	e016      	b.n	800778e <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007760:	7bfa      	ldrb	r2, [r7, #15]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	32de      	adds	r2, #222	; 0xde
 8007766:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800776a:	791a      	ldrb	r2, [r3, #4]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8007772:	429a      	cmp	r2, r3
 8007774:	d108      	bne.n	8007788 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007776:	7bfa      	ldrb	r2, [r7, #15]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	32de      	adds	r2, #222	; 0xde
 800777c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8007786:	e005      	b.n	8007794 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007788:	7bfb      	ldrb	r3, [r7, #15]
 800778a:	3301      	adds	r3, #1
 800778c:	73fb      	strb	r3, [r7, #15]
 800778e:	7bfb      	ldrb	r3, [r7, #15]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d0e5      	beq.n	8007760 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800779a:	2b00      	cmp	r3, #0
 800779c:	d016      	beq.n	80077cc <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	4798      	blx	r3
 80077aa:	4603      	mov	r3, r0
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d109      	bne.n	80077c4 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2206      	movs	r2, #6
 80077b4:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80077bc:	2103      	movs	r1, #3
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80077c2:	e073      	b.n	80078ac <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	220d      	movs	r2, #13
 80077c8:	701a      	strb	r2, [r3, #0]
      break;
 80077ca:	e06f      	b.n	80078ac <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	220d      	movs	r2, #13
 80077d0:	701a      	strb	r2, [r3, #0]
      break;
 80077d2:	e06b      	b.n	80078ac <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d017      	beq.n	800780e <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	4798      	blx	r3
 80077ea:	4603      	mov	r3, r0
 80077ec:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80077ee:	7bbb      	ldrb	r3, [r7, #14]
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d103      	bne.n	80077fe <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	220b      	movs	r2, #11
 80077fa:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80077fc:	e058      	b.n	80078b0 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 80077fe:	7bbb      	ldrb	r3, [r7, #14]
 8007800:	b2db      	uxtb	r3, r3
 8007802:	2b02      	cmp	r3, #2
 8007804:	d154      	bne.n	80078b0 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	220d      	movs	r2, #13
 800780a:	701a      	strb	r2, [r3, #0]
      break;
 800780c:	e050      	b.n	80078b0 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	220d      	movs	r2, #13
 8007812:	701a      	strb	r2, [r3, #0]
      break;
 8007814:	e04c      	b.n	80078b0 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800781c:	2b00      	cmp	r3, #0
 800781e:	d049      	beq.n	80078b4 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007826:	695b      	ldr	r3, [r3, #20]
 8007828:	6878      	ldr	r0, [r7, #4]
 800782a:	4798      	blx	r3
      }
      break;
 800782c:	e042      	b.n	80078b4 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2200      	movs	r2, #0
 8007832:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f7ff fd72 	bl	8007320 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007842:	2b00      	cmp	r3, #0
 8007844:	d009      	beq.n	800785a <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800784c:	68db      	ldr	r3, [r3, #12]
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007860:	2b00      	cmp	r3, #0
 8007862:	d005      	beq.n	8007870 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800786a:	2105      	movs	r1, #5
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8007876:	b2db      	uxtb	r3, r3
 8007878:	2b01      	cmp	r3, #1
 800787a:	d107      	bne.n	800788c <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f7ff fe2b 	bl	80074e0 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800788a:	e014      	b.n	80078b6 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f001 f9b7 	bl	8008c00 <USBH_LL_Start>
      break;
 8007892:	e010      	b.n	80078b6 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8007894:	bf00      	nop
 8007896:	e00e      	b.n	80078b6 <USBH_Process+0x3b6>
      break;
 8007898:	bf00      	nop
 800789a:	e00c      	b.n	80078b6 <USBH_Process+0x3b6>
      break;
 800789c:	bf00      	nop
 800789e:	e00a      	b.n	80078b6 <USBH_Process+0x3b6>
    break;
 80078a0:	bf00      	nop
 80078a2:	e008      	b.n	80078b6 <USBH_Process+0x3b6>
      break;
 80078a4:	bf00      	nop
 80078a6:	e006      	b.n	80078b6 <USBH_Process+0x3b6>
      break;
 80078a8:	bf00      	nop
 80078aa:	e004      	b.n	80078b6 <USBH_Process+0x3b6>
      break;
 80078ac:	bf00      	nop
 80078ae:	e002      	b.n	80078b6 <USBH_Process+0x3b6>
      break;
 80078b0:	bf00      	nop
 80078b2:	e000      	b.n	80078b6 <USBH_Process+0x3b6>
      break;
 80078b4:	bf00      	nop
  }
  return USBH_OK;
 80078b6:	2300      	movs	r3, #0
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3710      	adds	r7, #16
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b088      	sub	sp, #32
 80078c4:	af04      	add	r7, sp, #16
 80078c6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80078c8:	2301      	movs	r3, #1
 80078ca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80078cc:	2301      	movs	r3, #1
 80078ce:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	785b      	ldrb	r3, [r3, #1]
 80078d4:	2b07      	cmp	r3, #7
 80078d6:	f200 81c1 	bhi.w	8007c5c <USBH_HandleEnum+0x39c>
 80078da:	a201      	add	r2, pc, #4	; (adr r2, 80078e0 <USBH_HandleEnum+0x20>)
 80078dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078e0:	08007901 	.word	0x08007901
 80078e4:	080079bf 	.word	0x080079bf
 80078e8:	08007a29 	.word	0x08007a29
 80078ec:	08007ab7 	.word	0x08007ab7
 80078f0:	08007b21 	.word	0x08007b21
 80078f4:	08007b91 	.word	0x08007b91
 80078f8:	08007bd7 	.word	0x08007bd7
 80078fc:	08007c1d 	.word	0x08007c1d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007900:	2108      	movs	r1, #8
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f000 fa50 	bl	8007da8 <USBH_Get_DevDesc>
 8007908:	4603      	mov	r3, r0
 800790a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800790c:	7bbb      	ldrb	r3, [r7, #14]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d130      	bne.n	8007974 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	7919      	ldrb	r1, [r3, #4]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007936:	b292      	uxth	r2, r2
 8007938:	9202      	str	r2, [sp, #8]
 800793a:	2200      	movs	r2, #0
 800793c:	9201      	str	r2, [sp, #4]
 800793e:	9300      	str	r3, [sp, #0]
 8007940:	4603      	mov	r3, r0
 8007942:	2280      	movs	r2, #128	; 0x80
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f000 ff79 	bl	800883c <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	7959      	ldrb	r1, [r3, #5]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800795a:	687a      	ldr	r2, [r7, #4]
 800795c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800795e:	b292      	uxth	r2, r2
 8007960:	9202      	str	r2, [sp, #8]
 8007962:	2200      	movs	r2, #0
 8007964:	9201      	str	r2, [sp, #4]
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	4603      	mov	r3, r0
 800796a:	2200      	movs	r2, #0
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f000 ff65 	bl	800883c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007972:	e175      	b.n	8007c60 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007974:	7bbb      	ldrb	r3, [r7, #14]
 8007976:	2b03      	cmp	r3, #3
 8007978:	f040 8172 	bne.w	8007c60 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007982:	3301      	adds	r3, #1
 8007984:	b2da      	uxtb	r2, r3
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007992:	2b03      	cmp	r3, #3
 8007994:	d903      	bls.n	800799e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	220d      	movs	r2, #13
 800799a:	701a      	strb	r2, [r3, #0]
      break;
 800799c:	e160      	b.n	8007c60 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	795b      	ldrb	r3, [r3, #5]
 80079a2:	4619      	mov	r1, r3
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f000 ff99 	bl	80088dc <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	791b      	ldrb	r3, [r3, #4]
 80079ae:	4619      	mov	r1, r3
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f000 ff93 	bl	80088dc <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	701a      	strb	r2, [r3, #0]
      break;
 80079bc:	e150      	b.n	8007c60 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80079be:	2112      	movs	r1, #18
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 f9f1 	bl	8007da8 <USBH_Get_DevDesc>
 80079c6:	4603      	mov	r3, r0
 80079c8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80079ca:	7bbb      	ldrb	r3, [r7, #14]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d103      	bne.n	80079d8 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2202      	movs	r2, #2
 80079d4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80079d6:	e145      	b.n	8007c64 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80079d8:	7bbb      	ldrb	r3, [r7, #14]
 80079da:	2b03      	cmp	r3, #3
 80079dc:	f040 8142 	bne.w	8007c64 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80079e6:	3301      	adds	r3, #1
 80079e8:	b2da      	uxtb	r2, r3
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80079f6:	2b03      	cmp	r3, #3
 80079f8:	d903      	bls.n	8007a02 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	220d      	movs	r2, #13
 80079fe:	701a      	strb	r2, [r3, #0]
      break;
 8007a00:	e130      	b.n	8007c64 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	795b      	ldrb	r3, [r3, #5]
 8007a06:	4619      	mov	r1, r3
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	f000 ff67 	bl	80088dc <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	791b      	ldrb	r3, [r3, #4]
 8007a12:	4619      	mov	r1, r3
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f000 ff61 	bl	80088dc <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2200      	movs	r2, #0
 8007a24:	701a      	strb	r2, [r3, #0]
      break;
 8007a26:	e11d      	b.n	8007c64 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8007a28:	2101      	movs	r1, #1
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 fa68 	bl	8007f00 <USBH_SetAddress>
 8007a30:	4603      	mov	r3, r0
 8007a32:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007a34:	7bbb      	ldrb	r3, [r7, #14]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d132      	bne.n	8007aa0 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8007a3a:	2002      	movs	r0, #2
 8007a3c:	f001 fa45 	bl	8008eca <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2201      	movs	r2, #1
 8007a44:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2203      	movs	r2, #3
 8007a4c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	7919      	ldrb	r1, [r3, #4]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007a5e:	687a      	ldr	r2, [r7, #4]
 8007a60:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007a62:	b292      	uxth	r2, r2
 8007a64:	9202      	str	r2, [sp, #8]
 8007a66:	2200      	movs	r2, #0
 8007a68:	9201      	str	r2, [sp, #4]
 8007a6a:	9300      	str	r3, [sp, #0]
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	2280      	movs	r2, #128	; 0x80
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 fee3 	bl	800883c <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	7959      	ldrb	r1, [r3, #5]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007a86:	687a      	ldr	r2, [r7, #4]
 8007a88:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007a8a:	b292      	uxth	r2, r2
 8007a8c:	9202      	str	r2, [sp, #8]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	9201      	str	r2, [sp, #4]
 8007a92:	9300      	str	r3, [sp, #0]
 8007a94:	4603      	mov	r3, r0
 8007a96:	2200      	movs	r2, #0
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f000 fecf 	bl	800883c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007a9e:	e0e3      	b.n	8007c68 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007aa0:	7bbb      	ldrb	r3, [r7, #14]
 8007aa2:	2b03      	cmp	r3, #3
 8007aa4:	f040 80e0 	bne.w	8007c68 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	220d      	movs	r2, #13
 8007aac:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	705a      	strb	r2, [r3, #1]
      break;
 8007ab4:	e0d8      	b.n	8007c68 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007ab6:	2109      	movs	r1, #9
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f000 f99d 	bl	8007df8 <USBH_Get_CfgDesc>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007ac2:	7bbb      	ldrb	r3, [r7, #14]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d103      	bne.n	8007ad0 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2204      	movs	r2, #4
 8007acc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007ace:	e0cd      	b.n	8007c6c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ad0:	7bbb      	ldrb	r3, [r7, #14]
 8007ad2:	2b03      	cmp	r3, #3
 8007ad4:	f040 80ca 	bne.w	8007c6c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007ade:	3301      	adds	r3, #1
 8007ae0:	b2da      	uxtb	r2, r3
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007aee:	2b03      	cmp	r3, #3
 8007af0:	d903      	bls.n	8007afa <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	220d      	movs	r2, #13
 8007af6:	701a      	strb	r2, [r3, #0]
      break;
 8007af8:	e0b8      	b.n	8007c6c <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	795b      	ldrb	r3, [r3, #5]
 8007afe:	4619      	mov	r1, r3
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f000 feeb 	bl	80088dc <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	791b      	ldrb	r3, [r3, #4]
 8007b0a:	4619      	mov	r1, r3
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f000 fee5 	bl	80088dc <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	701a      	strb	r2, [r3, #0]
      break;
 8007b1e:	e0a5      	b.n	8007c6c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8007b26:	4619      	mov	r1, r3
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f000 f965 	bl	8007df8 <USBH_Get_CfgDesc>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007b32:	7bbb      	ldrb	r3, [r7, #14]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d103      	bne.n	8007b40 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2205      	movs	r2, #5
 8007b3c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007b3e:	e097      	b.n	8007c70 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007b40:	7bbb      	ldrb	r3, [r7, #14]
 8007b42:	2b03      	cmp	r3, #3
 8007b44:	f040 8094 	bne.w	8007c70 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007b4e:	3301      	adds	r3, #1
 8007b50:	b2da      	uxtb	r2, r3
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007b5e:	2b03      	cmp	r3, #3
 8007b60:	d903      	bls.n	8007b6a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	220d      	movs	r2, #13
 8007b66:	701a      	strb	r2, [r3, #0]
      break;
 8007b68:	e082      	b.n	8007c70 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	795b      	ldrb	r3, [r3, #5]
 8007b6e:	4619      	mov	r1, r3
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f000 feb3 	bl	80088dc <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	791b      	ldrb	r3, [r3, #4]
 8007b7a:	4619      	mov	r1, r3
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f000 fead 	bl	80088dc <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2200      	movs	r2, #0
 8007b86:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	701a      	strb	r2, [r3, #0]
      break;
 8007b8e:	e06f      	b.n	8007c70 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d019      	beq.n	8007bce <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007ba6:	23ff      	movs	r3, #255	; 0xff
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 f949 	bl	8007e40 <USBH_Get_StringDesc>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007bb2:	7bbb      	ldrb	r3, [r7, #14]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d103      	bne.n	8007bc0 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2206      	movs	r2, #6
 8007bbc:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8007bbe:	e059      	b.n	8007c74 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007bc0:	7bbb      	ldrb	r3, [r7, #14]
 8007bc2:	2b03      	cmp	r3, #3
 8007bc4:	d156      	bne.n	8007c74 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2206      	movs	r2, #6
 8007bca:	705a      	strb	r2, [r3, #1]
      break;
 8007bcc:	e052      	b.n	8007c74 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2206      	movs	r2, #6
 8007bd2:	705a      	strb	r2, [r3, #1]
      break;
 8007bd4:	e04e      	b.n	8007c74 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d019      	beq.n	8007c14 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007bec:	23ff      	movs	r3, #255	; 0xff
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 f926 	bl	8007e40 <USBH_Get_StringDesc>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007bf8:	7bbb      	ldrb	r3, [r7, #14]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d103      	bne.n	8007c06 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2207      	movs	r2, #7
 8007c02:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8007c04:	e038      	b.n	8007c78 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007c06:	7bbb      	ldrb	r3, [r7, #14]
 8007c08:	2b03      	cmp	r3, #3
 8007c0a:	d135      	bne.n	8007c78 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2207      	movs	r2, #7
 8007c10:	705a      	strb	r2, [r3, #1]
      break;
 8007c12:	e031      	b.n	8007c78 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2207      	movs	r2, #7
 8007c18:	705a      	strb	r2, [r3, #1]
      break;
 8007c1a:	e02d      	b.n	8007c78 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d017      	beq.n	8007c56 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007c32:	23ff      	movs	r3, #255	; 0xff
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f000 f903 	bl	8007e40 <USBH_Get_StringDesc>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007c3e:	7bbb      	ldrb	r3, [r7, #14]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d102      	bne.n	8007c4a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007c44:	2300      	movs	r3, #0
 8007c46:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007c48:	e018      	b.n	8007c7c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007c4a:	7bbb      	ldrb	r3, [r7, #14]
 8007c4c:	2b03      	cmp	r3, #3
 8007c4e:	d115      	bne.n	8007c7c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8007c50:	2300      	movs	r3, #0
 8007c52:	73fb      	strb	r3, [r7, #15]
      break;
 8007c54:	e012      	b.n	8007c7c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8007c56:	2300      	movs	r3, #0
 8007c58:	73fb      	strb	r3, [r7, #15]
      break;
 8007c5a:	e00f      	b.n	8007c7c <USBH_HandleEnum+0x3bc>

    default:
      break;
 8007c5c:	bf00      	nop
 8007c5e:	e00e      	b.n	8007c7e <USBH_HandleEnum+0x3be>
      break;
 8007c60:	bf00      	nop
 8007c62:	e00c      	b.n	8007c7e <USBH_HandleEnum+0x3be>
      break;
 8007c64:	bf00      	nop
 8007c66:	e00a      	b.n	8007c7e <USBH_HandleEnum+0x3be>
      break;
 8007c68:	bf00      	nop
 8007c6a:	e008      	b.n	8007c7e <USBH_HandleEnum+0x3be>
      break;
 8007c6c:	bf00      	nop
 8007c6e:	e006      	b.n	8007c7e <USBH_HandleEnum+0x3be>
      break;
 8007c70:	bf00      	nop
 8007c72:	e004      	b.n	8007c7e <USBH_HandleEnum+0x3be>
      break;
 8007c74:	bf00      	nop
 8007c76:	e002      	b.n	8007c7e <USBH_HandleEnum+0x3be>
      break;
 8007c78:	bf00      	nop
 8007c7a:	e000      	b.n	8007c7e <USBH_HandleEnum+0x3be>
      break;
 8007c7c:	bf00      	nop
  }
  return Status;
 8007c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3710      	adds	r7, #16
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}

08007c88 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b083      	sub	sp, #12
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	683a      	ldr	r2, [r7, #0]
 8007c96:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8007c9a:	bf00      	nop
 8007c9c:	370c      	adds	r7, #12
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca4:	4770      	bx	lr

08007ca6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007ca6:	b580      	push	{r7, lr}
 8007ca8:	b082      	sub	sp, #8
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007cb4:	1c5a      	adds	r2, r3, #1
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 f804 	bl	8007cca <USBH_HandleSof>
}
 8007cc2:	bf00      	nop
 8007cc4:	3708      	adds	r7, #8
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}

08007cca <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007cca:	b580      	push	{r7, lr}
 8007ccc:	b082      	sub	sp, #8
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	2b0b      	cmp	r3, #11
 8007cda:	d10a      	bne.n	8007cf2 <USBH_HandleSof+0x28>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d005      	beq.n	8007cf2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007cec:	699b      	ldr	r3, [r3, #24]
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	4798      	blx	r3
  }
}
 8007cf2:	bf00      	nop
 8007cf4:	3708      	adds	r7, #8
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}

08007cfa <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007cfa:	b480      	push	{r7}
 8007cfc:	b083      	sub	sp, #12
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2201      	movs	r2, #1
 8007d06:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8007d0a:	bf00      	nop
}
 8007d0c:	370c      	adds	r7, #12
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr

08007d16 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007d16:	b480      	push	{r7}
 8007d18:	b083      	sub	sp, #12
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8007d26:	bf00      	nop
}
 8007d28:	370c      	adds	r7, #12
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr

08007d32 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007d32:	b480      	push	{r7}
 8007d34:	b083      	sub	sp, #12
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2201      	movs	r2, #1
 8007d3e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8007d52:	2300      	movs	r3, #0
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	370c      	adds	r7, #12
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr

08007d60 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b082      	sub	sp, #8
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f000 ff58 	bl	8008c36 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	791b      	ldrb	r3, [r3, #4]
 8007d8a:	4619      	mov	r1, r3
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f000 fda5 	bl	80088dc <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	795b      	ldrb	r3, [r3, #5]
 8007d96:	4619      	mov	r1, r3
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f000 fd9f 	bl	80088dc <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3708      	adds	r7, #8
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b086      	sub	sp, #24
 8007dac:	af02      	add	r7, sp, #8
 8007dae:	6078      	str	r0, [r7, #4]
 8007db0:	460b      	mov	r3, r1
 8007db2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007dba:	78fb      	ldrb	r3, [r7, #3]
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	9300      	str	r3, [sp, #0]
 8007dc0:	4613      	mov	r3, r2
 8007dc2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007dc6:	2100      	movs	r1, #0
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f000 f864 	bl	8007e96 <USBH_GetDescriptor>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	73fb      	strb	r3, [r7, #15]
 8007dd2:	7bfb      	ldrb	r3, [r7, #15]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d10a      	bne.n	8007dee <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f203 3026 	addw	r0, r3, #806	; 0x326
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007de4:	78fa      	ldrb	r2, [r7, #3]
 8007de6:	b292      	uxth	r2, r2
 8007de8:	4619      	mov	r1, r3
 8007dea:	f000 f918 	bl	800801e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8007dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3710      	adds	r7, #16
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}

08007df8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b086      	sub	sp, #24
 8007dfc:	af02      	add	r7, sp, #8
 8007dfe:	6078      	str	r0, [r7, #4]
 8007e00:	460b      	mov	r3, r1
 8007e02:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	331c      	adds	r3, #28
 8007e08:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007e0a:	887b      	ldrh	r3, [r7, #2]
 8007e0c:	9300      	str	r3, [sp, #0]
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e14:	2100      	movs	r1, #0
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f000 f83d 	bl	8007e96 <USBH_GetDescriptor>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	72fb      	strb	r3, [r7, #11]
 8007e20:	7afb      	ldrb	r3, [r7, #11]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d107      	bne.n	8007e36 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007e2c:	887a      	ldrh	r2, [r7, #2]
 8007e2e:	68f9      	ldr	r1, [r7, #12]
 8007e30:	4618      	mov	r0, r3
 8007e32:	f000 f964 	bl	80080fe <USBH_ParseCfgDesc>
  }

  return status;
 8007e36:	7afb      	ldrb	r3, [r7, #11]
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	3710      	adds	r7, #16
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}

08007e40 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b088      	sub	sp, #32
 8007e44:	af02      	add	r7, sp, #8
 8007e46:	60f8      	str	r0, [r7, #12]
 8007e48:	607a      	str	r2, [r7, #4]
 8007e4a:	461a      	mov	r2, r3
 8007e4c:	460b      	mov	r3, r1
 8007e4e:	72fb      	strb	r3, [r7, #11]
 8007e50:	4613      	mov	r3, r2
 8007e52:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8007e54:	7afb      	ldrb	r3, [r7, #11]
 8007e56:	b29b      	uxth	r3, r3
 8007e58:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007e5c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007e64:	893b      	ldrh	r3, [r7, #8]
 8007e66:	9300      	str	r3, [sp, #0]
 8007e68:	460b      	mov	r3, r1
 8007e6a:	2100      	movs	r1, #0
 8007e6c:	68f8      	ldr	r0, [r7, #12]
 8007e6e:	f000 f812 	bl	8007e96 <USBH_GetDescriptor>
 8007e72:	4603      	mov	r3, r0
 8007e74:	75fb      	strb	r3, [r7, #23]
 8007e76:	7dfb      	ldrb	r3, [r7, #23]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d107      	bne.n	8007e8c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007e82:	893a      	ldrh	r2, [r7, #8]
 8007e84:	6879      	ldr	r1, [r7, #4]
 8007e86:	4618      	mov	r0, r3
 8007e88:	f000 fa37 	bl	80082fa <USBH_ParseStringDesc>
  }

  return status;
 8007e8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3718      	adds	r7, #24
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}

08007e96 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8007e96:	b580      	push	{r7, lr}
 8007e98:	b084      	sub	sp, #16
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	60f8      	str	r0, [r7, #12]
 8007e9e:	607b      	str	r3, [r7, #4]
 8007ea0:	460b      	mov	r3, r1
 8007ea2:	72fb      	strb	r3, [r7, #11]
 8007ea4:	4613      	mov	r3, r2
 8007ea6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	789b      	ldrb	r3, [r3, #2]
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d11c      	bne.n	8007eea <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007eb0:	7afb      	ldrb	r3, [r7, #11]
 8007eb2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007eb6:	b2da      	uxtb	r2, r3
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2206      	movs	r2, #6
 8007ec0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	893a      	ldrh	r2, [r7, #8]
 8007ec6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007ec8:	893b      	ldrh	r3, [r7, #8]
 8007eca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007ece:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007ed2:	d104      	bne.n	8007ede <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f240 4209 	movw	r2, #1033	; 0x409
 8007eda:	829a      	strh	r2, [r3, #20]
 8007edc:	e002      	b.n	8007ee4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	8b3a      	ldrh	r2, [r7, #24]
 8007ee8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007eea:	8b3b      	ldrh	r3, [r7, #24]
 8007eec:	461a      	mov	r2, r3
 8007eee:	6879      	ldr	r1, [r7, #4]
 8007ef0:	68f8      	ldr	r0, [r7, #12]
 8007ef2:	f000 fa50 	bl	8008396 <USBH_CtlReq>
 8007ef6:	4603      	mov	r3, r0
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3710      	adds	r7, #16
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b082      	sub	sp, #8
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	460b      	mov	r3, r1
 8007f0a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	789b      	ldrb	r3, [r3, #2]
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d10f      	bne.n	8007f34 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2200      	movs	r2, #0
 8007f18:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2205      	movs	r2, #5
 8007f1e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007f20:	78fb      	ldrb	r3, [r7, #3]
 8007f22:	b29a      	uxth	r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007f34:	2200      	movs	r2, #0
 8007f36:	2100      	movs	r1, #0
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 fa2c 	bl	8008396 <USBH_CtlReq>
 8007f3e:	4603      	mov	r3, r0
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3708      	adds	r7, #8
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}

08007f48 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b082      	sub	sp, #8
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	460b      	mov	r3, r1
 8007f52:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	789b      	ldrb	r3, [r3, #2]
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d10e      	bne.n	8007f7a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2209      	movs	r2, #9
 8007f66:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	887a      	ldrh	r2, [r7, #2]
 8007f6c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2200      	movs	r2, #0
 8007f78:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	2100      	movs	r1, #0
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f000 fa09 	bl	8008396 <USBH_CtlReq>
 8007f84:	4603      	mov	r3, r0
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3708      	adds	r7, #8
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}

08007f8e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007f8e:	b580      	push	{r7, lr}
 8007f90:	b082      	sub	sp, #8
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	6078      	str	r0, [r7, #4]
 8007f96:	460b      	mov	r3, r1
 8007f98:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	789b      	ldrb	r3, [r3, #2]
 8007f9e:	2b01      	cmp	r3, #1
 8007fa0:	d10f      	bne.n	8007fc2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2203      	movs	r2, #3
 8007fac:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007fae:	78fb      	ldrb	r3, [r7, #3]
 8007fb0:	b29a      	uxth	r2, r3
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	2100      	movs	r1, #0
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f000 f9e5 	bl	8008396 <USBH_CtlReq>
 8007fcc:	4603      	mov	r3, r0
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3708      	adds	r7, #8
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}

08007fd6 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007fd6:	b580      	push	{r7, lr}
 8007fd8:	b082      	sub	sp, #8
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	6078      	str	r0, [r7, #4]
 8007fde:	460b      	mov	r3, r1
 8007fe0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	789b      	ldrb	r3, [r3, #2]
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d10f      	bne.n	800800a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2202      	movs	r2, #2
 8007fee:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007ffc:	78fb      	ldrb	r3, [r7, #3]
 8007ffe:	b29a      	uxth	r2, r3
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2200      	movs	r2, #0
 8008008:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800800a:	2200      	movs	r2, #0
 800800c:	2100      	movs	r1, #0
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f000 f9c1 	bl	8008396 <USBH_CtlReq>
 8008014:	4603      	mov	r3, r0
}
 8008016:	4618      	mov	r0, r3
 8008018:	3708      	adds	r7, #8
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800801e:	b480      	push	{r7}
 8008020:	b085      	sub	sp, #20
 8008022:	af00      	add	r7, sp, #0
 8008024:	60f8      	str	r0, [r7, #12]
 8008026:	60b9      	str	r1, [r7, #8]
 8008028:	4613      	mov	r3, r2
 800802a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	781a      	ldrb	r2, [r3, #0]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	785a      	ldrb	r2, [r3, #1]
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	3302      	adds	r3, #2
 8008040:	781b      	ldrb	r3, [r3, #0]
 8008042:	b29a      	uxth	r2, r3
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	3303      	adds	r3, #3
 8008048:	781b      	ldrb	r3, [r3, #0]
 800804a:	b29b      	uxth	r3, r3
 800804c:	021b      	lsls	r3, r3, #8
 800804e:	b29b      	uxth	r3, r3
 8008050:	4313      	orrs	r3, r2
 8008052:	b29a      	uxth	r2, r3
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	791a      	ldrb	r2, [r3, #4]
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	795a      	ldrb	r2, [r3, #5]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	799a      	ldrb	r2, [r3, #6]
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	79da      	ldrb	r2, [r3, #7]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8008078:	88fb      	ldrh	r3, [r7, #6]
 800807a:	2b08      	cmp	r3, #8
 800807c:	d939      	bls.n	80080f2 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	3308      	adds	r3, #8
 8008082:	781b      	ldrb	r3, [r3, #0]
 8008084:	b29a      	uxth	r2, r3
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	3309      	adds	r3, #9
 800808a:	781b      	ldrb	r3, [r3, #0]
 800808c:	b29b      	uxth	r3, r3
 800808e:	021b      	lsls	r3, r3, #8
 8008090:	b29b      	uxth	r3, r3
 8008092:	4313      	orrs	r3, r2
 8008094:	b29a      	uxth	r2, r3
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	330a      	adds	r3, #10
 800809e:	781b      	ldrb	r3, [r3, #0]
 80080a0:	b29a      	uxth	r2, r3
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	330b      	adds	r3, #11
 80080a6:	781b      	ldrb	r3, [r3, #0]
 80080a8:	b29b      	uxth	r3, r3
 80080aa:	021b      	lsls	r3, r3, #8
 80080ac:	b29b      	uxth	r3, r3
 80080ae:	4313      	orrs	r3, r2
 80080b0:	b29a      	uxth	r2, r3
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	330c      	adds	r3, #12
 80080ba:	781b      	ldrb	r3, [r3, #0]
 80080bc:	b29a      	uxth	r2, r3
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	330d      	adds	r3, #13
 80080c2:	781b      	ldrb	r3, [r3, #0]
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	021b      	lsls	r3, r3, #8
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	4313      	orrs	r3, r2
 80080cc:	b29a      	uxth	r2, r3
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	7b9a      	ldrb	r2, [r3, #14]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	7bda      	ldrb	r2, [r3, #15]
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	7c1a      	ldrb	r2, [r3, #16]
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	7c5a      	ldrb	r2, [r3, #17]
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	745a      	strb	r2, [r3, #17]
  }
}
 80080f2:	bf00      	nop
 80080f4:	3714      	adds	r7, #20
 80080f6:	46bd      	mov	sp, r7
 80080f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fc:	4770      	bx	lr

080080fe <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 80080fe:	b580      	push	{r7, lr}
 8008100:	b08a      	sub	sp, #40	; 0x28
 8008102:	af00      	add	r7, sp, #0
 8008104:	60f8      	str	r0, [r7, #12]
 8008106:	60b9      	str	r1, [r7, #8]
 8008108:	4613      	mov	r3, r2
 800810a:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008110:	2300      	movs	r3, #0
 8008112:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8008116:	2300      	movs	r3, #0
 8008118:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	781a      	ldrb	r2, [r3, #0]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	785a      	ldrb	r2, [r3, #1]
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	3302      	adds	r3, #2
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	b29a      	uxth	r2, r3
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	3303      	adds	r3, #3
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	b29b      	uxth	r3, r3
 8008140:	021b      	lsls	r3, r3, #8
 8008142:	b29b      	uxth	r3, r3
 8008144:	4313      	orrs	r3, r2
 8008146:	b29a      	uxth	r2, r3
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	791a      	ldrb	r2, [r3, #4]
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	795a      	ldrb	r2, [r3, #5]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	799a      	ldrb	r2, [r3, #6]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	79da      	ldrb	r2, [r3, #7]
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	7a1a      	ldrb	r2, [r3, #8]
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008174:	88fb      	ldrh	r3, [r7, #6]
 8008176:	2b09      	cmp	r3, #9
 8008178:	d95f      	bls.n	800823a <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800817a:	2309      	movs	r3, #9
 800817c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800817e:	2300      	movs	r3, #0
 8008180:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008182:	e051      	b.n	8008228 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008184:	f107 0316 	add.w	r3, r7, #22
 8008188:	4619      	mov	r1, r3
 800818a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800818c:	f000 f8e8 	bl	8008360 <USBH_GetNextDesc>
 8008190:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8008192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008194:	785b      	ldrb	r3, [r3, #1]
 8008196:	2b04      	cmp	r3, #4
 8008198:	d146      	bne.n	8008228 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800819a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800819e:	221a      	movs	r2, #26
 80081a0:	fb02 f303 	mul.w	r3, r2, r3
 80081a4:	3308      	adds	r3, #8
 80081a6:	68fa      	ldr	r2, [r7, #12]
 80081a8:	4413      	add	r3, r2
 80081aa:	3302      	adds	r3, #2
 80081ac:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80081ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80081b0:	69f8      	ldr	r0, [r7, #28]
 80081b2:	f000 f846 	bl	8008242 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80081b6:	2300      	movs	r3, #0
 80081b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 80081bc:	2300      	movs	r3, #0
 80081be:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80081c0:	e022      	b.n	8008208 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80081c2:	f107 0316 	add.w	r3, r7, #22
 80081c6:	4619      	mov	r1, r3
 80081c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80081ca:	f000 f8c9 	bl	8008360 <USBH_GetNextDesc>
 80081ce:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80081d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d2:	785b      	ldrb	r3, [r3, #1]
 80081d4:	2b05      	cmp	r3, #5
 80081d6:	d117      	bne.n	8008208 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80081d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80081dc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80081e0:	3201      	adds	r2, #1
 80081e2:	00d2      	lsls	r2, r2, #3
 80081e4:	211a      	movs	r1, #26
 80081e6:	fb01 f303 	mul.w	r3, r1, r3
 80081ea:	4413      	add	r3, r2
 80081ec:	3308      	adds	r3, #8
 80081ee:	68fa      	ldr	r2, [r7, #12]
 80081f0:	4413      	add	r3, r2
 80081f2:	3304      	adds	r3, #4
 80081f4:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 80081f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80081f8:	69b8      	ldr	r0, [r7, #24]
 80081fa:	f000 f851 	bl	80082a0 <USBH_ParseEPDesc>
            ep_ix++;
 80081fe:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8008202:	3301      	adds	r3, #1
 8008204:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008208:	69fb      	ldr	r3, [r7, #28]
 800820a:	791b      	ldrb	r3, [r3, #4]
 800820c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8008210:	429a      	cmp	r2, r3
 8008212:	d204      	bcs.n	800821e <USBH_ParseCfgDesc+0x120>
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	885a      	ldrh	r2, [r3, #2]
 8008218:	8afb      	ldrh	r3, [r7, #22]
 800821a:	429a      	cmp	r2, r3
 800821c:	d8d1      	bhi.n	80081c2 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800821e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008222:	3301      	adds	r3, #1
 8008224:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008228:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800822c:	2b01      	cmp	r3, #1
 800822e:	d804      	bhi.n	800823a <USBH_ParseCfgDesc+0x13c>
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	885a      	ldrh	r2, [r3, #2]
 8008234:	8afb      	ldrh	r3, [r7, #22]
 8008236:	429a      	cmp	r2, r3
 8008238:	d8a4      	bhi.n	8008184 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800823a:	bf00      	nop
 800823c:	3728      	adds	r7, #40	; 0x28
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}

08008242 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8008242:	b480      	push	{r7}
 8008244:	b083      	sub	sp, #12
 8008246:	af00      	add	r7, sp, #0
 8008248:	6078      	str	r0, [r7, #4]
 800824a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	781a      	ldrb	r2, [r3, #0]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	785a      	ldrb	r2, [r3, #1]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	789a      	ldrb	r2, [r3, #2]
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	78da      	ldrb	r2, [r3, #3]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	791a      	ldrb	r2, [r3, #4]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	795a      	ldrb	r2, [r3, #5]
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	799a      	ldrb	r2, [r3, #6]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	79da      	ldrb	r2, [r3, #7]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	7a1a      	ldrb	r2, [r3, #8]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	721a      	strb	r2, [r3, #8]
}
 8008294:	bf00      	nop
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	781a      	ldrb	r2, [r3, #0]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	785a      	ldrb	r2, [r3, #1]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	789a      	ldrb	r2, [r3, #2]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	78da      	ldrb	r2, [r3, #3]
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	3304      	adds	r3, #4
 80082ce:	781b      	ldrb	r3, [r3, #0]
 80082d0:	b29a      	uxth	r2, r3
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	3305      	adds	r3, #5
 80082d6:	781b      	ldrb	r3, [r3, #0]
 80082d8:	b29b      	uxth	r3, r3
 80082da:	021b      	lsls	r3, r3, #8
 80082dc:	b29b      	uxth	r3, r3
 80082de:	4313      	orrs	r3, r2
 80082e0:	b29a      	uxth	r2, r3
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	799a      	ldrb	r2, [r3, #6]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	719a      	strb	r2, [r3, #6]
}
 80082ee:	bf00      	nop
 80082f0:	370c      	adds	r7, #12
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr

080082fa <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80082fa:	b480      	push	{r7}
 80082fc:	b087      	sub	sp, #28
 80082fe:	af00      	add	r7, sp, #0
 8008300:	60f8      	str	r0, [r7, #12]
 8008302:	60b9      	str	r1, [r7, #8]
 8008304:	4613      	mov	r3, r2
 8008306:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	3301      	adds	r3, #1
 800830c:	781b      	ldrb	r3, [r3, #0]
 800830e:	2b03      	cmp	r3, #3
 8008310:	d120      	bne.n	8008354 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	781b      	ldrb	r3, [r3, #0]
 8008316:	1e9a      	subs	r2, r3, #2
 8008318:	88fb      	ldrh	r3, [r7, #6]
 800831a:	4293      	cmp	r3, r2
 800831c:	bf28      	it	cs
 800831e:	4613      	movcs	r3, r2
 8008320:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	3302      	adds	r3, #2
 8008326:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008328:	2300      	movs	r3, #0
 800832a:	82fb      	strh	r3, [r7, #22]
 800832c:	e00b      	b.n	8008346 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800832e:	8afb      	ldrh	r3, [r7, #22]
 8008330:	68fa      	ldr	r2, [r7, #12]
 8008332:	4413      	add	r3, r2
 8008334:	781a      	ldrb	r2, [r3, #0]
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	701a      	strb	r2, [r3, #0]
      pdest++;
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	3301      	adds	r3, #1
 800833e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008340:	8afb      	ldrh	r3, [r7, #22]
 8008342:	3302      	adds	r3, #2
 8008344:	82fb      	strh	r3, [r7, #22]
 8008346:	8afa      	ldrh	r2, [r7, #22]
 8008348:	8abb      	ldrh	r3, [r7, #20]
 800834a:	429a      	cmp	r2, r3
 800834c:	d3ef      	bcc.n	800832e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	2200      	movs	r2, #0
 8008352:	701a      	strb	r2, [r3, #0]
  }
}
 8008354:	bf00      	nop
 8008356:	371c      	adds	r7, #28
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8008360:	b480      	push	{r7}
 8008362:	b085      	sub	sp, #20
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	881a      	ldrh	r2, [r3, #0]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	781b      	ldrb	r3, [r3, #0]
 8008372:	b29b      	uxth	r3, r3
 8008374:	4413      	add	r3, r2
 8008376:	b29a      	uxth	r2, r3
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	781b      	ldrb	r3, [r3, #0]
 8008380:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	4413      	add	r3, r2
 8008386:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008388:	68fb      	ldr	r3, [r7, #12]
}
 800838a:	4618      	mov	r0, r3
 800838c:	3714      	adds	r7, #20
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr

08008396 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008396:	b580      	push	{r7, lr}
 8008398:	b086      	sub	sp, #24
 800839a:	af00      	add	r7, sp, #0
 800839c:	60f8      	str	r0, [r7, #12]
 800839e:	60b9      	str	r1, [r7, #8]
 80083a0:	4613      	mov	r3, r2
 80083a2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80083a4:	2301      	movs	r3, #1
 80083a6:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	789b      	ldrb	r3, [r3, #2]
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d002      	beq.n	80083b6 <USBH_CtlReq+0x20>
 80083b0:	2b02      	cmp	r3, #2
 80083b2:	d00f      	beq.n	80083d4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 80083b4:	e027      	b.n	8008406 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	68ba      	ldr	r2, [r7, #8]
 80083ba:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	88fa      	ldrh	r2, [r7, #6]
 80083c0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2201      	movs	r2, #1
 80083c6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	2202      	movs	r2, #2
 80083cc:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80083ce:	2301      	movs	r3, #1
 80083d0:	75fb      	strb	r3, [r7, #23]
      break;
 80083d2:	e018      	b.n	8008406 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	f000 f81b 	bl	8008410 <USBH_HandleControl>
 80083da:	4603      	mov	r3, r0
 80083dc:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80083de:	7dfb      	ldrb	r3, [r7, #23]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d002      	beq.n	80083ea <USBH_CtlReq+0x54>
 80083e4:	7dfb      	ldrb	r3, [r7, #23]
 80083e6:	2b03      	cmp	r3, #3
 80083e8:	d106      	bne.n	80083f8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2201      	movs	r2, #1
 80083ee:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	2200      	movs	r2, #0
 80083f4:	761a      	strb	r2, [r3, #24]
      break;
 80083f6:	e005      	b.n	8008404 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80083f8:	7dfb      	ldrb	r3, [r7, #23]
 80083fa:	2b02      	cmp	r3, #2
 80083fc:	d102      	bne.n	8008404 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2201      	movs	r2, #1
 8008402:	709a      	strb	r2, [r3, #2]
      break;
 8008404:	bf00      	nop
  }
  return status;
 8008406:	7dfb      	ldrb	r3, [r7, #23]
}
 8008408:	4618      	mov	r0, r3
 800840a:	3718      	adds	r7, #24
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b086      	sub	sp, #24
 8008414:	af02      	add	r7, sp, #8
 8008416:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008418:	2301      	movs	r3, #1
 800841a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800841c:	2300      	movs	r3, #0
 800841e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	7e1b      	ldrb	r3, [r3, #24]
 8008424:	3b01      	subs	r3, #1
 8008426:	2b0a      	cmp	r3, #10
 8008428:	f200 8158 	bhi.w	80086dc <USBH_HandleControl+0x2cc>
 800842c:	a201      	add	r2, pc, #4	; (adr r2, 8008434 <USBH_HandleControl+0x24>)
 800842e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008432:	bf00      	nop
 8008434:	08008461 	.word	0x08008461
 8008438:	0800847b 	.word	0x0800847b
 800843c:	080084e5 	.word	0x080084e5
 8008440:	0800850b 	.word	0x0800850b
 8008444:	08008543 	.word	0x08008543
 8008448:	0800856f 	.word	0x0800856f
 800844c:	080085c1 	.word	0x080085c1
 8008450:	080085e3 	.word	0x080085e3
 8008454:	0800861f 	.word	0x0800861f
 8008458:	08008647 	.word	0x08008647
 800845c:	08008685 	.word	0x08008685
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f103 0110 	add.w	r1, r3, #16
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	795b      	ldrb	r3, [r3, #5]
 800846a:	461a      	mov	r2, r3
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	f000 f945 	bl	80086fc <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2202      	movs	r2, #2
 8008476:	761a      	strb	r2, [r3, #24]
      break;
 8008478:	e13b      	b.n	80086f2 <USBH_HandleControl+0x2e2>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	795b      	ldrb	r3, [r3, #5]
 800847e:	4619      	mov	r1, r3
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f000 fcc5 	bl	8008e10 <USBH_LL_GetURBState>
 8008486:	4603      	mov	r3, r0
 8008488:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800848a:	7bbb      	ldrb	r3, [r7, #14]
 800848c:	2b01      	cmp	r3, #1
 800848e:	d11e      	bne.n	80084ce <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	7c1b      	ldrb	r3, [r3, #16]
 8008494:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008498:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	8adb      	ldrh	r3, [r3, #22]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d00a      	beq.n	80084b8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80084a2:	7b7b      	ldrb	r3, [r7, #13]
 80084a4:	2b80      	cmp	r3, #128	; 0x80
 80084a6:	d103      	bne.n	80084b0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2203      	movs	r2, #3
 80084ac:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80084ae:	e117      	b.n	80086e0 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_DATA_OUT;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2205      	movs	r2, #5
 80084b4:	761a      	strb	r2, [r3, #24]
      break;
 80084b6:	e113      	b.n	80086e0 <USBH_HandleControl+0x2d0>
          if (direction == USB_D2H)
 80084b8:	7b7b      	ldrb	r3, [r7, #13]
 80084ba:	2b80      	cmp	r3, #128	; 0x80
 80084bc:	d103      	bne.n	80084c6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2209      	movs	r2, #9
 80084c2:	761a      	strb	r2, [r3, #24]
      break;
 80084c4:	e10c      	b.n	80086e0 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_STATUS_IN;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2207      	movs	r2, #7
 80084ca:	761a      	strb	r2, [r3, #24]
      break;
 80084cc:	e108      	b.n	80086e0 <USBH_HandleControl+0x2d0>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80084ce:	7bbb      	ldrb	r3, [r7, #14]
 80084d0:	2b04      	cmp	r3, #4
 80084d2:	d003      	beq.n	80084dc <USBH_HandleControl+0xcc>
 80084d4:	7bbb      	ldrb	r3, [r7, #14]
 80084d6:	2b02      	cmp	r3, #2
 80084d8:	f040 8102 	bne.w	80086e0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	220b      	movs	r2, #11
 80084e0:	761a      	strb	r2, [r3, #24]
      break;
 80084e2:	e0fd      	b.n	80086e0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80084ea:	b29a      	uxth	r2, r3
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6899      	ldr	r1, [r3, #8]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	899a      	ldrh	r2, [r3, #12]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	791b      	ldrb	r3, [r3, #4]
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 f93c 	bl	800877a <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2204      	movs	r2, #4
 8008506:	761a      	strb	r2, [r3, #24]
      break;
 8008508:	e0f3      	b.n	80086f2 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	791b      	ldrb	r3, [r3, #4]
 800850e:	4619      	mov	r1, r3
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f000 fc7d 	bl	8008e10 <USBH_LL_GetURBState>
 8008516:	4603      	mov	r3, r0
 8008518:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800851a:	7bbb      	ldrb	r3, [r7, #14]
 800851c:	2b01      	cmp	r3, #1
 800851e:	d102      	bne.n	8008526 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2209      	movs	r2, #9
 8008524:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8008526:	7bbb      	ldrb	r3, [r7, #14]
 8008528:	2b05      	cmp	r3, #5
 800852a:	d102      	bne.n	8008532 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800852c:	2303      	movs	r3, #3
 800852e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008530:	e0d8      	b.n	80086e4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8008532:	7bbb      	ldrb	r3, [r7, #14]
 8008534:	2b04      	cmp	r3, #4
 8008536:	f040 80d5 	bne.w	80086e4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	220b      	movs	r2, #11
 800853e:	761a      	strb	r2, [r3, #24]
      break;
 8008540:	e0d0      	b.n	80086e4 <USBH_HandleControl+0x2d4>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6899      	ldr	r1, [r3, #8]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	899a      	ldrh	r2, [r3, #12]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	7958      	ldrb	r0, [r3, #5]
 800854e:	2301      	movs	r3, #1
 8008550:	9300      	str	r3, [sp, #0]
 8008552:	4603      	mov	r3, r0
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f000 f8eb 	bl	8008730 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008560:	b29a      	uxth	r2, r3
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2206      	movs	r2, #6
 800856a:	761a      	strb	r2, [r3, #24]
      break;
 800856c:	e0c1      	b.n	80086f2 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	795b      	ldrb	r3, [r3, #5]
 8008572:	4619      	mov	r1, r3
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f000 fc4b 	bl	8008e10 <USBH_LL_GetURBState>
 800857a:	4603      	mov	r3, r0
 800857c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800857e:	7bbb      	ldrb	r3, [r7, #14]
 8008580:	2b01      	cmp	r3, #1
 8008582:	d103      	bne.n	800858c <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2207      	movs	r2, #7
 8008588:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800858a:	e0ad      	b.n	80086e8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_STALL)
 800858c:	7bbb      	ldrb	r3, [r7, #14]
 800858e:	2b05      	cmp	r3, #5
 8008590:	d105      	bne.n	800859e <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	220c      	movs	r2, #12
 8008596:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008598:	2303      	movs	r3, #3
 800859a:	73fb      	strb	r3, [r7, #15]
      break;
 800859c:	e0a4      	b.n	80086e8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_NOTREADY)
 800859e:	7bbb      	ldrb	r3, [r7, #14]
 80085a0:	2b02      	cmp	r3, #2
 80085a2:	d103      	bne.n	80085ac <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2205      	movs	r2, #5
 80085a8:	761a      	strb	r2, [r3, #24]
      break;
 80085aa:	e09d      	b.n	80086e8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_ERROR)
 80085ac:	7bbb      	ldrb	r3, [r7, #14]
 80085ae:	2b04      	cmp	r3, #4
 80085b0:	f040 809a 	bne.w	80086e8 <USBH_HandleControl+0x2d8>
          phost->Control.state = CTRL_ERROR;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	220b      	movs	r2, #11
 80085b8:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80085ba:	2302      	movs	r3, #2
 80085bc:	73fb      	strb	r3, [r7, #15]
      break;
 80085be:	e093      	b.n	80086e8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	791b      	ldrb	r3, [r3, #4]
 80085c4:	2200      	movs	r2, #0
 80085c6:	2100      	movs	r1, #0
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f000 f8d6 	bl	800877a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80085d4:	b29a      	uxth	r2, r3
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2208      	movs	r2, #8
 80085de:	761a      	strb	r2, [r3, #24]

      break;
 80085e0:	e087      	b.n	80086f2 <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	791b      	ldrb	r3, [r3, #4]
 80085e6:	4619      	mov	r1, r3
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 fc11 	bl	8008e10 <USBH_LL_GetURBState>
 80085ee:	4603      	mov	r3, r0
 80085f0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80085f2:	7bbb      	ldrb	r3, [r7, #14]
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d105      	bne.n	8008604 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	220d      	movs	r2, #13
 80085fc:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80085fe:	2300      	movs	r3, #0
 8008600:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008602:	e073      	b.n	80086ec <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_ERROR)
 8008604:	7bbb      	ldrb	r3, [r7, #14]
 8008606:	2b04      	cmp	r3, #4
 8008608:	d103      	bne.n	8008612 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	220b      	movs	r2, #11
 800860e:	761a      	strb	r2, [r3, #24]
      break;
 8008610:	e06c      	b.n	80086ec <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_STALL)
 8008612:	7bbb      	ldrb	r3, [r7, #14]
 8008614:	2b05      	cmp	r3, #5
 8008616:	d169      	bne.n	80086ec <USBH_HandleControl+0x2dc>
          status = USBH_NOT_SUPPORTED;
 8008618:	2303      	movs	r3, #3
 800861a:	73fb      	strb	r3, [r7, #15]
      break;
 800861c:	e066      	b.n	80086ec <USBH_HandleControl+0x2dc>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	795a      	ldrb	r2, [r3, #5]
 8008622:	2301      	movs	r3, #1
 8008624:	9300      	str	r3, [sp, #0]
 8008626:	4613      	mov	r3, r2
 8008628:	2200      	movs	r2, #0
 800862a:	2100      	movs	r1, #0
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 f87f 	bl	8008730 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008638:	b29a      	uxth	r2, r3
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	220a      	movs	r2, #10
 8008642:	761a      	strb	r2, [r3, #24]
      break;
 8008644:	e055      	b.n	80086f2 <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	795b      	ldrb	r3, [r3, #5]
 800864a:	4619      	mov	r1, r3
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 fbdf 	bl	8008e10 <USBH_LL_GetURBState>
 8008652:	4603      	mov	r3, r0
 8008654:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008656:	7bbb      	ldrb	r3, [r7, #14]
 8008658:	2b01      	cmp	r3, #1
 800865a:	d105      	bne.n	8008668 <USBH_HandleControl+0x258>
      {
        status = USBH_OK;
 800865c:	2300      	movs	r3, #0
 800865e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	220d      	movs	r2, #13
 8008664:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008666:	e043      	b.n	80086f0 <USBH_HandleControl+0x2e0>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008668:	7bbb      	ldrb	r3, [r7, #14]
 800866a:	2b02      	cmp	r3, #2
 800866c:	d103      	bne.n	8008676 <USBH_HandleControl+0x266>
        phost->Control.state = CTRL_STATUS_OUT;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2209      	movs	r2, #9
 8008672:	761a      	strb	r2, [r3, #24]
      break;
 8008674:	e03c      	b.n	80086f0 <USBH_HandleControl+0x2e0>
        if (URB_Status == USBH_URB_ERROR)
 8008676:	7bbb      	ldrb	r3, [r7, #14]
 8008678:	2b04      	cmp	r3, #4
 800867a:	d139      	bne.n	80086f0 <USBH_HandleControl+0x2e0>
          phost->Control.state = CTRL_ERROR;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	220b      	movs	r2, #11
 8008680:	761a      	strb	r2, [r3, #24]
      break;
 8008682:	e035      	b.n	80086f0 <USBH_HandleControl+0x2e0>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	7e5b      	ldrb	r3, [r3, #25]
 8008688:	3301      	adds	r3, #1
 800868a:	b2da      	uxtb	r2, r3
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	765a      	strb	r2, [r3, #25]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	7e5b      	ldrb	r3, [r3, #25]
 8008694:	2b02      	cmp	r3, #2
 8008696:	d806      	bhi.n	80086a6 <USBH_HandleControl+0x296>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2201      	movs	r2, #1
 800869c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2201      	movs	r2, #1
 80086a2:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80086a4:	e025      	b.n	80086f2 <USBH_HandleControl+0x2e2>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80086ac:	2106      	movs	r1, #6
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2200      	movs	r2, #0
 80086b6:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	795b      	ldrb	r3, [r3, #5]
 80086bc:	4619      	mov	r1, r3
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 f90c 	bl	80088dc <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	791b      	ldrb	r3, [r3, #4]
 80086c8:	4619      	mov	r1, r3
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f000 f906 	bl	80088dc <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80086d6:	2302      	movs	r3, #2
 80086d8:	73fb      	strb	r3, [r7, #15]
      break;
 80086da:	e00a      	b.n	80086f2 <USBH_HandleControl+0x2e2>

    default:
      break;
 80086dc:	bf00      	nop
 80086de:	e008      	b.n	80086f2 <USBH_HandleControl+0x2e2>
      break;
 80086e0:	bf00      	nop
 80086e2:	e006      	b.n	80086f2 <USBH_HandleControl+0x2e2>
      break;
 80086e4:	bf00      	nop
 80086e6:	e004      	b.n	80086f2 <USBH_HandleControl+0x2e2>
      break;
 80086e8:	bf00      	nop
 80086ea:	e002      	b.n	80086f2 <USBH_HandleControl+0x2e2>
      break;
 80086ec:	bf00      	nop
 80086ee:	e000      	b.n	80086f2 <USBH_HandleControl+0x2e2>
      break;
 80086f0:	bf00      	nop
  }

  return status;
 80086f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3710      	adds	r7, #16
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}

080086fc <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b088      	sub	sp, #32
 8008700:	af04      	add	r7, sp, #16
 8008702:	60f8      	str	r0, [r7, #12]
 8008704:	60b9      	str	r1, [r7, #8]
 8008706:	4613      	mov	r3, r2
 8008708:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800870a:	79f9      	ldrb	r1, [r7, #7]
 800870c:	2300      	movs	r3, #0
 800870e:	9303      	str	r3, [sp, #12]
 8008710:	2308      	movs	r3, #8
 8008712:	9302      	str	r3, [sp, #8]
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	9301      	str	r3, [sp, #4]
 8008718:	2300      	movs	r3, #0
 800871a:	9300      	str	r3, [sp, #0]
 800871c:	2300      	movs	r3, #0
 800871e:	2200      	movs	r2, #0
 8008720:	68f8      	ldr	r0, [r7, #12]
 8008722:	f000 fb44 	bl	8008dae <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8008726:	2300      	movs	r3, #0
}
 8008728:	4618      	mov	r0, r3
 800872a:	3710      	adds	r7, #16
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}

08008730 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b088      	sub	sp, #32
 8008734:	af04      	add	r7, sp, #16
 8008736:	60f8      	str	r0, [r7, #12]
 8008738:	60b9      	str	r1, [r7, #8]
 800873a:	4611      	mov	r1, r2
 800873c:	461a      	mov	r2, r3
 800873e:	460b      	mov	r3, r1
 8008740:	80fb      	strh	r3, [r7, #6]
 8008742:	4613      	mov	r3, r2
 8008744:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800874c:	2b00      	cmp	r3, #0
 800874e:	d001      	beq.n	8008754 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008750:	2300      	movs	r3, #0
 8008752:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008754:	7979      	ldrb	r1, [r7, #5]
 8008756:	7e3b      	ldrb	r3, [r7, #24]
 8008758:	9303      	str	r3, [sp, #12]
 800875a:	88fb      	ldrh	r3, [r7, #6]
 800875c:	9302      	str	r3, [sp, #8]
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	9301      	str	r3, [sp, #4]
 8008762:	2301      	movs	r3, #1
 8008764:	9300      	str	r3, [sp, #0]
 8008766:	2300      	movs	r3, #0
 8008768:	2200      	movs	r2, #0
 800876a:	68f8      	ldr	r0, [r7, #12]
 800876c:	f000 fb1f 	bl	8008dae <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008770:	2300      	movs	r3, #0
}
 8008772:	4618      	mov	r0, r3
 8008774:	3710      	adds	r7, #16
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}

0800877a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800877a:	b580      	push	{r7, lr}
 800877c:	b088      	sub	sp, #32
 800877e:	af04      	add	r7, sp, #16
 8008780:	60f8      	str	r0, [r7, #12]
 8008782:	60b9      	str	r1, [r7, #8]
 8008784:	4611      	mov	r1, r2
 8008786:	461a      	mov	r2, r3
 8008788:	460b      	mov	r3, r1
 800878a:	80fb      	strh	r3, [r7, #6]
 800878c:	4613      	mov	r3, r2
 800878e:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008790:	7979      	ldrb	r1, [r7, #5]
 8008792:	2300      	movs	r3, #0
 8008794:	9303      	str	r3, [sp, #12]
 8008796:	88fb      	ldrh	r3, [r7, #6]
 8008798:	9302      	str	r3, [sp, #8]
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	9301      	str	r3, [sp, #4]
 800879e:	2301      	movs	r3, #1
 80087a0:	9300      	str	r3, [sp, #0]
 80087a2:	2300      	movs	r3, #0
 80087a4:	2201      	movs	r2, #1
 80087a6:	68f8      	ldr	r0, [r7, #12]
 80087a8:	f000 fb01 	bl	8008dae <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80087ac:	2300      	movs	r3, #0

}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3710      	adds	r7, #16
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}

080087b6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80087b6:	b580      	push	{r7, lr}
 80087b8:	b088      	sub	sp, #32
 80087ba:	af04      	add	r7, sp, #16
 80087bc:	60f8      	str	r0, [r7, #12]
 80087be:	60b9      	str	r1, [r7, #8]
 80087c0:	4611      	mov	r1, r2
 80087c2:	461a      	mov	r2, r3
 80087c4:	460b      	mov	r3, r1
 80087c6:	80fb      	strh	r3, [r7, #6]
 80087c8:	4613      	mov	r3, r2
 80087ca:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d001      	beq.n	80087da <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80087d6:	2300      	movs	r3, #0
 80087d8:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80087da:	7979      	ldrb	r1, [r7, #5]
 80087dc:	7e3b      	ldrb	r3, [r7, #24]
 80087de:	9303      	str	r3, [sp, #12]
 80087e0:	88fb      	ldrh	r3, [r7, #6]
 80087e2:	9302      	str	r3, [sp, #8]
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	9301      	str	r3, [sp, #4]
 80087e8:	2301      	movs	r3, #1
 80087ea:	9300      	str	r3, [sp, #0]
 80087ec:	2302      	movs	r3, #2
 80087ee:	2200      	movs	r2, #0
 80087f0:	68f8      	ldr	r0, [r7, #12]
 80087f2:	f000 fadc 	bl	8008dae <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80087f6:	2300      	movs	r3, #0
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3710      	adds	r7, #16
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b088      	sub	sp, #32
 8008804:	af04      	add	r7, sp, #16
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	4611      	mov	r1, r2
 800880c:	461a      	mov	r2, r3
 800880e:	460b      	mov	r3, r1
 8008810:	80fb      	strh	r3, [r7, #6]
 8008812:	4613      	mov	r3, r2
 8008814:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008816:	7979      	ldrb	r1, [r7, #5]
 8008818:	2300      	movs	r3, #0
 800881a:	9303      	str	r3, [sp, #12]
 800881c:	88fb      	ldrh	r3, [r7, #6]
 800881e:	9302      	str	r3, [sp, #8]
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	9301      	str	r3, [sp, #4]
 8008824:	2301      	movs	r3, #1
 8008826:	9300      	str	r3, [sp, #0]
 8008828:	2302      	movs	r3, #2
 800882a:	2201      	movs	r2, #1
 800882c:	68f8      	ldr	r0, [r7, #12]
 800882e:	f000 fabe 	bl	8008dae <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8008832:	2300      	movs	r3, #0
}
 8008834:	4618      	mov	r0, r3
 8008836:	3710      	adds	r7, #16
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b086      	sub	sp, #24
 8008840:	af04      	add	r7, sp, #16
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	4608      	mov	r0, r1
 8008846:	4611      	mov	r1, r2
 8008848:	461a      	mov	r2, r3
 800884a:	4603      	mov	r3, r0
 800884c:	70fb      	strb	r3, [r7, #3]
 800884e:	460b      	mov	r3, r1
 8008850:	70bb      	strb	r3, [r7, #2]
 8008852:	4613      	mov	r3, r2
 8008854:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8008856:	7878      	ldrb	r0, [r7, #1]
 8008858:	78ba      	ldrb	r2, [r7, #2]
 800885a:	78f9      	ldrb	r1, [r7, #3]
 800885c:	8b3b      	ldrh	r3, [r7, #24]
 800885e:	9302      	str	r3, [sp, #8]
 8008860:	7d3b      	ldrb	r3, [r7, #20]
 8008862:	9301      	str	r3, [sp, #4]
 8008864:	7c3b      	ldrb	r3, [r7, #16]
 8008866:	9300      	str	r3, [sp, #0]
 8008868:	4603      	mov	r3, r0
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f000 fa51 	bl	8008d12 <USBH_LL_OpenPipe>

  return USBH_OK;
 8008870:	2300      	movs	r3, #0
}
 8008872:	4618      	mov	r0, r3
 8008874:	3708      	adds	r7, #8
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}

0800887a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800887a:	b580      	push	{r7, lr}
 800887c:	b082      	sub	sp, #8
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
 8008882:	460b      	mov	r3, r1
 8008884:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8008886:	78fb      	ldrb	r3, [r7, #3]
 8008888:	4619      	mov	r1, r3
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 fa70 	bl	8008d70 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008890:	2300      	movs	r3, #0
}
 8008892:	4618      	mov	r0, r3
 8008894:	3708      	adds	r7, #8
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}

0800889a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800889a:	b580      	push	{r7, lr}
 800889c:	b084      	sub	sp, #16
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
 80088a2:	460b      	mov	r3, r1
 80088a4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f000 f836 	bl	8008918 <USBH_GetFreePipe>
 80088ac:	4603      	mov	r3, r0
 80088ae:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80088b0:	89fb      	ldrh	r3, [r7, #14]
 80088b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d00a      	beq.n	80088d0 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 80088ba:	78fa      	ldrb	r2, [r7, #3]
 80088bc:	89fb      	ldrh	r3, [r7, #14]
 80088be:	f003 030f 	and.w	r3, r3, #15
 80088c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80088c6:	6879      	ldr	r1, [r7, #4]
 80088c8:	33e0      	adds	r3, #224	; 0xe0
 80088ca:	009b      	lsls	r3, r3, #2
 80088cc:	440b      	add	r3, r1
 80088ce:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80088d0:	89fb      	ldrh	r3, [r7, #14]
 80088d2:	b2db      	uxtb	r3, r3
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3710      	adds	r7, #16
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}

080088dc <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80088dc:	b480      	push	{r7}
 80088de:	b083      	sub	sp, #12
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	460b      	mov	r3, r1
 80088e6:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 80088e8:	78fb      	ldrb	r3, [r7, #3]
 80088ea:	2b0a      	cmp	r3, #10
 80088ec:	d80d      	bhi.n	800890a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80088ee:	78fb      	ldrb	r3, [r7, #3]
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	33e0      	adds	r3, #224	; 0xe0
 80088f4:	009b      	lsls	r3, r3, #2
 80088f6:	4413      	add	r3, r2
 80088f8:	685a      	ldr	r2, [r3, #4]
 80088fa:	78fb      	ldrb	r3, [r7, #3]
 80088fc:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008900:	6879      	ldr	r1, [r7, #4]
 8008902:	33e0      	adds	r3, #224	; 0xe0
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	440b      	add	r3, r1
 8008908:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800890a:	2300      	movs	r3, #0
}
 800890c:	4618      	mov	r0, r3
 800890e:	370c      	adds	r7, #12
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr

08008918 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008918:	b480      	push	{r7}
 800891a:	b085      	sub	sp, #20
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008920:	2300      	movs	r3, #0
 8008922:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8008924:	2300      	movs	r3, #0
 8008926:	73fb      	strb	r3, [r7, #15]
 8008928:	e00f      	b.n	800894a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800892a:	7bfb      	ldrb	r3, [r7, #15]
 800892c:	687a      	ldr	r2, [r7, #4]
 800892e:	33e0      	adds	r3, #224	; 0xe0
 8008930:	009b      	lsls	r3, r3, #2
 8008932:	4413      	add	r3, r2
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800893a:	2b00      	cmp	r3, #0
 800893c:	d102      	bne.n	8008944 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800893e:	7bfb      	ldrb	r3, [r7, #15]
 8008940:	b29b      	uxth	r3, r3
 8008942:	e007      	b.n	8008954 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8008944:	7bfb      	ldrb	r3, [r7, #15]
 8008946:	3301      	adds	r3, #1
 8008948:	73fb      	strb	r3, [r7, #15]
 800894a:	7bfb      	ldrb	r3, [r7, #15]
 800894c:	2b0a      	cmp	r3, #10
 800894e:	d9ec      	bls.n	800892a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008950:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008954:	4618      	mov	r0, r3
 8008956:	3714      	adds	r7, #20
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr

08008960 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008964:	2201      	movs	r2, #1
 8008966:	490e      	ldr	r1, [pc, #56]	; (80089a0 <MX_USB_HOST_Init+0x40>)
 8008968:	480e      	ldr	r0, [pc, #56]	; (80089a4 <MX_USB_HOST_Init+0x44>)
 800896a:	f7fe fc9f 	bl	80072ac <USBH_Init>
 800896e:	4603      	mov	r3, r0
 8008970:	2b00      	cmp	r3, #0
 8008972:	d001      	beq.n	8008978 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8008974:	f7f8 fcb4 	bl	80012e0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8008978:	490b      	ldr	r1, [pc, #44]	; (80089a8 <MX_USB_HOST_Init+0x48>)
 800897a:	480a      	ldr	r0, [pc, #40]	; (80089a4 <MX_USB_HOST_Init+0x44>)
 800897c:	f7fe fd24 	bl	80073c8 <USBH_RegisterClass>
 8008980:	4603      	mov	r3, r0
 8008982:	2b00      	cmp	r3, #0
 8008984:	d001      	beq.n	800898a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8008986:	f7f8 fcab 	bl	80012e0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800898a:	4806      	ldr	r0, [pc, #24]	; (80089a4 <MX_USB_HOST_Init+0x44>)
 800898c:	f7fe fda8 	bl	80074e0 <USBH_Start>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d001      	beq.n	800899a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8008996:	f7f8 fca3 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800899a:	bf00      	nop
 800899c:	bd80      	pop	{r7, pc}
 800899e:	bf00      	nop
 80089a0:	080089c1 	.word	0x080089c1
 80089a4:	20000230 	.word	0x20000230
 80089a8:	20000010 	.word	0x20000010

080089ac <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80089b0:	4802      	ldr	r0, [pc, #8]	; (80089bc <MX_USB_HOST_Process+0x10>)
 80089b2:	f7fe fda5 	bl	8007500 <USBH_Process>
}
 80089b6:	bf00      	nop
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop
 80089bc:	20000230 	.word	0x20000230

080089c0 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b083      	sub	sp, #12
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	460b      	mov	r3, r1
 80089ca:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80089cc:	78fb      	ldrb	r3, [r7, #3]
 80089ce:	3b01      	subs	r3, #1
 80089d0:	2b04      	cmp	r3, #4
 80089d2:	d819      	bhi.n	8008a08 <USBH_UserProcess+0x48>
 80089d4:	a201      	add	r2, pc, #4	; (adr r2, 80089dc <USBH_UserProcess+0x1c>)
 80089d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089da:	bf00      	nop
 80089dc:	08008a09 	.word	0x08008a09
 80089e0:	080089f9 	.word	0x080089f9
 80089e4:	08008a09 	.word	0x08008a09
 80089e8:	08008a01 	.word	0x08008a01
 80089ec:	080089f1 	.word	0x080089f1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80089f0:	4b09      	ldr	r3, [pc, #36]	; (8008a18 <USBH_UserProcess+0x58>)
 80089f2:	2203      	movs	r2, #3
 80089f4:	701a      	strb	r2, [r3, #0]
  break;
 80089f6:	e008      	b.n	8008a0a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80089f8:	4b07      	ldr	r3, [pc, #28]	; (8008a18 <USBH_UserProcess+0x58>)
 80089fa:	2202      	movs	r2, #2
 80089fc:	701a      	strb	r2, [r3, #0]
  break;
 80089fe:	e004      	b.n	8008a0a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8008a00:	4b05      	ldr	r3, [pc, #20]	; (8008a18 <USBH_UserProcess+0x58>)
 8008a02:	2201      	movs	r2, #1
 8008a04:	701a      	strb	r2, [r3, #0]
  break;
 8008a06:	e000      	b.n	8008a0a <USBH_UserProcess+0x4a>

  default:
  break;
 8008a08:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8008a0a:	bf00      	nop
 8008a0c:	370c      	adds	r7, #12
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop
 8008a18:	200000b8 	.word	0x200000b8

08008a1c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b08a      	sub	sp, #40	; 0x28
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a24:	f107 0314 	add.w	r3, r7, #20
 8008a28:	2200      	movs	r2, #0
 8008a2a:	601a      	str	r2, [r3, #0]
 8008a2c:	605a      	str	r2, [r3, #4]
 8008a2e:	609a      	str	r2, [r3, #8]
 8008a30:	60da      	str	r2, [r3, #12]
 8008a32:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a3c:	d147      	bne.n	8008ace <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008a3e:	2300      	movs	r3, #0
 8008a40:	613b      	str	r3, [r7, #16]
 8008a42:	4b25      	ldr	r3, [pc, #148]	; (8008ad8 <HAL_HCD_MspInit+0xbc>)
 8008a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a46:	4a24      	ldr	r2, [pc, #144]	; (8008ad8 <HAL_HCD_MspInit+0xbc>)
 8008a48:	f043 0301 	orr.w	r3, r3, #1
 8008a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8008a4e:	4b22      	ldr	r3, [pc, #136]	; (8008ad8 <HAL_HCD_MspInit+0xbc>)
 8008a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a52:	f003 0301 	and.w	r3, r3, #1
 8008a56:	613b      	str	r3, [r7, #16]
 8008a58:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008a5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008a60:	2300      	movs	r3, #0
 8008a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a64:	2300      	movs	r3, #0
 8008a66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008a68:	f107 0314 	add.w	r3, r7, #20
 8008a6c:	4619      	mov	r1, r3
 8008a6e:	481b      	ldr	r0, [pc, #108]	; (8008adc <HAL_HCD_MspInit+0xc0>)
 8008a70:	f7f9 fd3c 	bl	80024ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008a74:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008a78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a7a:	2302      	movs	r3, #2
 8008a7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a82:	2300      	movs	r3, #0
 8008a84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008a86:	230a      	movs	r3, #10
 8008a88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a8a:	f107 0314 	add.w	r3, r7, #20
 8008a8e:	4619      	mov	r1, r3
 8008a90:	4812      	ldr	r0, [pc, #72]	; (8008adc <HAL_HCD_MspInit+0xc0>)
 8008a92:	f7f9 fd2b 	bl	80024ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008a96:	4b10      	ldr	r3, [pc, #64]	; (8008ad8 <HAL_HCD_MspInit+0xbc>)
 8008a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a9a:	4a0f      	ldr	r2, [pc, #60]	; (8008ad8 <HAL_HCD_MspInit+0xbc>)
 8008a9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008aa0:	6353      	str	r3, [r2, #52]	; 0x34
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	60fb      	str	r3, [r7, #12]
 8008aa6:	4b0c      	ldr	r3, [pc, #48]	; (8008ad8 <HAL_HCD_MspInit+0xbc>)
 8008aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008aaa:	4a0b      	ldr	r2, [pc, #44]	; (8008ad8 <HAL_HCD_MspInit+0xbc>)
 8008aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8008ab2:	4b09      	ldr	r3, [pc, #36]	; (8008ad8 <HAL_HCD_MspInit+0xbc>)
 8008ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008aba:	60fb      	str	r3, [r7, #12]
 8008abc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008abe:	2200      	movs	r2, #0
 8008ac0:	2100      	movs	r1, #0
 8008ac2:	2043      	movs	r0, #67	; 0x43
 8008ac4:	f7f9 f851 	bl	8001b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008ac8:	2043      	movs	r0, #67	; 0x43
 8008aca:	f7f9 f86a 	bl	8001ba2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008ace:	bf00      	nop
 8008ad0:	3728      	adds	r7, #40	; 0x28
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}
 8008ad6:	bf00      	nop
 8008ad8:	40023800 	.word	0x40023800
 8008adc:	40020000 	.word	0x40020000

08008ae0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b082      	sub	sp, #8
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008aee:	4618      	mov	r0, r3
 8008af0:	f7ff f8d9 	bl	8007ca6 <USBH_LL_IncTimer>
}
 8008af4:	bf00      	nop
 8008af6:	3708      	adds	r7, #8
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}

08008afc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b082      	sub	sp, #8
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f7ff f911 	bl	8007d32 <USBH_LL_Connect>
}
 8008b10:	bf00      	nop
 8008b12:	3708      	adds	r7, #8
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bd80      	pop	{r7, pc}

08008b18 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b082      	sub	sp, #8
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008b26:	4618      	mov	r0, r3
 8008b28:	f7ff f91a 	bl	8007d60 <USBH_LL_Disconnect>
}
 8008b2c:	bf00      	nop
 8008b2e:	3708      	adds	r7, #8
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	460b      	mov	r3, r1
 8008b3e:	70fb      	strb	r3, [r7, #3]
 8008b40:	4613      	mov	r3, r2
 8008b42:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008b44:	bf00      	nop
 8008b46:	370c      	adds	r7, #12
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4e:	4770      	bx	lr

08008b50 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b082      	sub	sp, #8
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f7ff f8cb 	bl	8007cfa <USBH_LL_PortEnabled>
}
 8008b64:	bf00      	nop
 8008b66:	3708      	adds	r7, #8
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}

08008b6c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b082      	sub	sp, #8
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f7ff f8cb 	bl	8007d16 <USBH_LL_PortDisabled>
}
 8008b80:	bf00      	nop
 8008b82:	3708      	adds	r7, #8
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b082      	sub	sp, #8
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008b96:	2b01      	cmp	r3, #1
 8008b98:	d12a      	bne.n	8008bf0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008b9a:	4a18      	ldr	r2, [pc, #96]	; (8008bfc <USBH_LL_Init+0x74>)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	4a15      	ldr	r2, [pc, #84]	; (8008bfc <USBH_LL_Init+0x74>)
 8008ba6:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008baa:	4b14      	ldr	r3, [pc, #80]	; (8008bfc <USBH_LL_Init+0x74>)
 8008bac:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008bb0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8008bb2:	4b12      	ldr	r3, [pc, #72]	; (8008bfc <USBH_LL_Init+0x74>)
 8008bb4:	2208      	movs	r2, #8
 8008bb6:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008bb8:	4b10      	ldr	r3, [pc, #64]	; (8008bfc <USBH_LL_Init+0x74>)
 8008bba:	2201      	movs	r2, #1
 8008bbc:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008bbe:	4b0f      	ldr	r3, [pc, #60]	; (8008bfc <USBH_LL_Init+0x74>)
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008bc4:	4b0d      	ldr	r3, [pc, #52]	; (8008bfc <USBH_LL_Init+0x74>)
 8008bc6:	2202      	movs	r2, #2
 8008bc8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008bca:	4b0c      	ldr	r3, [pc, #48]	; (8008bfc <USBH_LL_Init+0x74>)
 8008bcc:	2200      	movs	r2, #0
 8008bce:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008bd0:	480a      	ldr	r0, [pc, #40]	; (8008bfc <USBH_LL_Init+0x74>)
 8008bd2:	f7f9 fe59 	bl	8002888 <HAL_HCD_Init>
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d001      	beq.n	8008be0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008bdc:	f7f8 fb80 	bl	80012e0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008be0:	4806      	ldr	r0, [pc, #24]	; (8008bfc <USBH_LL_Init+0x74>)
 8008be2:	f7fa fa5d 	bl	80030a0 <HAL_HCD_GetCurrentFrame>
 8008be6:	4603      	mov	r3, r0
 8008be8:	4619      	mov	r1, r3
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f7ff f84c 	bl	8007c88 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008bf0:	2300      	movs	r3, #0
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	3708      	adds	r7, #8
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}
 8008bfa:	bf00      	nop
 8008bfc:	20000608 	.word	0x20000608

08008c00 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b084      	sub	sp, #16
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008c16:	4618      	mov	r0, r3
 8008c18:	f7fa f9ca 	bl	8002fb0 <HAL_HCD_Start>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008c20:	7bfb      	ldrb	r3, [r7, #15]
 8008c22:	4618      	mov	r0, r3
 8008c24:	f000 f95c 	bl	8008ee0 <USBH_Get_USB_Status>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	3710      	adds	r7, #16
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}

08008c36 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8008c36:	b580      	push	{r7, lr}
 8008c38:	b084      	sub	sp, #16
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008c42:	2300      	movs	r3, #0
 8008c44:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	f7fa f9d2 	bl	8002ff6 <HAL_HCD_Stop>
 8008c52:	4603      	mov	r3, r0
 8008c54:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008c56:	7bfb      	ldrb	r3, [r7, #15]
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f000 f941 	bl	8008ee0 <USBH_Get_USB_Status>
 8008c5e:	4603      	mov	r3, r0
 8008c60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c62:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3710      	adds	r7, #16
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}

08008c6c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008c74:	2301      	movs	r3, #1
 8008c76:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f7fa fa1c 	bl	80030bc <HAL_HCD_GetCurrentSpeed>
 8008c84:	4603      	mov	r3, r0
 8008c86:	2b01      	cmp	r3, #1
 8008c88:	d007      	beq.n	8008c9a <USBH_LL_GetSpeed+0x2e>
 8008c8a:	2b01      	cmp	r3, #1
 8008c8c:	d302      	bcc.n	8008c94 <USBH_LL_GetSpeed+0x28>
 8008c8e:	2b02      	cmp	r3, #2
 8008c90:	d006      	beq.n	8008ca0 <USBH_LL_GetSpeed+0x34>
 8008c92:	e008      	b.n	8008ca6 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008c94:	2300      	movs	r3, #0
 8008c96:	73fb      	strb	r3, [r7, #15]
    break;
 8008c98:	e008      	b.n	8008cac <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	73fb      	strb	r3, [r7, #15]
    break;
 8008c9e:	e005      	b.n	8008cac <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008ca0:	2302      	movs	r3, #2
 8008ca2:	73fb      	strb	r3, [r7, #15]
    break;
 8008ca4:	e002      	b.n	8008cac <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	73fb      	strb	r3, [r7, #15]
    break;
 8008caa:	bf00      	nop
  }
  return  speed;
 8008cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3710      	adds	r7, #16
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}

08008cb6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008cb6:	b580      	push	{r7, lr}
 8008cb8:	b084      	sub	sp, #16
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f7fa f9af 	bl	8003030 <HAL_HCD_ResetPort>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008cd6:	7bfb      	ldrb	r3, [r7, #15]
 8008cd8:	4618      	mov	r0, r3
 8008cda:	f000 f901 	bl	8008ee0 <USBH_Get_USB_Status>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ce2:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3710      	adds	r7, #16
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}

08008cec <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b082      	sub	sp, #8
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008cfe:	78fa      	ldrb	r2, [r7, #3]
 8008d00:	4611      	mov	r1, r2
 8008d02:	4618      	mov	r0, r3
 8008d04:	f7fa f9b7 	bl	8003076 <HAL_HCD_HC_GetXferCount>
 8008d08:	4603      	mov	r3, r0
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3708      	adds	r7, #8
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}

08008d12 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008d12:	b590      	push	{r4, r7, lr}
 8008d14:	b089      	sub	sp, #36	; 0x24
 8008d16:	af04      	add	r7, sp, #16
 8008d18:	6078      	str	r0, [r7, #4]
 8008d1a:	4608      	mov	r0, r1
 8008d1c:	4611      	mov	r1, r2
 8008d1e:	461a      	mov	r2, r3
 8008d20:	4603      	mov	r3, r0
 8008d22:	70fb      	strb	r3, [r7, #3]
 8008d24:	460b      	mov	r3, r1
 8008d26:	70bb      	strb	r3, [r7, #2]
 8008d28:	4613      	mov	r3, r2
 8008d2a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008d30:	2300      	movs	r3, #0
 8008d32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008d3a:	787c      	ldrb	r4, [r7, #1]
 8008d3c:	78ba      	ldrb	r2, [r7, #2]
 8008d3e:	78f9      	ldrb	r1, [r7, #3]
 8008d40:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008d42:	9302      	str	r3, [sp, #8]
 8008d44:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008d48:	9301      	str	r3, [sp, #4]
 8008d4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008d4e:	9300      	str	r3, [sp, #0]
 8008d50:	4623      	mov	r3, r4
 8008d52:	f7f9 fdfb 	bl	800294c <HAL_HCD_HC_Init>
 8008d56:	4603      	mov	r3, r0
 8008d58:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008d5a:	7bfb      	ldrb	r3, [r7, #15]
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f000 f8bf 	bl	8008ee0 <USBH_Get_USB_Status>
 8008d62:	4603      	mov	r3, r0
 8008d64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d66:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	3714      	adds	r7, #20
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd90      	pop	{r4, r7, pc}

08008d70 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b084      	sub	sp, #16
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
 8008d78:	460b      	mov	r3, r1
 8008d7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008d80:	2300      	movs	r3, #0
 8008d82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008d8a:	78fa      	ldrb	r2, [r7, #3]
 8008d8c:	4611      	mov	r1, r2
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f7f9 fe74 	bl	8002a7c <HAL_HCD_HC_Halt>
 8008d94:	4603      	mov	r3, r0
 8008d96:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008d98:	7bfb      	ldrb	r3, [r7, #15]
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f000 f8a0 	bl	8008ee0 <USBH_Get_USB_Status>
 8008da0:	4603      	mov	r3, r0
 8008da2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008da4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008da6:	4618      	mov	r0, r3
 8008da8:	3710      	adds	r7, #16
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}

08008dae <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8008dae:	b590      	push	{r4, r7, lr}
 8008db0:	b089      	sub	sp, #36	; 0x24
 8008db2:	af04      	add	r7, sp, #16
 8008db4:	6078      	str	r0, [r7, #4]
 8008db6:	4608      	mov	r0, r1
 8008db8:	4611      	mov	r1, r2
 8008dba:	461a      	mov	r2, r3
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	70fb      	strb	r3, [r7, #3]
 8008dc0:	460b      	mov	r3, r1
 8008dc2:	70bb      	strb	r3, [r7, #2]
 8008dc4:	4613      	mov	r3, r2
 8008dc6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008dd6:	787c      	ldrb	r4, [r7, #1]
 8008dd8:	78ba      	ldrb	r2, [r7, #2]
 8008dda:	78f9      	ldrb	r1, [r7, #3]
 8008ddc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008de0:	9303      	str	r3, [sp, #12]
 8008de2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008de4:	9302      	str	r3, [sp, #8]
 8008de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de8:	9301      	str	r3, [sp, #4]
 8008dea:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008dee:	9300      	str	r3, [sp, #0]
 8008df0:	4623      	mov	r3, r4
 8008df2:	f7f9 fe67 	bl	8002ac4 <HAL_HCD_HC_SubmitRequest>
 8008df6:	4603      	mov	r3, r0
 8008df8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8008dfa:	7bfb      	ldrb	r3, [r7, #15]
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f000 f86f 	bl	8008ee0 <USBH_Get_USB_Status>
 8008e02:	4603      	mov	r3, r0
 8008e04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e06:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3714      	adds	r7, #20
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd90      	pop	{r4, r7, pc}

08008e10 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b082      	sub	sp, #8
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	460b      	mov	r3, r1
 8008e1a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008e22:	78fa      	ldrb	r2, [r7, #3]
 8008e24:	4611      	mov	r1, r2
 8008e26:	4618      	mov	r0, r3
 8008e28:	f7fa f910 	bl	800304c <HAL_HCD_HC_GetURBState>
 8008e2c:	4603      	mov	r3, r0
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3708      	adds	r7, #8
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}

08008e36 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008e36:	b580      	push	{r7, lr}
 8008e38:	b082      	sub	sp, #8
 8008e3a:	af00      	add	r7, sp, #0
 8008e3c:	6078      	str	r0, [r7, #4]
 8008e3e:	460b      	mov	r3, r1
 8008e40:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d103      	bne.n	8008e54 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008e4c:	78fb      	ldrb	r3, [r7, #3]
 8008e4e:	4618      	mov	r0, r3
 8008e50:	f000 f872 	bl	8008f38 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008e54:	20c8      	movs	r0, #200	; 0xc8
 8008e56:	f7f8 fd8b 	bl	8001970 <HAL_Delay>
  return USBH_OK;
 8008e5a:	2300      	movs	r3, #0
}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	3708      	adds	r7, #8
 8008e60:	46bd      	mov	sp, r7
 8008e62:	bd80      	pop	{r7, pc}

08008e64 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b085      	sub	sp, #20
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	70fb      	strb	r3, [r7, #3]
 8008e70:	4613      	mov	r3, r2
 8008e72:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008e7a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008e7c:	78fa      	ldrb	r2, [r7, #3]
 8008e7e:	68f9      	ldr	r1, [r7, #12]
 8008e80:	4613      	mov	r3, r2
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	4413      	add	r3, r2
 8008e86:	00db      	lsls	r3, r3, #3
 8008e88:	440b      	add	r3, r1
 8008e8a:	333b      	adds	r3, #59	; 0x3b
 8008e8c:	781b      	ldrb	r3, [r3, #0]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d00a      	beq.n	8008ea8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008e92:	78fa      	ldrb	r2, [r7, #3]
 8008e94:	68f9      	ldr	r1, [r7, #12]
 8008e96:	4613      	mov	r3, r2
 8008e98:	009b      	lsls	r3, r3, #2
 8008e9a:	4413      	add	r3, r2
 8008e9c:	00db      	lsls	r3, r3, #3
 8008e9e:	440b      	add	r3, r1
 8008ea0:	3350      	adds	r3, #80	; 0x50
 8008ea2:	78ba      	ldrb	r2, [r7, #2]
 8008ea4:	701a      	strb	r2, [r3, #0]
 8008ea6:	e009      	b.n	8008ebc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008ea8:	78fa      	ldrb	r2, [r7, #3]
 8008eaa:	68f9      	ldr	r1, [r7, #12]
 8008eac:	4613      	mov	r3, r2
 8008eae:	009b      	lsls	r3, r3, #2
 8008eb0:	4413      	add	r3, r2
 8008eb2:	00db      	lsls	r3, r3, #3
 8008eb4:	440b      	add	r3, r1
 8008eb6:	3351      	adds	r3, #81	; 0x51
 8008eb8:	78ba      	ldrb	r2, [r7, #2]
 8008eba:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008ebc:	2300      	movs	r3, #0
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3714      	adds	r7, #20
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec8:	4770      	bx	lr

08008eca <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008eca:	b580      	push	{r7, lr}
 8008ecc:	b082      	sub	sp, #8
 8008ece:	af00      	add	r7, sp, #0
 8008ed0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f7f8 fd4c 	bl	8001970 <HAL_Delay>
}
 8008ed8:	bf00      	nop
 8008eda:	3708      	adds	r7, #8
 8008edc:	46bd      	mov	sp, r7
 8008ede:	bd80      	pop	{r7, pc}

08008ee0 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b085      	sub	sp, #20
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008eea:	2300      	movs	r3, #0
 8008eec:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008eee:	79fb      	ldrb	r3, [r7, #7]
 8008ef0:	2b03      	cmp	r3, #3
 8008ef2:	d817      	bhi.n	8008f24 <USBH_Get_USB_Status+0x44>
 8008ef4:	a201      	add	r2, pc, #4	; (adr r2, 8008efc <USBH_Get_USB_Status+0x1c>)
 8008ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008efa:	bf00      	nop
 8008efc:	08008f0d 	.word	0x08008f0d
 8008f00:	08008f13 	.word	0x08008f13
 8008f04:	08008f19 	.word	0x08008f19
 8008f08:	08008f1f 	.word	0x08008f1f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	73fb      	strb	r3, [r7, #15]
    break;
 8008f10:	e00b      	b.n	8008f2a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008f12:	2302      	movs	r3, #2
 8008f14:	73fb      	strb	r3, [r7, #15]
    break;
 8008f16:	e008      	b.n	8008f2a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	73fb      	strb	r3, [r7, #15]
    break;
 8008f1c:	e005      	b.n	8008f2a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008f1e:	2302      	movs	r3, #2
 8008f20:	73fb      	strb	r3, [r7, #15]
    break;
 8008f22:	e002      	b.n	8008f2a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008f24:	2302      	movs	r3, #2
 8008f26:	73fb      	strb	r3, [r7, #15]
    break;
 8008f28:	bf00      	nop
  }
  return usb_status;
 8008f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3714      	adds	r7, #20
 8008f30:	46bd      	mov	sp, r7
 8008f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f36:	4770      	bx	lr

08008f38 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b084      	sub	sp, #16
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	4603      	mov	r3, r0
 8008f40:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8008f42:	79fb      	ldrb	r3, [r7, #7]
 8008f44:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8008f46:	79fb      	ldrb	r3, [r7, #7]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d102      	bne.n	8008f52 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	73fb      	strb	r3, [r7, #15]
 8008f50:	e001      	b.n	8008f56 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8008f52:	2300      	movs	r3, #0
 8008f54:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8008f56:	7bfb      	ldrb	r3, [r7, #15]
 8008f58:	461a      	mov	r2, r3
 8008f5a:	2101      	movs	r1, #1
 8008f5c:	4803      	ldr	r0, [pc, #12]	; (8008f6c <MX_DriverVbusFS+0x34>)
 8008f5e:	f7f9 fc5f 	bl	8002820 <HAL_GPIO_WritePin>
}
 8008f62:	bf00      	nop
 8008f64:	3710      	adds	r7, #16
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bd80      	pop	{r7, pc}
 8008f6a:	bf00      	nop
 8008f6c:	40020800 	.word	0x40020800

08008f70 <__errno>:
 8008f70:	4b01      	ldr	r3, [pc, #4]	; (8008f78 <__errno+0x8>)
 8008f72:	6818      	ldr	r0, [r3, #0]
 8008f74:	4770      	bx	lr
 8008f76:	bf00      	nop
 8008f78:	20000030 	.word	0x20000030

08008f7c <__libc_init_array>:
 8008f7c:	b570      	push	{r4, r5, r6, lr}
 8008f7e:	4e0d      	ldr	r6, [pc, #52]	; (8008fb4 <__libc_init_array+0x38>)
 8008f80:	4c0d      	ldr	r4, [pc, #52]	; (8008fb8 <__libc_init_array+0x3c>)
 8008f82:	1ba4      	subs	r4, r4, r6
 8008f84:	10a4      	asrs	r4, r4, #2
 8008f86:	2500      	movs	r5, #0
 8008f88:	42a5      	cmp	r5, r4
 8008f8a:	d109      	bne.n	8008fa0 <__libc_init_array+0x24>
 8008f8c:	4e0b      	ldr	r6, [pc, #44]	; (8008fbc <__libc_init_array+0x40>)
 8008f8e:	4c0c      	ldr	r4, [pc, #48]	; (8008fc0 <__libc_init_array+0x44>)
 8008f90:	f000 ff5e 	bl	8009e50 <_init>
 8008f94:	1ba4      	subs	r4, r4, r6
 8008f96:	10a4      	asrs	r4, r4, #2
 8008f98:	2500      	movs	r5, #0
 8008f9a:	42a5      	cmp	r5, r4
 8008f9c:	d105      	bne.n	8008faa <__libc_init_array+0x2e>
 8008f9e:	bd70      	pop	{r4, r5, r6, pc}
 8008fa0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008fa4:	4798      	blx	r3
 8008fa6:	3501      	adds	r5, #1
 8008fa8:	e7ee      	b.n	8008f88 <__libc_init_array+0xc>
 8008faa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008fae:	4798      	blx	r3
 8008fb0:	3501      	adds	r5, #1
 8008fb2:	e7f2      	b.n	8008f9a <__libc_init_array+0x1e>
 8008fb4:	08009f60 	.word	0x08009f60
 8008fb8:	08009f60 	.word	0x08009f60
 8008fbc:	08009f60 	.word	0x08009f60
 8008fc0:	08009f64 	.word	0x08009f64

08008fc4 <malloc>:
 8008fc4:	4b02      	ldr	r3, [pc, #8]	; (8008fd0 <malloc+0xc>)
 8008fc6:	4601      	mov	r1, r0
 8008fc8:	6818      	ldr	r0, [r3, #0]
 8008fca:	f000 b861 	b.w	8009090 <_malloc_r>
 8008fce:	bf00      	nop
 8008fd0:	20000030 	.word	0x20000030

08008fd4 <free>:
 8008fd4:	4b02      	ldr	r3, [pc, #8]	; (8008fe0 <free+0xc>)
 8008fd6:	4601      	mov	r1, r0
 8008fd8:	6818      	ldr	r0, [r3, #0]
 8008fda:	f000 b80b 	b.w	8008ff4 <_free_r>
 8008fde:	bf00      	nop
 8008fe0:	20000030 	.word	0x20000030

08008fe4 <memset>:
 8008fe4:	4402      	add	r2, r0
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d100      	bne.n	8008fee <memset+0xa>
 8008fec:	4770      	bx	lr
 8008fee:	f803 1b01 	strb.w	r1, [r3], #1
 8008ff2:	e7f9      	b.n	8008fe8 <memset+0x4>

08008ff4 <_free_r>:
 8008ff4:	b538      	push	{r3, r4, r5, lr}
 8008ff6:	4605      	mov	r5, r0
 8008ff8:	2900      	cmp	r1, #0
 8008ffa:	d045      	beq.n	8009088 <_free_r+0x94>
 8008ffc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009000:	1f0c      	subs	r4, r1, #4
 8009002:	2b00      	cmp	r3, #0
 8009004:	bfb8      	it	lt
 8009006:	18e4      	addlt	r4, r4, r3
 8009008:	f000 f9a2 	bl	8009350 <__malloc_lock>
 800900c:	4a1f      	ldr	r2, [pc, #124]	; (800908c <_free_r+0x98>)
 800900e:	6813      	ldr	r3, [r2, #0]
 8009010:	4610      	mov	r0, r2
 8009012:	b933      	cbnz	r3, 8009022 <_free_r+0x2e>
 8009014:	6063      	str	r3, [r4, #4]
 8009016:	6014      	str	r4, [r2, #0]
 8009018:	4628      	mov	r0, r5
 800901a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800901e:	f000 b998 	b.w	8009352 <__malloc_unlock>
 8009022:	42a3      	cmp	r3, r4
 8009024:	d90c      	bls.n	8009040 <_free_r+0x4c>
 8009026:	6821      	ldr	r1, [r4, #0]
 8009028:	1862      	adds	r2, r4, r1
 800902a:	4293      	cmp	r3, r2
 800902c:	bf04      	itt	eq
 800902e:	681a      	ldreq	r2, [r3, #0]
 8009030:	685b      	ldreq	r3, [r3, #4]
 8009032:	6063      	str	r3, [r4, #4]
 8009034:	bf04      	itt	eq
 8009036:	1852      	addeq	r2, r2, r1
 8009038:	6022      	streq	r2, [r4, #0]
 800903a:	6004      	str	r4, [r0, #0]
 800903c:	e7ec      	b.n	8009018 <_free_r+0x24>
 800903e:	4613      	mov	r3, r2
 8009040:	685a      	ldr	r2, [r3, #4]
 8009042:	b10a      	cbz	r2, 8009048 <_free_r+0x54>
 8009044:	42a2      	cmp	r2, r4
 8009046:	d9fa      	bls.n	800903e <_free_r+0x4a>
 8009048:	6819      	ldr	r1, [r3, #0]
 800904a:	1858      	adds	r0, r3, r1
 800904c:	42a0      	cmp	r0, r4
 800904e:	d10b      	bne.n	8009068 <_free_r+0x74>
 8009050:	6820      	ldr	r0, [r4, #0]
 8009052:	4401      	add	r1, r0
 8009054:	1858      	adds	r0, r3, r1
 8009056:	4282      	cmp	r2, r0
 8009058:	6019      	str	r1, [r3, #0]
 800905a:	d1dd      	bne.n	8009018 <_free_r+0x24>
 800905c:	6810      	ldr	r0, [r2, #0]
 800905e:	6852      	ldr	r2, [r2, #4]
 8009060:	605a      	str	r2, [r3, #4]
 8009062:	4401      	add	r1, r0
 8009064:	6019      	str	r1, [r3, #0]
 8009066:	e7d7      	b.n	8009018 <_free_r+0x24>
 8009068:	d902      	bls.n	8009070 <_free_r+0x7c>
 800906a:	230c      	movs	r3, #12
 800906c:	602b      	str	r3, [r5, #0]
 800906e:	e7d3      	b.n	8009018 <_free_r+0x24>
 8009070:	6820      	ldr	r0, [r4, #0]
 8009072:	1821      	adds	r1, r4, r0
 8009074:	428a      	cmp	r2, r1
 8009076:	bf04      	itt	eq
 8009078:	6811      	ldreq	r1, [r2, #0]
 800907a:	6852      	ldreq	r2, [r2, #4]
 800907c:	6062      	str	r2, [r4, #4]
 800907e:	bf04      	itt	eq
 8009080:	1809      	addeq	r1, r1, r0
 8009082:	6021      	streq	r1, [r4, #0]
 8009084:	605c      	str	r4, [r3, #4]
 8009086:	e7c7      	b.n	8009018 <_free_r+0x24>
 8009088:	bd38      	pop	{r3, r4, r5, pc}
 800908a:	bf00      	nop
 800908c:	200000bc 	.word	0x200000bc

08009090 <_malloc_r>:
 8009090:	b570      	push	{r4, r5, r6, lr}
 8009092:	1ccd      	adds	r5, r1, #3
 8009094:	f025 0503 	bic.w	r5, r5, #3
 8009098:	3508      	adds	r5, #8
 800909a:	2d0c      	cmp	r5, #12
 800909c:	bf38      	it	cc
 800909e:	250c      	movcc	r5, #12
 80090a0:	2d00      	cmp	r5, #0
 80090a2:	4606      	mov	r6, r0
 80090a4:	db01      	blt.n	80090aa <_malloc_r+0x1a>
 80090a6:	42a9      	cmp	r1, r5
 80090a8:	d903      	bls.n	80090b2 <_malloc_r+0x22>
 80090aa:	230c      	movs	r3, #12
 80090ac:	6033      	str	r3, [r6, #0]
 80090ae:	2000      	movs	r0, #0
 80090b0:	bd70      	pop	{r4, r5, r6, pc}
 80090b2:	f000 f94d 	bl	8009350 <__malloc_lock>
 80090b6:	4a21      	ldr	r2, [pc, #132]	; (800913c <_malloc_r+0xac>)
 80090b8:	6814      	ldr	r4, [r2, #0]
 80090ba:	4621      	mov	r1, r4
 80090bc:	b991      	cbnz	r1, 80090e4 <_malloc_r+0x54>
 80090be:	4c20      	ldr	r4, [pc, #128]	; (8009140 <_malloc_r+0xb0>)
 80090c0:	6823      	ldr	r3, [r4, #0]
 80090c2:	b91b      	cbnz	r3, 80090cc <_malloc_r+0x3c>
 80090c4:	4630      	mov	r0, r6
 80090c6:	f000 f869 	bl	800919c <_sbrk_r>
 80090ca:	6020      	str	r0, [r4, #0]
 80090cc:	4629      	mov	r1, r5
 80090ce:	4630      	mov	r0, r6
 80090d0:	f000 f864 	bl	800919c <_sbrk_r>
 80090d4:	1c43      	adds	r3, r0, #1
 80090d6:	d124      	bne.n	8009122 <_malloc_r+0x92>
 80090d8:	230c      	movs	r3, #12
 80090da:	6033      	str	r3, [r6, #0]
 80090dc:	4630      	mov	r0, r6
 80090de:	f000 f938 	bl	8009352 <__malloc_unlock>
 80090e2:	e7e4      	b.n	80090ae <_malloc_r+0x1e>
 80090e4:	680b      	ldr	r3, [r1, #0]
 80090e6:	1b5b      	subs	r3, r3, r5
 80090e8:	d418      	bmi.n	800911c <_malloc_r+0x8c>
 80090ea:	2b0b      	cmp	r3, #11
 80090ec:	d90f      	bls.n	800910e <_malloc_r+0x7e>
 80090ee:	600b      	str	r3, [r1, #0]
 80090f0:	50cd      	str	r5, [r1, r3]
 80090f2:	18cc      	adds	r4, r1, r3
 80090f4:	4630      	mov	r0, r6
 80090f6:	f000 f92c 	bl	8009352 <__malloc_unlock>
 80090fa:	f104 000b 	add.w	r0, r4, #11
 80090fe:	1d23      	adds	r3, r4, #4
 8009100:	f020 0007 	bic.w	r0, r0, #7
 8009104:	1ac3      	subs	r3, r0, r3
 8009106:	d0d3      	beq.n	80090b0 <_malloc_r+0x20>
 8009108:	425a      	negs	r2, r3
 800910a:	50e2      	str	r2, [r4, r3]
 800910c:	e7d0      	b.n	80090b0 <_malloc_r+0x20>
 800910e:	428c      	cmp	r4, r1
 8009110:	684b      	ldr	r3, [r1, #4]
 8009112:	bf16      	itet	ne
 8009114:	6063      	strne	r3, [r4, #4]
 8009116:	6013      	streq	r3, [r2, #0]
 8009118:	460c      	movne	r4, r1
 800911a:	e7eb      	b.n	80090f4 <_malloc_r+0x64>
 800911c:	460c      	mov	r4, r1
 800911e:	6849      	ldr	r1, [r1, #4]
 8009120:	e7cc      	b.n	80090bc <_malloc_r+0x2c>
 8009122:	1cc4      	adds	r4, r0, #3
 8009124:	f024 0403 	bic.w	r4, r4, #3
 8009128:	42a0      	cmp	r0, r4
 800912a:	d005      	beq.n	8009138 <_malloc_r+0xa8>
 800912c:	1a21      	subs	r1, r4, r0
 800912e:	4630      	mov	r0, r6
 8009130:	f000 f834 	bl	800919c <_sbrk_r>
 8009134:	3001      	adds	r0, #1
 8009136:	d0cf      	beq.n	80090d8 <_malloc_r+0x48>
 8009138:	6025      	str	r5, [r4, #0]
 800913a:	e7db      	b.n	80090f4 <_malloc_r+0x64>
 800913c:	200000bc 	.word	0x200000bc
 8009140:	200000c0 	.word	0x200000c0

08009144 <iprintf>:
 8009144:	b40f      	push	{r0, r1, r2, r3}
 8009146:	4b0a      	ldr	r3, [pc, #40]	; (8009170 <iprintf+0x2c>)
 8009148:	b513      	push	{r0, r1, r4, lr}
 800914a:	681c      	ldr	r4, [r3, #0]
 800914c:	b124      	cbz	r4, 8009158 <iprintf+0x14>
 800914e:	69a3      	ldr	r3, [r4, #24]
 8009150:	b913      	cbnz	r3, 8009158 <iprintf+0x14>
 8009152:	4620      	mov	r0, r4
 8009154:	f000 f872 	bl	800923c <__sinit>
 8009158:	ab05      	add	r3, sp, #20
 800915a:	9a04      	ldr	r2, [sp, #16]
 800915c:	68a1      	ldr	r1, [r4, #8]
 800915e:	9301      	str	r3, [sp, #4]
 8009160:	4620      	mov	r0, r4
 8009162:	f000 f921 	bl	80093a8 <_vfiprintf_r>
 8009166:	b002      	add	sp, #8
 8009168:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800916c:	b004      	add	sp, #16
 800916e:	4770      	bx	lr
 8009170:	20000030 	.word	0x20000030

08009174 <putchar>:
 8009174:	b538      	push	{r3, r4, r5, lr}
 8009176:	4b08      	ldr	r3, [pc, #32]	; (8009198 <putchar+0x24>)
 8009178:	681c      	ldr	r4, [r3, #0]
 800917a:	4605      	mov	r5, r0
 800917c:	b124      	cbz	r4, 8009188 <putchar+0x14>
 800917e:	69a3      	ldr	r3, [r4, #24]
 8009180:	b913      	cbnz	r3, 8009188 <putchar+0x14>
 8009182:	4620      	mov	r0, r4
 8009184:	f000 f85a 	bl	800923c <__sinit>
 8009188:	68a2      	ldr	r2, [r4, #8]
 800918a:	4629      	mov	r1, r5
 800918c:	4620      	mov	r0, r4
 800918e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009192:	f000 bba7 	b.w	80098e4 <_putc_r>
 8009196:	bf00      	nop
 8009198:	20000030 	.word	0x20000030

0800919c <_sbrk_r>:
 800919c:	b538      	push	{r3, r4, r5, lr}
 800919e:	4c06      	ldr	r4, [pc, #24]	; (80091b8 <_sbrk_r+0x1c>)
 80091a0:	2300      	movs	r3, #0
 80091a2:	4605      	mov	r5, r0
 80091a4:	4608      	mov	r0, r1
 80091a6:	6023      	str	r3, [r4, #0]
 80091a8:	f7f8 fafa 	bl	80017a0 <_sbrk>
 80091ac:	1c43      	adds	r3, r0, #1
 80091ae:	d102      	bne.n	80091b6 <_sbrk_r+0x1a>
 80091b0:	6823      	ldr	r3, [r4, #0]
 80091b2:	b103      	cbz	r3, 80091b6 <_sbrk_r+0x1a>
 80091b4:	602b      	str	r3, [r5, #0]
 80091b6:	bd38      	pop	{r3, r4, r5, pc}
 80091b8:	200008cc 	.word	0x200008cc

080091bc <std>:
 80091bc:	2300      	movs	r3, #0
 80091be:	b510      	push	{r4, lr}
 80091c0:	4604      	mov	r4, r0
 80091c2:	e9c0 3300 	strd	r3, r3, [r0]
 80091c6:	6083      	str	r3, [r0, #8]
 80091c8:	8181      	strh	r1, [r0, #12]
 80091ca:	6643      	str	r3, [r0, #100]	; 0x64
 80091cc:	81c2      	strh	r2, [r0, #14]
 80091ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80091d2:	6183      	str	r3, [r0, #24]
 80091d4:	4619      	mov	r1, r3
 80091d6:	2208      	movs	r2, #8
 80091d8:	305c      	adds	r0, #92	; 0x5c
 80091da:	f7ff ff03 	bl	8008fe4 <memset>
 80091de:	4b05      	ldr	r3, [pc, #20]	; (80091f4 <std+0x38>)
 80091e0:	6263      	str	r3, [r4, #36]	; 0x24
 80091e2:	4b05      	ldr	r3, [pc, #20]	; (80091f8 <std+0x3c>)
 80091e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80091e6:	4b05      	ldr	r3, [pc, #20]	; (80091fc <std+0x40>)
 80091e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80091ea:	4b05      	ldr	r3, [pc, #20]	; (8009200 <std+0x44>)
 80091ec:	6224      	str	r4, [r4, #32]
 80091ee:	6323      	str	r3, [r4, #48]	; 0x30
 80091f0:	bd10      	pop	{r4, pc}
 80091f2:	bf00      	nop
 80091f4:	08009951 	.word	0x08009951
 80091f8:	08009973 	.word	0x08009973
 80091fc:	080099ab 	.word	0x080099ab
 8009200:	080099cf 	.word	0x080099cf

08009204 <_cleanup_r>:
 8009204:	4901      	ldr	r1, [pc, #4]	; (800920c <_cleanup_r+0x8>)
 8009206:	f000 b885 	b.w	8009314 <_fwalk_reent>
 800920a:	bf00      	nop
 800920c:	08009ca9 	.word	0x08009ca9

08009210 <__sfmoreglue>:
 8009210:	b570      	push	{r4, r5, r6, lr}
 8009212:	1e4a      	subs	r2, r1, #1
 8009214:	2568      	movs	r5, #104	; 0x68
 8009216:	4355      	muls	r5, r2
 8009218:	460e      	mov	r6, r1
 800921a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800921e:	f7ff ff37 	bl	8009090 <_malloc_r>
 8009222:	4604      	mov	r4, r0
 8009224:	b140      	cbz	r0, 8009238 <__sfmoreglue+0x28>
 8009226:	2100      	movs	r1, #0
 8009228:	e9c0 1600 	strd	r1, r6, [r0]
 800922c:	300c      	adds	r0, #12
 800922e:	60a0      	str	r0, [r4, #8]
 8009230:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009234:	f7ff fed6 	bl	8008fe4 <memset>
 8009238:	4620      	mov	r0, r4
 800923a:	bd70      	pop	{r4, r5, r6, pc}

0800923c <__sinit>:
 800923c:	6983      	ldr	r3, [r0, #24]
 800923e:	b510      	push	{r4, lr}
 8009240:	4604      	mov	r4, r0
 8009242:	bb33      	cbnz	r3, 8009292 <__sinit+0x56>
 8009244:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8009248:	6503      	str	r3, [r0, #80]	; 0x50
 800924a:	4b12      	ldr	r3, [pc, #72]	; (8009294 <__sinit+0x58>)
 800924c:	4a12      	ldr	r2, [pc, #72]	; (8009298 <__sinit+0x5c>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	6282      	str	r2, [r0, #40]	; 0x28
 8009252:	4298      	cmp	r0, r3
 8009254:	bf04      	itt	eq
 8009256:	2301      	moveq	r3, #1
 8009258:	6183      	streq	r3, [r0, #24]
 800925a:	f000 f81f 	bl	800929c <__sfp>
 800925e:	6060      	str	r0, [r4, #4]
 8009260:	4620      	mov	r0, r4
 8009262:	f000 f81b 	bl	800929c <__sfp>
 8009266:	60a0      	str	r0, [r4, #8]
 8009268:	4620      	mov	r0, r4
 800926a:	f000 f817 	bl	800929c <__sfp>
 800926e:	2200      	movs	r2, #0
 8009270:	60e0      	str	r0, [r4, #12]
 8009272:	2104      	movs	r1, #4
 8009274:	6860      	ldr	r0, [r4, #4]
 8009276:	f7ff ffa1 	bl	80091bc <std>
 800927a:	2201      	movs	r2, #1
 800927c:	2109      	movs	r1, #9
 800927e:	68a0      	ldr	r0, [r4, #8]
 8009280:	f7ff ff9c 	bl	80091bc <std>
 8009284:	2202      	movs	r2, #2
 8009286:	2112      	movs	r1, #18
 8009288:	68e0      	ldr	r0, [r4, #12]
 800928a:	f7ff ff97 	bl	80091bc <std>
 800928e:	2301      	movs	r3, #1
 8009290:	61a3      	str	r3, [r4, #24]
 8009292:	bd10      	pop	{r4, pc}
 8009294:	08009ec0 	.word	0x08009ec0
 8009298:	08009205 	.word	0x08009205

0800929c <__sfp>:
 800929c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800929e:	4b1b      	ldr	r3, [pc, #108]	; (800930c <__sfp+0x70>)
 80092a0:	681e      	ldr	r6, [r3, #0]
 80092a2:	69b3      	ldr	r3, [r6, #24]
 80092a4:	4607      	mov	r7, r0
 80092a6:	b913      	cbnz	r3, 80092ae <__sfp+0x12>
 80092a8:	4630      	mov	r0, r6
 80092aa:	f7ff ffc7 	bl	800923c <__sinit>
 80092ae:	3648      	adds	r6, #72	; 0x48
 80092b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80092b4:	3b01      	subs	r3, #1
 80092b6:	d503      	bpl.n	80092c0 <__sfp+0x24>
 80092b8:	6833      	ldr	r3, [r6, #0]
 80092ba:	b133      	cbz	r3, 80092ca <__sfp+0x2e>
 80092bc:	6836      	ldr	r6, [r6, #0]
 80092be:	e7f7      	b.n	80092b0 <__sfp+0x14>
 80092c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80092c4:	b16d      	cbz	r5, 80092e2 <__sfp+0x46>
 80092c6:	3468      	adds	r4, #104	; 0x68
 80092c8:	e7f4      	b.n	80092b4 <__sfp+0x18>
 80092ca:	2104      	movs	r1, #4
 80092cc:	4638      	mov	r0, r7
 80092ce:	f7ff ff9f 	bl	8009210 <__sfmoreglue>
 80092d2:	6030      	str	r0, [r6, #0]
 80092d4:	2800      	cmp	r0, #0
 80092d6:	d1f1      	bne.n	80092bc <__sfp+0x20>
 80092d8:	230c      	movs	r3, #12
 80092da:	603b      	str	r3, [r7, #0]
 80092dc:	4604      	mov	r4, r0
 80092de:	4620      	mov	r0, r4
 80092e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092e2:	4b0b      	ldr	r3, [pc, #44]	; (8009310 <__sfp+0x74>)
 80092e4:	6665      	str	r5, [r4, #100]	; 0x64
 80092e6:	e9c4 5500 	strd	r5, r5, [r4]
 80092ea:	60a5      	str	r5, [r4, #8]
 80092ec:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80092f0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80092f4:	2208      	movs	r2, #8
 80092f6:	4629      	mov	r1, r5
 80092f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80092fc:	f7ff fe72 	bl	8008fe4 <memset>
 8009300:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009304:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009308:	e7e9      	b.n	80092de <__sfp+0x42>
 800930a:	bf00      	nop
 800930c:	08009ec0 	.word	0x08009ec0
 8009310:	ffff0001 	.word	0xffff0001

08009314 <_fwalk_reent>:
 8009314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009318:	4680      	mov	r8, r0
 800931a:	4689      	mov	r9, r1
 800931c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009320:	2600      	movs	r6, #0
 8009322:	b914      	cbnz	r4, 800932a <_fwalk_reent+0x16>
 8009324:	4630      	mov	r0, r6
 8009326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800932a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800932e:	3f01      	subs	r7, #1
 8009330:	d501      	bpl.n	8009336 <_fwalk_reent+0x22>
 8009332:	6824      	ldr	r4, [r4, #0]
 8009334:	e7f5      	b.n	8009322 <_fwalk_reent+0xe>
 8009336:	89ab      	ldrh	r3, [r5, #12]
 8009338:	2b01      	cmp	r3, #1
 800933a:	d907      	bls.n	800934c <_fwalk_reent+0x38>
 800933c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009340:	3301      	adds	r3, #1
 8009342:	d003      	beq.n	800934c <_fwalk_reent+0x38>
 8009344:	4629      	mov	r1, r5
 8009346:	4640      	mov	r0, r8
 8009348:	47c8      	blx	r9
 800934a:	4306      	orrs	r6, r0
 800934c:	3568      	adds	r5, #104	; 0x68
 800934e:	e7ee      	b.n	800932e <_fwalk_reent+0x1a>

08009350 <__malloc_lock>:
 8009350:	4770      	bx	lr

08009352 <__malloc_unlock>:
 8009352:	4770      	bx	lr

08009354 <__sfputc_r>:
 8009354:	6893      	ldr	r3, [r2, #8]
 8009356:	3b01      	subs	r3, #1
 8009358:	2b00      	cmp	r3, #0
 800935a:	b410      	push	{r4}
 800935c:	6093      	str	r3, [r2, #8]
 800935e:	da08      	bge.n	8009372 <__sfputc_r+0x1e>
 8009360:	6994      	ldr	r4, [r2, #24]
 8009362:	42a3      	cmp	r3, r4
 8009364:	db01      	blt.n	800936a <__sfputc_r+0x16>
 8009366:	290a      	cmp	r1, #10
 8009368:	d103      	bne.n	8009372 <__sfputc_r+0x1e>
 800936a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800936e:	f000 bb33 	b.w	80099d8 <__swbuf_r>
 8009372:	6813      	ldr	r3, [r2, #0]
 8009374:	1c58      	adds	r0, r3, #1
 8009376:	6010      	str	r0, [r2, #0]
 8009378:	7019      	strb	r1, [r3, #0]
 800937a:	4608      	mov	r0, r1
 800937c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009380:	4770      	bx	lr

08009382 <__sfputs_r>:
 8009382:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009384:	4606      	mov	r6, r0
 8009386:	460f      	mov	r7, r1
 8009388:	4614      	mov	r4, r2
 800938a:	18d5      	adds	r5, r2, r3
 800938c:	42ac      	cmp	r4, r5
 800938e:	d101      	bne.n	8009394 <__sfputs_r+0x12>
 8009390:	2000      	movs	r0, #0
 8009392:	e007      	b.n	80093a4 <__sfputs_r+0x22>
 8009394:	463a      	mov	r2, r7
 8009396:	f814 1b01 	ldrb.w	r1, [r4], #1
 800939a:	4630      	mov	r0, r6
 800939c:	f7ff ffda 	bl	8009354 <__sfputc_r>
 80093a0:	1c43      	adds	r3, r0, #1
 80093a2:	d1f3      	bne.n	800938c <__sfputs_r+0xa>
 80093a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080093a8 <_vfiprintf_r>:
 80093a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ac:	460c      	mov	r4, r1
 80093ae:	b09d      	sub	sp, #116	; 0x74
 80093b0:	4617      	mov	r7, r2
 80093b2:	461d      	mov	r5, r3
 80093b4:	4606      	mov	r6, r0
 80093b6:	b118      	cbz	r0, 80093c0 <_vfiprintf_r+0x18>
 80093b8:	6983      	ldr	r3, [r0, #24]
 80093ba:	b90b      	cbnz	r3, 80093c0 <_vfiprintf_r+0x18>
 80093bc:	f7ff ff3e 	bl	800923c <__sinit>
 80093c0:	4b7c      	ldr	r3, [pc, #496]	; (80095b4 <_vfiprintf_r+0x20c>)
 80093c2:	429c      	cmp	r4, r3
 80093c4:	d158      	bne.n	8009478 <_vfiprintf_r+0xd0>
 80093c6:	6874      	ldr	r4, [r6, #4]
 80093c8:	89a3      	ldrh	r3, [r4, #12]
 80093ca:	0718      	lsls	r0, r3, #28
 80093cc:	d55e      	bpl.n	800948c <_vfiprintf_r+0xe4>
 80093ce:	6923      	ldr	r3, [r4, #16]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d05b      	beq.n	800948c <_vfiprintf_r+0xe4>
 80093d4:	2300      	movs	r3, #0
 80093d6:	9309      	str	r3, [sp, #36]	; 0x24
 80093d8:	2320      	movs	r3, #32
 80093da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093de:	2330      	movs	r3, #48	; 0x30
 80093e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093e4:	9503      	str	r5, [sp, #12]
 80093e6:	f04f 0b01 	mov.w	fp, #1
 80093ea:	46b8      	mov	r8, r7
 80093ec:	4645      	mov	r5, r8
 80093ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 80093f2:	b10b      	cbz	r3, 80093f8 <_vfiprintf_r+0x50>
 80093f4:	2b25      	cmp	r3, #37	; 0x25
 80093f6:	d154      	bne.n	80094a2 <_vfiprintf_r+0xfa>
 80093f8:	ebb8 0a07 	subs.w	sl, r8, r7
 80093fc:	d00b      	beq.n	8009416 <_vfiprintf_r+0x6e>
 80093fe:	4653      	mov	r3, sl
 8009400:	463a      	mov	r2, r7
 8009402:	4621      	mov	r1, r4
 8009404:	4630      	mov	r0, r6
 8009406:	f7ff ffbc 	bl	8009382 <__sfputs_r>
 800940a:	3001      	adds	r0, #1
 800940c:	f000 80c2 	beq.w	8009594 <_vfiprintf_r+0x1ec>
 8009410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009412:	4453      	add	r3, sl
 8009414:	9309      	str	r3, [sp, #36]	; 0x24
 8009416:	f898 3000 	ldrb.w	r3, [r8]
 800941a:	2b00      	cmp	r3, #0
 800941c:	f000 80ba 	beq.w	8009594 <_vfiprintf_r+0x1ec>
 8009420:	2300      	movs	r3, #0
 8009422:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009426:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800942a:	9304      	str	r3, [sp, #16]
 800942c:	9307      	str	r3, [sp, #28]
 800942e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009432:	931a      	str	r3, [sp, #104]	; 0x68
 8009434:	46a8      	mov	r8, r5
 8009436:	2205      	movs	r2, #5
 8009438:	f818 1b01 	ldrb.w	r1, [r8], #1
 800943c:	485e      	ldr	r0, [pc, #376]	; (80095b8 <_vfiprintf_r+0x210>)
 800943e:	f7f6 fec7 	bl	80001d0 <memchr>
 8009442:	9b04      	ldr	r3, [sp, #16]
 8009444:	bb78      	cbnz	r0, 80094a6 <_vfiprintf_r+0xfe>
 8009446:	06d9      	lsls	r1, r3, #27
 8009448:	bf44      	itt	mi
 800944a:	2220      	movmi	r2, #32
 800944c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009450:	071a      	lsls	r2, r3, #28
 8009452:	bf44      	itt	mi
 8009454:	222b      	movmi	r2, #43	; 0x2b
 8009456:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800945a:	782a      	ldrb	r2, [r5, #0]
 800945c:	2a2a      	cmp	r2, #42	; 0x2a
 800945e:	d02a      	beq.n	80094b6 <_vfiprintf_r+0x10e>
 8009460:	9a07      	ldr	r2, [sp, #28]
 8009462:	46a8      	mov	r8, r5
 8009464:	2000      	movs	r0, #0
 8009466:	250a      	movs	r5, #10
 8009468:	4641      	mov	r1, r8
 800946a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800946e:	3b30      	subs	r3, #48	; 0x30
 8009470:	2b09      	cmp	r3, #9
 8009472:	d969      	bls.n	8009548 <_vfiprintf_r+0x1a0>
 8009474:	b360      	cbz	r0, 80094d0 <_vfiprintf_r+0x128>
 8009476:	e024      	b.n	80094c2 <_vfiprintf_r+0x11a>
 8009478:	4b50      	ldr	r3, [pc, #320]	; (80095bc <_vfiprintf_r+0x214>)
 800947a:	429c      	cmp	r4, r3
 800947c:	d101      	bne.n	8009482 <_vfiprintf_r+0xda>
 800947e:	68b4      	ldr	r4, [r6, #8]
 8009480:	e7a2      	b.n	80093c8 <_vfiprintf_r+0x20>
 8009482:	4b4f      	ldr	r3, [pc, #316]	; (80095c0 <_vfiprintf_r+0x218>)
 8009484:	429c      	cmp	r4, r3
 8009486:	bf08      	it	eq
 8009488:	68f4      	ldreq	r4, [r6, #12]
 800948a:	e79d      	b.n	80093c8 <_vfiprintf_r+0x20>
 800948c:	4621      	mov	r1, r4
 800948e:	4630      	mov	r0, r6
 8009490:	f000 fb06 	bl	8009aa0 <__swsetup_r>
 8009494:	2800      	cmp	r0, #0
 8009496:	d09d      	beq.n	80093d4 <_vfiprintf_r+0x2c>
 8009498:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800949c:	b01d      	add	sp, #116	; 0x74
 800949e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094a2:	46a8      	mov	r8, r5
 80094a4:	e7a2      	b.n	80093ec <_vfiprintf_r+0x44>
 80094a6:	4a44      	ldr	r2, [pc, #272]	; (80095b8 <_vfiprintf_r+0x210>)
 80094a8:	1a80      	subs	r0, r0, r2
 80094aa:	fa0b f000 	lsl.w	r0, fp, r0
 80094ae:	4318      	orrs	r0, r3
 80094b0:	9004      	str	r0, [sp, #16]
 80094b2:	4645      	mov	r5, r8
 80094b4:	e7be      	b.n	8009434 <_vfiprintf_r+0x8c>
 80094b6:	9a03      	ldr	r2, [sp, #12]
 80094b8:	1d11      	adds	r1, r2, #4
 80094ba:	6812      	ldr	r2, [r2, #0]
 80094bc:	9103      	str	r1, [sp, #12]
 80094be:	2a00      	cmp	r2, #0
 80094c0:	db01      	blt.n	80094c6 <_vfiprintf_r+0x11e>
 80094c2:	9207      	str	r2, [sp, #28]
 80094c4:	e004      	b.n	80094d0 <_vfiprintf_r+0x128>
 80094c6:	4252      	negs	r2, r2
 80094c8:	f043 0302 	orr.w	r3, r3, #2
 80094cc:	9207      	str	r2, [sp, #28]
 80094ce:	9304      	str	r3, [sp, #16]
 80094d0:	f898 3000 	ldrb.w	r3, [r8]
 80094d4:	2b2e      	cmp	r3, #46	; 0x2e
 80094d6:	d10e      	bne.n	80094f6 <_vfiprintf_r+0x14e>
 80094d8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80094dc:	2b2a      	cmp	r3, #42	; 0x2a
 80094de:	d138      	bne.n	8009552 <_vfiprintf_r+0x1aa>
 80094e0:	9b03      	ldr	r3, [sp, #12]
 80094e2:	1d1a      	adds	r2, r3, #4
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	9203      	str	r2, [sp, #12]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	bfb8      	it	lt
 80094ec:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80094f0:	f108 0802 	add.w	r8, r8, #2
 80094f4:	9305      	str	r3, [sp, #20]
 80094f6:	4d33      	ldr	r5, [pc, #204]	; (80095c4 <_vfiprintf_r+0x21c>)
 80094f8:	f898 1000 	ldrb.w	r1, [r8]
 80094fc:	2203      	movs	r2, #3
 80094fe:	4628      	mov	r0, r5
 8009500:	f7f6 fe66 	bl	80001d0 <memchr>
 8009504:	b140      	cbz	r0, 8009518 <_vfiprintf_r+0x170>
 8009506:	2340      	movs	r3, #64	; 0x40
 8009508:	1b40      	subs	r0, r0, r5
 800950a:	fa03 f000 	lsl.w	r0, r3, r0
 800950e:	9b04      	ldr	r3, [sp, #16]
 8009510:	4303      	orrs	r3, r0
 8009512:	f108 0801 	add.w	r8, r8, #1
 8009516:	9304      	str	r3, [sp, #16]
 8009518:	f898 1000 	ldrb.w	r1, [r8]
 800951c:	482a      	ldr	r0, [pc, #168]	; (80095c8 <_vfiprintf_r+0x220>)
 800951e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009522:	2206      	movs	r2, #6
 8009524:	f108 0701 	add.w	r7, r8, #1
 8009528:	f7f6 fe52 	bl	80001d0 <memchr>
 800952c:	2800      	cmp	r0, #0
 800952e:	d037      	beq.n	80095a0 <_vfiprintf_r+0x1f8>
 8009530:	4b26      	ldr	r3, [pc, #152]	; (80095cc <_vfiprintf_r+0x224>)
 8009532:	bb1b      	cbnz	r3, 800957c <_vfiprintf_r+0x1d4>
 8009534:	9b03      	ldr	r3, [sp, #12]
 8009536:	3307      	adds	r3, #7
 8009538:	f023 0307 	bic.w	r3, r3, #7
 800953c:	3308      	adds	r3, #8
 800953e:	9303      	str	r3, [sp, #12]
 8009540:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009542:	444b      	add	r3, r9
 8009544:	9309      	str	r3, [sp, #36]	; 0x24
 8009546:	e750      	b.n	80093ea <_vfiprintf_r+0x42>
 8009548:	fb05 3202 	mla	r2, r5, r2, r3
 800954c:	2001      	movs	r0, #1
 800954e:	4688      	mov	r8, r1
 8009550:	e78a      	b.n	8009468 <_vfiprintf_r+0xc0>
 8009552:	2300      	movs	r3, #0
 8009554:	f108 0801 	add.w	r8, r8, #1
 8009558:	9305      	str	r3, [sp, #20]
 800955a:	4619      	mov	r1, r3
 800955c:	250a      	movs	r5, #10
 800955e:	4640      	mov	r0, r8
 8009560:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009564:	3a30      	subs	r2, #48	; 0x30
 8009566:	2a09      	cmp	r2, #9
 8009568:	d903      	bls.n	8009572 <_vfiprintf_r+0x1ca>
 800956a:	2b00      	cmp	r3, #0
 800956c:	d0c3      	beq.n	80094f6 <_vfiprintf_r+0x14e>
 800956e:	9105      	str	r1, [sp, #20]
 8009570:	e7c1      	b.n	80094f6 <_vfiprintf_r+0x14e>
 8009572:	fb05 2101 	mla	r1, r5, r1, r2
 8009576:	2301      	movs	r3, #1
 8009578:	4680      	mov	r8, r0
 800957a:	e7f0      	b.n	800955e <_vfiprintf_r+0x1b6>
 800957c:	ab03      	add	r3, sp, #12
 800957e:	9300      	str	r3, [sp, #0]
 8009580:	4622      	mov	r2, r4
 8009582:	4b13      	ldr	r3, [pc, #76]	; (80095d0 <_vfiprintf_r+0x228>)
 8009584:	a904      	add	r1, sp, #16
 8009586:	4630      	mov	r0, r6
 8009588:	f3af 8000 	nop.w
 800958c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009590:	4681      	mov	r9, r0
 8009592:	d1d5      	bne.n	8009540 <_vfiprintf_r+0x198>
 8009594:	89a3      	ldrh	r3, [r4, #12]
 8009596:	065b      	lsls	r3, r3, #25
 8009598:	f53f af7e 	bmi.w	8009498 <_vfiprintf_r+0xf0>
 800959c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800959e:	e77d      	b.n	800949c <_vfiprintf_r+0xf4>
 80095a0:	ab03      	add	r3, sp, #12
 80095a2:	9300      	str	r3, [sp, #0]
 80095a4:	4622      	mov	r2, r4
 80095a6:	4b0a      	ldr	r3, [pc, #40]	; (80095d0 <_vfiprintf_r+0x228>)
 80095a8:	a904      	add	r1, sp, #16
 80095aa:	4630      	mov	r0, r6
 80095ac:	f000 f888 	bl	80096c0 <_printf_i>
 80095b0:	e7ec      	b.n	800958c <_vfiprintf_r+0x1e4>
 80095b2:	bf00      	nop
 80095b4:	08009ee4 	.word	0x08009ee4
 80095b8:	08009f24 	.word	0x08009f24
 80095bc:	08009f04 	.word	0x08009f04
 80095c0:	08009ec4 	.word	0x08009ec4
 80095c4:	08009f2a 	.word	0x08009f2a
 80095c8:	08009f2e 	.word	0x08009f2e
 80095cc:	00000000 	.word	0x00000000
 80095d0:	08009383 	.word	0x08009383

080095d4 <_printf_common>:
 80095d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095d8:	4691      	mov	r9, r2
 80095da:	461f      	mov	r7, r3
 80095dc:	688a      	ldr	r2, [r1, #8]
 80095de:	690b      	ldr	r3, [r1, #16]
 80095e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80095e4:	4293      	cmp	r3, r2
 80095e6:	bfb8      	it	lt
 80095e8:	4613      	movlt	r3, r2
 80095ea:	f8c9 3000 	str.w	r3, [r9]
 80095ee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80095f2:	4606      	mov	r6, r0
 80095f4:	460c      	mov	r4, r1
 80095f6:	b112      	cbz	r2, 80095fe <_printf_common+0x2a>
 80095f8:	3301      	adds	r3, #1
 80095fa:	f8c9 3000 	str.w	r3, [r9]
 80095fe:	6823      	ldr	r3, [r4, #0]
 8009600:	0699      	lsls	r1, r3, #26
 8009602:	bf42      	ittt	mi
 8009604:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009608:	3302      	addmi	r3, #2
 800960a:	f8c9 3000 	strmi.w	r3, [r9]
 800960e:	6825      	ldr	r5, [r4, #0]
 8009610:	f015 0506 	ands.w	r5, r5, #6
 8009614:	d107      	bne.n	8009626 <_printf_common+0x52>
 8009616:	f104 0a19 	add.w	sl, r4, #25
 800961a:	68e3      	ldr	r3, [r4, #12]
 800961c:	f8d9 2000 	ldr.w	r2, [r9]
 8009620:	1a9b      	subs	r3, r3, r2
 8009622:	42ab      	cmp	r3, r5
 8009624:	dc28      	bgt.n	8009678 <_printf_common+0xa4>
 8009626:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800962a:	6822      	ldr	r2, [r4, #0]
 800962c:	3300      	adds	r3, #0
 800962e:	bf18      	it	ne
 8009630:	2301      	movne	r3, #1
 8009632:	0692      	lsls	r2, r2, #26
 8009634:	d42d      	bmi.n	8009692 <_printf_common+0xbe>
 8009636:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800963a:	4639      	mov	r1, r7
 800963c:	4630      	mov	r0, r6
 800963e:	47c0      	blx	r8
 8009640:	3001      	adds	r0, #1
 8009642:	d020      	beq.n	8009686 <_printf_common+0xb2>
 8009644:	6823      	ldr	r3, [r4, #0]
 8009646:	68e5      	ldr	r5, [r4, #12]
 8009648:	f8d9 2000 	ldr.w	r2, [r9]
 800964c:	f003 0306 	and.w	r3, r3, #6
 8009650:	2b04      	cmp	r3, #4
 8009652:	bf08      	it	eq
 8009654:	1aad      	subeq	r5, r5, r2
 8009656:	68a3      	ldr	r3, [r4, #8]
 8009658:	6922      	ldr	r2, [r4, #16]
 800965a:	bf0c      	ite	eq
 800965c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009660:	2500      	movne	r5, #0
 8009662:	4293      	cmp	r3, r2
 8009664:	bfc4      	itt	gt
 8009666:	1a9b      	subgt	r3, r3, r2
 8009668:	18ed      	addgt	r5, r5, r3
 800966a:	f04f 0900 	mov.w	r9, #0
 800966e:	341a      	adds	r4, #26
 8009670:	454d      	cmp	r5, r9
 8009672:	d11a      	bne.n	80096aa <_printf_common+0xd6>
 8009674:	2000      	movs	r0, #0
 8009676:	e008      	b.n	800968a <_printf_common+0xb6>
 8009678:	2301      	movs	r3, #1
 800967a:	4652      	mov	r2, sl
 800967c:	4639      	mov	r1, r7
 800967e:	4630      	mov	r0, r6
 8009680:	47c0      	blx	r8
 8009682:	3001      	adds	r0, #1
 8009684:	d103      	bne.n	800968e <_printf_common+0xba>
 8009686:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800968a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800968e:	3501      	adds	r5, #1
 8009690:	e7c3      	b.n	800961a <_printf_common+0x46>
 8009692:	18e1      	adds	r1, r4, r3
 8009694:	1c5a      	adds	r2, r3, #1
 8009696:	2030      	movs	r0, #48	; 0x30
 8009698:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800969c:	4422      	add	r2, r4
 800969e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80096a2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80096a6:	3302      	adds	r3, #2
 80096a8:	e7c5      	b.n	8009636 <_printf_common+0x62>
 80096aa:	2301      	movs	r3, #1
 80096ac:	4622      	mov	r2, r4
 80096ae:	4639      	mov	r1, r7
 80096b0:	4630      	mov	r0, r6
 80096b2:	47c0      	blx	r8
 80096b4:	3001      	adds	r0, #1
 80096b6:	d0e6      	beq.n	8009686 <_printf_common+0xb2>
 80096b8:	f109 0901 	add.w	r9, r9, #1
 80096bc:	e7d8      	b.n	8009670 <_printf_common+0x9c>
	...

080096c0 <_printf_i>:
 80096c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80096c4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80096c8:	460c      	mov	r4, r1
 80096ca:	7e09      	ldrb	r1, [r1, #24]
 80096cc:	b085      	sub	sp, #20
 80096ce:	296e      	cmp	r1, #110	; 0x6e
 80096d0:	4617      	mov	r7, r2
 80096d2:	4606      	mov	r6, r0
 80096d4:	4698      	mov	r8, r3
 80096d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80096d8:	f000 80b3 	beq.w	8009842 <_printf_i+0x182>
 80096dc:	d822      	bhi.n	8009724 <_printf_i+0x64>
 80096de:	2963      	cmp	r1, #99	; 0x63
 80096e0:	d036      	beq.n	8009750 <_printf_i+0x90>
 80096e2:	d80a      	bhi.n	80096fa <_printf_i+0x3a>
 80096e4:	2900      	cmp	r1, #0
 80096e6:	f000 80b9 	beq.w	800985c <_printf_i+0x19c>
 80096ea:	2958      	cmp	r1, #88	; 0x58
 80096ec:	f000 8083 	beq.w	80097f6 <_printf_i+0x136>
 80096f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80096f4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80096f8:	e032      	b.n	8009760 <_printf_i+0xa0>
 80096fa:	2964      	cmp	r1, #100	; 0x64
 80096fc:	d001      	beq.n	8009702 <_printf_i+0x42>
 80096fe:	2969      	cmp	r1, #105	; 0x69
 8009700:	d1f6      	bne.n	80096f0 <_printf_i+0x30>
 8009702:	6820      	ldr	r0, [r4, #0]
 8009704:	6813      	ldr	r3, [r2, #0]
 8009706:	0605      	lsls	r5, r0, #24
 8009708:	f103 0104 	add.w	r1, r3, #4
 800970c:	d52a      	bpl.n	8009764 <_printf_i+0xa4>
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	6011      	str	r1, [r2, #0]
 8009712:	2b00      	cmp	r3, #0
 8009714:	da03      	bge.n	800971e <_printf_i+0x5e>
 8009716:	222d      	movs	r2, #45	; 0x2d
 8009718:	425b      	negs	r3, r3
 800971a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800971e:	486f      	ldr	r0, [pc, #444]	; (80098dc <_printf_i+0x21c>)
 8009720:	220a      	movs	r2, #10
 8009722:	e039      	b.n	8009798 <_printf_i+0xd8>
 8009724:	2973      	cmp	r1, #115	; 0x73
 8009726:	f000 809d 	beq.w	8009864 <_printf_i+0x1a4>
 800972a:	d808      	bhi.n	800973e <_printf_i+0x7e>
 800972c:	296f      	cmp	r1, #111	; 0x6f
 800972e:	d020      	beq.n	8009772 <_printf_i+0xb2>
 8009730:	2970      	cmp	r1, #112	; 0x70
 8009732:	d1dd      	bne.n	80096f0 <_printf_i+0x30>
 8009734:	6823      	ldr	r3, [r4, #0]
 8009736:	f043 0320 	orr.w	r3, r3, #32
 800973a:	6023      	str	r3, [r4, #0]
 800973c:	e003      	b.n	8009746 <_printf_i+0x86>
 800973e:	2975      	cmp	r1, #117	; 0x75
 8009740:	d017      	beq.n	8009772 <_printf_i+0xb2>
 8009742:	2978      	cmp	r1, #120	; 0x78
 8009744:	d1d4      	bne.n	80096f0 <_printf_i+0x30>
 8009746:	2378      	movs	r3, #120	; 0x78
 8009748:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800974c:	4864      	ldr	r0, [pc, #400]	; (80098e0 <_printf_i+0x220>)
 800974e:	e055      	b.n	80097fc <_printf_i+0x13c>
 8009750:	6813      	ldr	r3, [r2, #0]
 8009752:	1d19      	adds	r1, r3, #4
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	6011      	str	r1, [r2, #0]
 8009758:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800975c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009760:	2301      	movs	r3, #1
 8009762:	e08c      	b.n	800987e <_printf_i+0x1be>
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	6011      	str	r1, [r2, #0]
 8009768:	f010 0f40 	tst.w	r0, #64	; 0x40
 800976c:	bf18      	it	ne
 800976e:	b21b      	sxthne	r3, r3
 8009770:	e7cf      	b.n	8009712 <_printf_i+0x52>
 8009772:	6813      	ldr	r3, [r2, #0]
 8009774:	6825      	ldr	r5, [r4, #0]
 8009776:	1d18      	adds	r0, r3, #4
 8009778:	6010      	str	r0, [r2, #0]
 800977a:	0628      	lsls	r0, r5, #24
 800977c:	d501      	bpl.n	8009782 <_printf_i+0xc2>
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	e002      	b.n	8009788 <_printf_i+0xc8>
 8009782:	0668      	lsls	r0, r5, #25
 8009784:	d5fb      	bpl.n	800977e <_printf_i+0xbe>
 8009786:	881b      	ldrh	r3, [r3, #0]
 8009788:	4854      	ldr	r0, [pc, #336]	; (80098dc <_printf_i+0x21c>)
 800978a:	296f      	cmp	r1, #111	; 0x6f
 800978c:	bf14      	ite	ne
 800978e:	220a      	movne	r2, #10
 8009790:	2208      	moveq	r2, #8
 8009792:	2100      	movs	r1, #0
 8009794:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009798:	6865      	ldr	r5, [r4, #4]
 800979a:	60a5      	str	r5, [r4, #8]
 800979c:	2d00      	cmp	r5, #0
 800979e:	f2c0 8095 	blt.w	80098cc <_printf_i+0x20c>
 80097a2:	6821      	ldr	r1, [r4, #0]
 80097a4:	f021 0104 	bic.w	r1, r1, #4
 80097a8:	6021      	str	r1, [r4, #0]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d13d      	bne.n	800982a <_printf_i+0x16a>
 80097ae:	2d00      	cmp	r5, #0
 80097b0:	f040 808e 	bne.w	80098d0 <_printf_i+0x210>
 80097b4:	4665      	mov	r5, ip
 80097b6:	2a08      	cmp	r2, #8
 80097b8:	d10b      	bne.n	80097d2 <_printf_i+0x112>
 80097ba:	6823      	ldr	r3, [r4, #0]
 80097bc:	07db      	lsls	r3, r3, #31
 80097be:	d508      	bpl.n	80097d2 <_printf_i+0x112>
 80097c0:	6923      	ldr	r3, [r4, #16]
 80097c2:	6862      	ldr	r2, [r4, #4]
 80097c4:	429a      	cmp	r2, r3
 80097c6:	bfde      	ittt	le
 80097c8:	2330      	movle	r3, #48	; 0x30
 80097ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80097ce:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80097d2:	ebac 0305 	sub.w	r3, ip, r5
 80097d6:	6123      	str	r3, [r4, #16]
 80097d8:	f8cd 8000 	str.w	r8, [sp]
 80097dc:	463b      	mov	r3, r7
 80097de:	aa03      	add	r2, sp, #12
 80097e0:	4621      	mov	r1, r4
 80097e2:	4630      	mov	r0, r6
 80097e4:	f7ff fef6 	bl	80095d4 <_printf_common>
 80097e8:	3001      	adds	r0, #1
 80097ea:	d14d      	bne.n	8009888 <_printf_i+0x1c8>
 80097ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80097f0:	b005      	add	sp, #20
 80097f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80097f6:	4839      	ldr	r0, [pc, #228]	; (80098dc <_printf_i+0x21c>)
 80097f8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80097fc:	6813      	ldr	r3, [r2, #0]
 80097fe:	6821      	ldr	r1, [r4, #0]
 8009800:	1d1d      	adds	r5, r3, #4
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	6015      	str	r5, [r2, #0]
 8009806:	060a      	lsls	r2, r1, #24
 8009808:	d50b      	bpl.n	8009822 <_printf_i+0x162>
 800980a:	07ca      	lsls	r2, r1, #31
 800980c:	bf44      	itt	mi
 800980e:	f041 0120 	orrmi.w	r1, r1, #32
 8009812:	6021      	strmi	r1, [r4, #0]
 8009814:	b91b      	cbnz	r3, 800981e <_printf_i+0x15e>
 8009816:	6822      	ldr	r2, [r4, #0]
 8009818:	f022 0220 	bic.w	r2, r2, #32
 800981c:	6022      	str	r2, [r4, #0]
 800981e:	2210      	movs	r2, #16
 8009820:	e7b7      	b.n	8009792 <_printf_i+0xd2>
 8009822:	064d      	lsls	r5, r1, #25
 8009824:	bf48      	it	mi
 8009826:	b29b      	uxthmi	r3, r3
 8009828:	e7ef      	b.n	800980a <_printf_i+0x14a>
 800982a:	4665      	mov	r5, ip
 800982c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009830:	fb02 3311 	mls	r3, r2, r1, r3
 8009834:	5cc3      	ldrb	r3, [r0, r3]
 8009836:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800983a:	460b      	mov	r3, r1
 800983c:	2900      	cmp	r1, #0
 800983e:	d1f5      	bne.n	800982c <_printf_i+0x16c>
 8009840:	e7b9      	b.n	80097b6 <_printf_i+0xf6>
 8009842:	6813      	ldr	r3, [r2, #0]
 8009844:	6825      	ldr	r5, [r4, #0]
 8009846:	6961      	ldr	r1, [r4, #20]
 8009848:	1d18      	adds	r0, r3, #4
 800984a:	6010      	str	r0, [r2, #0]
 800984c:	0628      	lsls	r0, r5, #24
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	d501      	bpl.n	8009856 <_printf_i+0x196>
 8009852:	6019      	str	r1, [r3, #0]
 8009854:	e002      	b.n	800985c <_printf_i+0x19c>
 8009856:	066a      	lsls	r2, r5, #25
 8009858:	d5fb      	bpl.n	8009852 <_printf_i+0x192>
 800985a:	8019      	strh	r1, [r3, #0]
 800985c:	2300      	movs	r3, #0
 800985e:	6123      	str	r3, [r4, #16]
 8009860:	4665      	mov	r5, ip
 8009862:	e7b9      	b.n	80097d8 <_printf_i+0x118>
 8009864:	6813      	ldr	r3, [r2, #0]
 8009866:	1d19      	adds	r1, r3, #4
 8009868:	6011      	str	r1, [r2, #0]
 800986a:	681d      	ldr	r5, [r3, #0]
 800986c:	6862      	ldr	r2, [r4, #4]
 800986e:	2100      	movs	r1, #0
 8009870:	4628      	mov	r0, r5
 8009872:	f7f6 fcad 	bl	80001d0 <memchr>
 8009876:	b108      	cbz	r0, 800987c <_printf_i+0x1bc>
 8009878:	1b40      	subs	r0, r0, r5
 800987a:	6060      	str	r0, [r4, #4]
 800987c:	6863      	ldr	r3, [r4, #4]
 800987e:	6123      	str	r3, [r4, #16]
 8009880:	2300      	movs	r3, #0
 8009882:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009886:	e7a7      	b.n	80097d8 <_printf_i+0x118>
 8009888:	6923      	ldr	r3, [r4, #16]
 800988a:	462a      	mov	r2, r5
 800988c:	4639      	mov	r1, r7
 800988e:	4630      	mov	r0, r6
 8009890:	47c0      	blx	r8
 8009892:	3001      	adds	r0, #1
 8009894:	d0aa      	beq.n	80097ec <_printf_i+0x12c>
 8009896:	6823      	ldr	r3, [r4, #0]
 8009898:	079b      	lsls	r3, r3, #30
 800989a:	d413      	bmi.n	80098c4 <_printf_i+0x204>
 800989c:	68e0      	ldr	r0, [r4, #12]
 800989e:	9b03      	ldr	r3, [sp, #12]
 80098a0:	4298      	cmp	r0, r3
 80098a2:	bfb8      	it	lt
 80098a4:	4618      	movlt	r0, r3
 80098a6:	e7a3      	b.n	80097f0 <_printf_i+0x130>
 80098a8:	2301      	movs	r3, #1
 80098aa:	464a      	mov	r2, r9
 80098ac:	4639      	mov	r1, r7
 80098ae:	4630      	mov	r0, r6
 80098b0:	47c0      	blx	r8
 80098b2:	3001      	adds	r0, #1
 80098b4:	d09a      	beq.n	80097ec <_printf_i+0x12c>
 80098b6:	3501      	adds	r5, #1
 80098b8:	68e3      	ldr	r3, [r4, #12]
 80098ba:	9a03      	ldr	r2, [sp, #12]
 80098bc:	1a9b      	subs	r3, r3, r2
 80098be:	42ab      	cmp	r3, r5
 80098c0:	dcf2      	bgt.n	80098a8 <_printf_i+0x1e8>
 80098c2:	e7eb      	b.n	800989c <_printf_i+0x1dc>
 80098c4:	2500      	movs	r5, #0
 80098c6:	f104 0919 	add.w	r9, r4, #25
 80098ca:	e7f5      	b.n	80098b8 <_printf_i+0x1f8>
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d1ac      	bne.n	800982a <_printf_i+0x16a>
 80098d0:	7803      	ldrb	r3, [r0, #0]
 80098d2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80098d6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80098da:	e76c      	b.n	80097b6 <_printf_i+0xf6>
 80098dc:	08009f35 	.word	0x08009f35
 80098e0:	08009f46 	.word	0x08009f46

080098e4 <_putc_r>:
 80098e4:	b570      	push	{r4, r5, r6, lr}
 80098e6:	460d      	mov	r5, r1
 80098e8:	4614      	mov	r4, r2
 80098ea:	4606      	mov	r6, r0
 80098ec:	b118      	cbz	r0, 80098f6 <_putc_r+0x12>
 80098ee:	6983      	ldr	r3, [r0, #24]
 80098f0:	b90b      	cbnz	r3, 80098f6 <_putc_r+0x12>
 80098f2:	f7ff fca3 	bl	800923c <__sinit>
 80098f6:	4b13      	ldr	r3, [pc, #76]	; (8009944 <_putc_r+0x60>)
 80098f8:	429c      	cmp	r4, r3
 80098fa:	d112      	bne.n	8009922 <_putc_r+0x3e>
 80098fc:	6874      	ldr	r4, [r6, #4]
 80098fe:	68a3      	ldr	r3, [r4, #8]
 8009900:	3b01      	subs	r3, #1
 8009902:	2b00      	cmp	r3, #0
 8009904:	60a3      	str	r3, [r4, #8]
 8009906:	da16      	bge.n	8009936 <_putc_r+0x52>
 8009908:	69a2      	ldr	r2, [r4, #24]
 800990a:	4293      	cmp	r3, r2
 800990c:	db02      	blt.n	8009914 <_putc_r+0x30>
 800990e:	b2eb      	uxtb	r3, r5
 8009910:	2b0a      	cmp	r3, #10
 8009912:	d110      	bne.n	8009936 <_putc_r+0x52>
 8009914:	4622      	mov	r2, r4
 8009916:	4629      	mov	r1, r5
 8009918:	4630      	mov	r0, r6
 800991a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800991e:	f000 b85b 	b.w	80099d8 <__swbuf_r>
 8009922:	4b09      	ldr	r3, [pc, #36]	; (8009948 <_putc_r+0x64>)
 8009924:	429c      	cmp	r4, r3
 8009926:	d101      	bne.n	800992c <_putc_r+0x48>
 8009928:	68b4      	ldr	r4, [r6, #8]
 800992a:	e7e8      	b.n	80098fe <_putc_r+0x1a>
 800992c:	4b07      	ldr	r3, [pc, #28]	; (800994c <_putc_r+0x68>)
 800992e:	429c      	cmp	r4, r3
 8009930:	bf08      	it	eq
 8009932:	68f4      	ldreq	r4, [r6, #12]
 8009934:	e7e3      	b.n	80098fe <_putc_r+0x1a>
 8009936:	6823      	ldr	r3, [r4, #0]
 8009938:	1c5a      	adds	r2, r3, #1
 800993a:	6022      	str	r2, [r4, #0]
 800993c:	701d      	strb	r5, [r3, #0]
 800993e:	b2e8      	uxtb	r0, r5
 8009940:	bd70      	pop	{r4, r5, r6, pc}
 8009942:	bf00      	nop
 8009944:	08009ee4 	.word	0x08009ee4
 8009948:	08009f04 	.word	0x08009f04
 800994c:	08009ec4 	.word	0x08009ec4

08009950 <__sread>:
 8009950:	b510      	push	{r4, lr}
 8009952:	460c      	mov	r4, r1
 8009954:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009958:	f000 fa46 	bl	8009de8 <_read_r>
 800995c:	2800      	cmp	r0, #0
 800995e:	bfab      	itete	ge
 8009960:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009962:	89a3      	ldrhlt	r3, [r4, #12]
 8009964:	181b      	addge	r3, r3, r0
 8009966:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800996a:	bfac      	ite	ge
 800996c:	6563      	strge	r3, [r4, #84]	; 0x54
 800996e:	81a3      	strhlt	r3, [r4, #12]
 8009970:	bd10      	pop	{r4, pc}

08009972 <__swrite>:
 8009972:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009976:	461f      	mov	r7, r3
 8009978:	898b      	ldrh	r3, [r1, #12]
 800997a:	05db      	lsls	r3, r3, #23
 800997c:	4605      	mov	r5, r0
 800997e:	460c      	mov	r4, r1
 8009980:	4616      	mov	r6, r2
 8009982:	d505      	bpl.n	8009990 <__swrite+0x1e>
 8009984:	2302      	movs	r3, #2
 8009986:	2200      	movs	r2, #0
 8009988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800998c:	f000 f9b6 	bl	8009cfc <_lseek_r>
 8009990:	89a3      	ldrh	r3, [r4, #12]
 8009992:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009996:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800999a:	81a3      	strh	r3, [r4, #12]
 800999c:	4632      	mov	r2, r6
 800999e:	463b      	mov	r3, r7
 80099a0:	4628      	mov	r0, r5
 80099a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099a6:	f000 b869 	b.w	8009a7c <_write_r>

080099aa <__sseek>:
 80099aa:	b510      	push	{r4, lr}
 80099ac:	460c      	mov	r4, r1
 80099ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099b2:	f000 f9a3 	bl	8009cfc <_lseek_r>
 80099b6:	1c43      	adds	r3, r0, #1
 80099b8:	89a3      	ldrh	r3, [r4, #12]
 80099ba:	bf15      	itete	ne
 80099bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80099be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80099c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80099c6:	81a3      	strheq	r3, [r4, #12]
 80099c8:	bf18      	it	ne
 80099ca:	81a3      	strhne	r3, [r4, #12]
 80099cc:	bd10      	pop	{r4, pc}

080099ce <__sclose>:
 80099ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099d2:	f000 b8d3 	b.w	8009b7c <_close_r>
	...

080099d8 <__swbuf_r>:
 80099d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099da:	460e      	mov	r6, r1
 80099dc:	4614      	mov	r4, r2
 80099de:	4605      	mov	r5, r0
 80099e0:	b118      	cbz	r0, 80099ea <__swbuf_r+0x12>
 80099e2:	6983      	ldr	r3, [r0, #24]
 80099e4:	b90b      	cbnz	r3, 80099ea <__swbuf_r+0x12>
 80099e6:	f7ff fc29 	bl	800923c <__sinit>
 80099ea:	4b21      	ldr	r3, [pc, #132]	; (8009a70 <__swbuf_r+0x98>)
 80099ec:	429c      	cmp	r4, r3
 80099ee:	d12a      	bne.n	8009a46 <__swbuf_r+0x6e>
 80099f0:	686c      	ldr	r4, [r5, #4]
 80099f2:	69a3      	ldr	r3, [r4, #24]
 80099f4:	60a3      	str	r3, [r4, #8]
 80099f6:	89a3      	ldrh	r3, [r4, #12]
 80099f8:	071a      	lsls	r2, r3, #28
 80099fa:	d52e      	bpl.n	8009a5a <__swbuf_r+0x82>
 80099fc:	6923      	ldr	r3, [r4, #16]
 80099fe:	b363      	cbz	r3, 8009a5a <__swbuf_r+0x82>
 8009a00:	6923      	ldr	r3, [r4, #16]
 8009a02:	6820      	ldr	r0, [r4, #0]
 8009a04:	1ac0      	subs	r0, r0, r3
 8009a06:	6963      	ldr	r3, [r4, #20]
 8009a08:	b2f6      	uxtb	r6, r6
 8009a0a:	4283      	cmp	r3, r0
 8009a0c:	4637      	mov	r7, r6
 8009a0e:	dc04      	bgt.n	8009a1a <__swbuf_r+0x42>
 8009a10:	4621      	mov	r1, r4
 8009a12:	4628      	mov	r0, r5
 8009a14:	f000 f948 	bl	8009ca8 <_fflush_r>
 8009a18:	bb28      	cbnz	r0, 8009a66 <__swbuf_r+0x8e>
 8009a1a:	68a3      	ldr	r3, [r4, #8]
 8009a1c:	3b01      	subs	r3, #1
 8009a1e:	60a3      	str	r3, [r4, #8]
 8009a20:	6823      	ldr	r3, [r4, #0]
 8009a22:	1c5a      	adds	r2, r3, #1
 8009a24:	6022      	str	r2, [r4, #0]
 8009a26:	701e      	strb	r6, [r3, #0]
 8009a28:	6963      	ldr	r3, [r4, #20]
 8009a2a:	3001      	adds	r0, #1
 8009a2c:	4283      	cmp	r3, r0
 8009a2e:	d004      	beq.n	8009a3a <__swbuf_r+0x62>
 8009a30:	89a3      	ldrh	r3, [r4, #12]
 8009a32:	07db      	lsls	r3, r3, #31
 8009a34:	d519      	bpl.n	8009a6a <__swbuf_r+0x92>
 8009a36:	2e0a      	cmp	r6, #10
 8009a38:	d117      	bne.n	8009a6a <__swbuf_r+0x92>
 8009a3a:	4621      	mov	r1, r4
 8009a3c:	4628      	mov	r0, r5
 8009a3e:	f000 f933 	bl	8009ca8 <_fflush_r>
 8009a42:	b190      	cbz	r0, 8009a6a <__swbuf_r+0x92>
 8009a44:	e00f      	b.n	8009a66 <__swbuf_r+0x8e>
 8009a46:	4b0b      	ldr	r3, [pc, #44]	; (8009a74 <__swbuf_r+0x9c>)
 8009a48:	429c      	cmp	r4, r3
 8009a4a:	d101      	bne.n	8009a50 <__swbuf_r+0x78>
 8009a4c:	68ac      	ldr	r4, [r5, #8]
 8009a4e:	e7d0      	b.n	80099f2 <__swbuf_r+0x1a>
 8009a50:	4b09      	ldr	r3, [pc, #36]	; (8009a78 <__swbuf_r+0xa0>)
 8009a52:	429c      	cmp	r4, r3
 8009a54:	bf08      	it	eq
 8009a56:	68ec      	ldreq	r4, [r5, #12]
 8009a58:	e7cb      	b.n	80099f2 <__swbuf_r+0x1a>
 8009a5a:	4621      	mov	r1, r4
 8009a5c:	4628      	mov	r0, r5
 8009a5e:	f000 f81f 	bl	8009aa0 <__swsetup_r>
 8009a62:	2800      	cmp	r0, #0
 8009a64:	d0cc      	beq.n	8009a00 <__swbuf_r+0x28>
 8009a66:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009a6a:	4638      	mov	r0, r7
 8009a6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a6e:	bf00      	nop
 8009a70:	08009ee4 	.word	0x08009ee4
 8009a74:	08009f04 	.word	0x08009f04
 8009a78:	08009ec4 	.word	0x08009ec4

08009a7c <_write_r>:
 8009a7c:	b538      	push	{r3, r4, r5, lr}
 8009a7e:	4c07      	ldr	r4, [pc, #28]	; (8009a9c <_write_r+0x20>)
 8009a80:	4605      	mov	r5, r0
 8009a82:	4608      	mov	r0, r1
 8009a84:	4611      	mov	r1, r2
 8009a86:	2200      	movs	r2, #0
 8009a88:	6022      	str	r2, [r4, #0]
 8009a8a:	461a      	mov	r2, r3
 8009a8c:	f7f7 fe37 	bl	80016fe <_write>
 8009a90:	1c43      	adds	r3, r0, #1
 8009a92:	d102      	bne.n	8009a9a <_write_r+0x1e>
 8009a94:	6823      	ldr	r3, [r4, #0]
 8009a96:	b103      	cbz	r3, 8009a9a <_write_r+0x1e>
 8009a98:	602b      	str	r3, [r5, #0]
 8009a9a:	bd38      	pop	{r3, r4, r5, pc}
 8009a9c:	200008cc 	.word	0x200008cc

08009aa0 <__swsetup_r>:
 8009aa0:	4b32      	ldr	r3, [pc, #200]	; (8009b6c <__swsetup_r+0xcc>)
 8009aa2:	b570      	push	{r4, r5, r6, lr}
 8009aa4:	681d      	ldr	r5, [r3, #0]
 8009aa6:	4606      	mov	r6, r0
 8009aa8:	460c      	mov	r4, r1
 8009aaa:	b125      	cbz	r5, 8009ab6 <__swsetup_r+0x16>
 8009aac:	69ab      	ldr	r3, [r5, #24]
 8009aae:	b913      	cbnz	r3, 8009ab6 <__swsetup_r+0x16>
 8009ab0:	4628      	mov	r0, r5
 8009ab2:	f7ff fbc3 	bl	800923c <__sinit>
 8009ab6:	4b2e      	ldr	r3, [pc, #184]	; (8009b70 <__swsetup_r+0xd0>)
 8009ab8:	429c      	cmp	r4, r3
 8009aba:	d10f      	bne.n	8009adc <__swsetup_r+0x3c>
 8009abc:	686c      	ldr	r4, [r5, #4]
 8009abe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ac2:	b29a      	uxth	r2, r3
 8009ac4:	0715      	lsls	r5, r2, #28
 8009ac6:	d42c      	bmi.n	8009b22 <__swsetup_r+0x82>
 8009ac8:	06d0      	lsls	r0, r2, #27
 8009aca:	d411      	bmi.n	8009af0 <__swsetup_r+0x50>
 8009acc:	2209      	movs	r2, #9
 8009ace:	6032      	str	r2, [r6, #0]
 8009ad0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ad4:	81a3      	strh	r3, [r4, #12]
 8009ad6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ada:	e03e      	b.n	8009b5a <__swsetup_r+0xba>
 8009adc:	4b25      	ldr	r3, [pc, #148]	; (8009b74 <__swsetup_r+0xd4>)
 8009ade:	429c      	cmp	r4, r3
 8009ae0:	d101      	bne.n	8009ae6 <__swsetup_r+0x46>
 8009ae2:	68ac      	ldr	r4, [r5, #8]
 8009ae4:	e7eb      	b.n	8009abe <__swsetup_r+0x1e>
 8009ae6:	4b24      	ldr	r3, [pc, #144]	; (8009b78 <__swsetup_r+0xd8>)
 8009ae8:	429c      	cmp	r4, r3
 8009aea:	bf08      	it	eq
 8009aec:	68ec      	ldreq	r4, [r5, #12]
 8009aee:	e7e6      	b.n	8009abe <__swsetup_r+0x1e>
 8009af0:	0751      	lsls	r1, r2, #29
 8009af2:	d512      	bpl.n	8009b1a <__swsetup_r+0x7a>
 8009af4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009af6:	b141      	cbz	r1, 8009b0a <__swsetup_r+0x6a>
 8009af8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009afc:	4299      	cmp	r1, r3
 8009afe:	d002      	beq.n	8009b06 <__swsetup_r+0x66>
 8009b00:	4630      	mov	r0, r6
 8009b02:	f7ff fa77 	bl	8008ff4 <_free_r>
 8009b06:	2300      	movs	r3, #0
 8009b08:	6363      	str	r3, [r4, #52]	; 0x34
 8009b0a:	89a3      	ldrh	r3, [r4, #12]
 8009b0c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009b10:	81a3      	strh	r3, [r4, #12]
 8009b12:	2300      	movs	r3, #0
 8009b14:	6063      	str	r3, [r4, #4]
 8009b16:	6923      	ldr	r3, [r4, #16]
 8009b18:	6023      	str	r3, [r4, #0]
 8009b1a:	89a3      	ldrh	r3, [r4, #12]
 8009b1c:	f043 0308 	orr.w	r3, r3, #8
 8009b20:	81a3      	strh	r3, [r4, #12]
 8009b22:	6923      	ldr	r3, [r4, #16]
 8009b24:	b94b      	cbnz	r3, 8009b3a <__swsetup_r+0x9a>
 8009b26:	89a3      	ldrh	r3, [r4, #12]
 8009b28:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009b2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b30:	d003      	beq.n	8009b3a <__swsetup_r+0x9a>
 8009b32:	4621      	mov	r1, r4
 8009b34:	4630      	mov	r0, r6
 8009b36:	f000 f917 	bl	8009d68 <__smakebuf_r>
 8009b3a:	89a2      	ldrh	r2, [r4, #12]
 8009b3c:	f012 0301 	ands.w	r3, r2, #1
 8009b40:	d00c      	beq.n	8009b5c <__swsetup_r+0xbc>
 8009b42:	2300      	movs	r3, #0
 8009b44:	60a3      	str	r3, [r4, #8]
 8009b46:	6963      	ldr	r3, [r4, #20]
 8009b48:	425b      	negs	r3, r3
 8009b4a:	61a3      	str	r3, [r4, #24]
 8009b4c:	6923      	ldr	r3, [r4, #16]
 8009b4e:	b953      	cbnz	r3, 8009b66 <__swsetup_r+0xc6>
 8009b50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b54:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009b58:	d1ba      	bne.n	8009ad0 <__swsetup_r+0x30>
 8009b5a:	bd70      	pop	{r4, r5, r6, pc}
 8009b5c:	0792      	lsls	r2, r2, #30
 8009b5e:	bf58      	it	pl
 8009b60:	6963      	ldrpl	r3, [r4, #20]
 8009b62:	60a3      	str	r3, [r4, #8]
 8009b64:	e7f2      	b.n	8009b4c <__swsetup_r+0xac>
 8009b66:	2000      	movs	r0, #0
 8009b68:	e7f7      	b.n	8009b5a <__swsetup_r+0xba>
 8009b6a:	bf00      	nop
 8009b6c:	20000030 	.word	0x20000030
 8009b70:	08009ee4 	.word	0x08009ee4
 8009b74:	08009f04 	.word	0x08009f04
 8009b78:	08009ec4 	.word	0x08009ec4

08009b7c <_close_r>:
 8009b7c:	b538      	push	{r3, r4, r5, lr}
 8009b7e:	4c06      	ldr	r4, [pc, #24]	; (8009b98 <_close_r+0x1c>)
 8009b80:	2300      	movs	r3, #0
 8009b82:	4605      	mov	r5, r0
 8009b84:	4608      	mov	r0, r1
 8009b86:	6023      	str	r3, [r4, #0]
 8009b88:	f7f7 fdd5 	bl	8001736 <_close>
 8009b8c:	1c43      	adds	r3, r0, #1
 8009b8e:	d102      	bne.n	8009b96 <_close_r+0x1a>
 8009b90:	6823      	ldr	r3, [r4, #0]
 8009b92:	b103      	cbz	r3, 8009b96 <_close_r+0x1a>
 8009b94:	602b      	str	r3, [r5, #0]
 8009b96:	bd38      	pop	{r3, r4, r5, pc}
 8009b98:	200008cc 	.word	0x200008cc

08009b9c <__sflush_r>:
 8009b9c:	898a      	ldrh	r2, [r1, #12]
 8009b9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ba2:	4605      	mov	r5, r0
 8009ba4:	0710      	lsls	r0, r2, #28
 8009ba6:	460c      	mov	r4, r1
 8009ba8:	d458      	bmi.n	8009c5c <__sflush_r+0xc0>
 8009baa:	684b      	ldr	r3, [r1, #4]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	dc05      	bgt.n	8009bbc <__sflush_r+0x20>
 8009bb0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	dc02      	bgt.n	8009bbc <__sflush_r+0x20>
 8009bb6:	2000      	movs	r0, #0
 8009bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009bbe:	2e00      	cmp	r6, #0
 8009bc0:	d0f9      	beq.n	8009bb6 <__sflush_r+0x1a>
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009bc8:	682f      	ldr	r7, [r5, #0]
 8009bca:	6a21      	ldr	r1, [r4, #32]
 8009bcc:	602b      	str	r3, [r5, #0]
 8009bce:	d032      	beq.n	8009c36 <__sflush_r+0x9a>
 8009bd0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009bd2:	89a3      	ldrh	r3, [r4, #12]
 8009bd4:	075a      	lsls	r2, r3, #29
 8009bd6:	d505      	bpl.n	8009be4 <__sflush_r+0x48>
 8009bd8:	6863      	ldr	r3, [r4, #4]
 8009bda:	1ac0      	subs	r0, r0, r3
 8009bdc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009bde:	b10b      	cbz	r3, 8009be4 <__sflush_r+0x48>
 8009be0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009be2:	1ac0      	subs	r0, r0, r3
 8009be4:	2300      	movs	r3, #0
 8009be6:	4602      	mov	r2, r0
 8009be8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009bea:	6a21      	ldr	r1, [r4, #32]
 8009bec:	4628      	mov	r0, r5
 8009bee:	47b0      	blx	r6
 8009bf0:	1c43      	adds	r3, r0, #1
 8009bf2:	89a3      	ldrh	r3, [r4, #12]
 8009bf4:	d106      	bne.n	8009c04 <__sflush_r+0x68>
 8009bf6:	6829      	ldr	r1, [r5, #0]
 8009bf8:	291d      	cmp	r1, #29
 8009bfa:	d848      	bhi.n	8009c8e <__sflush_r+0xf2>
 8009bfc:	4a29      	ldr	r2, [pc, #164]	; (8009ca4 <__sflush_r+0x108>)
 8009bfe:	40ca      	lsrs	r2, r1
 8009c00:	07d6      	lsls	r6, r2, #31
 8009c02:	d544      	bpl.n	8009c8e <__sflush_r+0xf2>
 8009c04:	2200      	movs	r2, #0
 8009c06:	6062      	str	r2, [r4, #4]
 8009c08:	04d9      	lsls	r1, r3, #19
 8009c0a:	6922      	ldr	r2, [r4, #16]
 8009c0c:	6022      	str	r2, [r4, #0]
 8009c0e:	d504      	bpl.n	8009c1a <__sflush_r+0x7e>
 8009c10:	1c42      	adds	r2, r0, #1
 8009c12:	d101      	bne.n	8009c18 <__sflush_r+0x7c>
 8009c14:	682b      	ldr	r3, [r5, #0]
 8009c16:	b903      	cbnz	r3, 8009c1a <__sflush_r+0x7e>
 8009c18:	6560      	str	r0, [r4, #84]	; 0x54
 8009c1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c1c:	602f      	str	r7, [r5, #0]
 8009c1e:	2900      	cmp	r1, #0
 8009c20:	d0c9      	beq.n	8009bb6 <__sflush_r+0x1a>
 8009c22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c26:	4299      	cmp	r1, r3
 8009c28:	d002      	beq.n	8009c30 <__sflush_r+0x94>
 8009c2a:	4628      	mov	r0, r5
 8009c2c:	f7ff f9e2 	bl	8008ff4 <_free_r>
 8009c30:	2000      	movs	r0, #0
 8009c32:	6360      	str	r0, [r4, #52]	; 0x34
 8009c34:	e7c0      	b.n	8009bb8 <__sflush_r+0x1c>
 8009c36:	2301      	movs	r3, #1
 8009c38:	4628      	mov	r0, r5
 8009c3a:	47b0      	blx	r6
 8009c3c:	1c41      	adds	r1, r0, #1
 8009c3e:	d1c8      	bne.n	8009bd2 <__sflush_r+0x36>
 8009c40:	682b      	ldr	r3, [r5, #0]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d0c5      	beq.n	8009bd2 <__sflush_r+0x36>
 8009c46:	2b1d      	cmp	r3, #29
 8009c48:	d001      	beq.n	8009c4e <__sflush_r+0xb2>
 8009c4a:	2b16      	cmp	r3, #22
 8009c4c:	d101      	bne.n	8009c52 <__sflush_r+0xb6>
 8009c4e:	602f      	str	r7, [r5, #0]
 8009c50:	e7b1      	b.n	8009bb6 <__sflush_r+0x1a>
 8009c52:	89a3      	ldrh	r3, [r4, #12]
 8009c54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c58:	81a3      	strh	r3, [r4, #12]
 8009c5a:	e7ad      	b.n	8009bb8 <__sflush_r+0x1c>
 8009c5c:	690f      	ldr	r7, [r1, #16]
 8009c5e:	2f00      	cmp	r7, #0
 8009c60:	d0a9      	beq.n	8009bb6 <__sflush_r+0x1a>
 8009c62:	0793      	lsls	r3, r2, #30
 8009c64:	680e      	ldr	r6, [r1, #0]
 8009c66:	bf08      	it	eq
 8009c68:	694b      	ldreq	r3, [r1, #20]
 8009c6a:	600f      	str	r7, [r1, #0]
 8009c6c:	bf18      	it	ne
 8009c6e:	2300      	movne	r3, #0
 8009c70:	eba6 0807 	sub.w	r8, r6, r7
 8009c74:	608b      	str	r3, [r1, #8]
 8009c76:	f1b8 0f00 	cmp.w	r8, #0
 8009c7a:	dd9c      	ble.n	8009bb6 <__sflush_r+0x1a>
 8009c7c:	4643      	mov	r3, r8
 8009c7e:	463a      	mov	r2, r7
 8009c80:	6a21      	ldr	r1, [r4, #32]
 8009c82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009c84:	4628      	mov	r0, r5
 8009c86:	47b0      	blx	r6
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	dc06      	bgt.n	8009c9a <__sflush_r+0xfe>
 8009c8c:	89a3      	ldrh	r3, [r4, #12]
 8009c8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c92:	81a3      	strh	r3, [r4, #12]
 8009c94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c98:	e78e      	b.n	8009bb8 <__sflush_r+0x1c>
 8009c9a:	4407      	add	r7, r0
 8009c9c:	eba8 0800 	sub.w	r8, r8, r0
 8009ca0:	e7e9      	b.n	8009c76 <__sflush_r+0xda>
 8009ca2:	bf00      	nop
 8009ca4:	20400001 	.word	0x20400001

08009ca8 <_fflush_r>:
 8009ca8:	b538      	push	{r3, r4, r5, lr}
 8009caa:	690b      	ldr	r3, [r1, #16]
 8009cac:	4605      	mov	r5, r0
 8009cae:	460c      	mov	r4, r1
 8009cb0:	b1db      	cbz	r3, 8009cea <_fflush_r+0x42>
 8009cb2:	b118      	cbz	r0, 8009cbc <_fflush_r+0x14>
 8009cb4:	6983      	ldr	r3, [r0, #24]
 8009cb6:	b90b      	cbnz	r3, 8009cbc <_fflush_r+0x14>
 8009cb8:	f7ff fac0 	bl	800923c <__sinit>
 8009cbc:	4b0c      	ldr	r3, [pc, #48]	; (8009cf0 <_fflush_r+0x48>)
 8009cbe:	429c      	cmp	r4, r3
 8009cc0:	d109      	bne.n	8009cd6 <_fflush_r+0x2e>
 8009cc2:	686c      	ldr	r4, [r5, #4]
 8009cc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cc8:	b17b      	cbz	r3, 8009cea <_fflush_r+0x42>
 8009cca:	4621      	mov	r1, r4
 8009ccc:	4628      	mov	r0, r5
 8009cce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009cd2:	f7ff bf63 	b.w	8009b9c <__sflush_r>
 8009cd6:	4b07      	ldr	r3, [pc, #28]	; (8009cf4 <_fflush_r+0x4c>)
 8009cd8:	429c      	cmp	r4, r3
 8009cda:	d101      	bne.n	8009ce0 <_fflush_r+0x38>
 8009cdc:	68ac      	ldr	r4, [r5, #8]
 8009cde:	e7f1      	b.n	8009cc4 <_fflush_r+0x1c>
 8009ce0:	4b05      	ldr	r3, [pc, #20]	; (8009cf8 <_fflush_r+0x50>)
 8009ce2:	429c      	cmp	r4, r3
 8009ce4:	bf08      	it	eq
 8009ce6:	68ec      	ldreq	r4, [r5, #12]
 8009ce8:	e7ec      	b.n	8009cc4 <_fflush_r+0x1c>
 8009cea:	2000      	movs	r0, #0
 8009cec:	bd38      	pop	{r3, r4, r5, pc}
 8009cee:	bf00      	nop
 8009cf0:	08009ee4 	.word	0x08009ee4
 8009cf4:	08009f04 	.word	0x08009f04
 8009cf8:	08009ec4 	.word	0x08009ec4

08009cfc <_lseek_r>:
 8009cfc:	b538      	push	{r3, r4, r5, lr}
 8009cfe:	4c07      	ldr	r4, [pc, #28]	; (8009d1c <_lseek_r+0x20>)
 8009d00:	4605      	mov	r5, r0
 8009d02:	4608      	mov	r0, r1
 8009d04:	4611      	mov	r1, r2
 8009d06:	2200      	movs	r2, #0
 8009d08:	6022      	str	r2, [r4, #0]
 8009d0a:	461a      	mov	r2, r3
 8009d0c:	f7f7 fd3a 	bl	8001784 <_lseek>
 8009d10:	1c43      	adds	r3, r0, #1
 8009d12:	d102      	bne.n	8009d1a <_lseek_r+0x1e>
 8009d14:	6823      	ldr	r3, [r4, #0]
 8009d16:	b103      	cbz	r3, 8009d1a <_lseek_r+0x1e>
 8009d18:	602b      	str	r3, [r5, #0]
 8009d1a:	bd38      	pop	{r3, r4, r5, pc}
 8009d1c:	200008cc 	.word	0x200008cc

08009d20 <__swhatbuf_r>:
 8009d20:	b570      	push	{r4, r5, r6, lr}
 8009d22:	460e      	mov	r6, r1
 8009d24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d28:	2900      	cmp	r1, #0
 8009d2a:	b096      	sub	sp, #88	; 0x58
 8009d2c:	4614      	mov	r4, r2
 8009d2e:	461d      	mov	r5, r3
 8009d30:	da07      	bge.n	8009d42 <__swhatbuf_r+0x22>
 8009d32:	2300      	movs	r3, #0
 8009d34:	602b      	str	r3, [r5, #0]
 8009d36:	89b3      	ldrh	r3, [r6, #12]
 8009d38:	061a      	lsls	r2, r3, #24
 8009d3a:	d410      	bmi.n	8009d5e <__swhatbuf_r+0x3e>
 8009d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d40:	e00e      	b.n	8009d60 <__swhatbuf_r+0x40>
 8009d42:	466a      	mov	r2, sp
 8009d44:	f000 f862 	bl	8009e0c <_fstat_r>
 8009d48:	2800      	cmp	r0, #0
 8009d4a:	dbf2      	blt.n	8009d32 <__swhatbuf_r+0x12>
 8009d4c:	9a01      	ldr	r2, [sp, #4]
 8009d4e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009d52:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009d56:	425a      	negs	r2, r3
 8009d58:	415a      	adcs	r2, r3
 8009d5a:	602a      	str	r2, [r5, #0]
 8009d5c:	e7ee      	b.n	8009d3c <__swhatbuf_r+0x1c>
 8009d5e:	2340      	movs	r3, #64	; 0x40
 8009d60:	2000      	movs	r0, #0
 8009d62:	6023      	str	r3, [r4, #0]
 8009d64:	b016      	add	sp, #88	; 0x58
 8009d66:	bd70      	pop	{r4, r5, r6, pc}

08009d68 <__smakebuf_r>:
 8009d68:	898b      	ldrh	r3, [r1, #12]
 8009d6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009d6c:	079d      	lsls	r5, r3, #30
 8009d6e:	4606      	mov	r6, r0
 8009d70:	460c      	mov	r4, r1
 8009d72:	d507      	bpl.n	8009d84 <__smakebuf_r+0x1c>
 8009d74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009d78:	6023      	str	r3, [r4, #0]
 8009d7a:	6123      	str	r3, [r4, #16]
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	6163      	str	r3, [r4, #20]
 8009d80:	b002      	add	sp, #8
 8009d82:	bd70      	pop	{r4, r5, r6, pc}
 8009d84:	ab01      	add	r3, sp, #4
 8009d86:	466a      	mov	r2, sp
 8009d88:	f7ff ffca 	bl	8009d20 <__swhatbuf_r>
 8009d8c:	9900      	ldr	r1, [sp, #0]
 8009d8e:	4605      	mov	r5, r0
 8009d90:	4630      	mov	r0, r6
 8009d92:	f7ff f97d 	bl	8009090 <_malloc_r>
 8009d96:	b948      	cbnz	r0, 8009dac <__smakebuf_r+0x44>
 8009d98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d9c:	059a      	lsls	r2, r3, #22
 8009d9e:	d4ef      	bmi.n	8009d80 <__smakebuf_r+0x18>
 8009da0:	f023 0303 	bic.w	r3, r3, #3
 8009da4:	f043 0302 	orr.w	r3, r3, #2
 8009da8:	81a3      	strh	r3, [r4, #12]
 8009daa:	e7e3      	b.n	8009d74 <__smakebuf_r+0xc>
 8009dac:	4b0d      	ldr	r3, [pc, #52]	; (8009de4 <__smakebuf_r+0x7c>)
 8009dae:	62b3      	str	r3, [r6, #40]	; 0x28
 8009db0:	89a3      	ldrh	r3, [r4, #12]
 8009db2:	6020      	str	r0, [r4, #0]
 8009db4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009db8:	81a3      	strh	r3, [r4, #12]
 8009dba:	9b00      	ldr	r3, [sp, #0]
 8009dbc:	6163      	str	r3, [r4, #20]
 8009dbe:	9b01      	ldr	r3, [sp, #4]
 8009dc0:	6120      	str	r0, [r4, #16]
 8009dc2:	b15b      	cbz	r3, 8009ddc <__smakebuf_r+0x74>
 8009dc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009dc8:	4630      	mov	r0, r6
 8009dca:	f000 f831 	bl	8009e30 <_isatty_r>
 8009dce:	b128      	cbz	r0, 8009ddc <__smakebuf_r+0x74>
 8009dd0:	89a3      	ldrh	r3, [r4, #12]
 8009dd2:	f023 0303 	bic.w	r3, r3, #3
 8009dd6:	f043 0301 	orr.w	r3, r3, #1
 8009dda:	81a3      	strh	r3, [r4, #12]
 8009ddc:	89a3      	ldrh	r3, [r4, #12]
 8009dde:	431d      	orrs	r5, r3
 8009de0:	81a5      	strh	r5, [r4, #12]
 8009de2:	e7cd      	b.n	8009d80 <__smakebuf_r+0x18>
 8009de4:	08009205 	.word	0x08009205

08009de8 <_read_r>:
 8009de8:	b538      	push	{r3, r4, r5, lr}
 8009dea:	4c07      	ldr	r4, [pc, #28]	; (8009e08 <_read_r+0x20>)
 8009dec:	4605      	mov	r5, r0
 8009dee:	4608      	mov	r0, r1
 8009df0:	4611      	mov	r1, r2
 8009df2:	2200      	movs	r2, #0
 8009df4:	6022      	str	r2, [r4, #0]
 8009df6:	461a      	mov	r2, r3
 8009df8:	f7f7 fc64 	bl	80016c4 <_read>
 8009dfc:	1c43      	adds	r3, r0, #1
 8009dfe:	d102      	bne.n	8009e06 <_read_r+0x1e>
 8009e00:	6823      	ldr	r3, [r4, #0]
 8009e02:	b103      	cbz	r3, 8009e06 <_read_r+0x1e>
 8009e04:	602b      	str	r3, [r5, #0]
 8009e06:	bd38      	pop	{r3, r4, r5, pc}
 8009e08:	200008cc 	.word	0x200008cc

08009e0c <_fstat_r>:
 8009e0c:	b538      	push	{r3, r4, r5, lr}
 8009e0e:	4c07      	ldr	r4, [pc, #28]	; (8009e2c <_fstat_r+0x20>)
 8009e10:	2300      	movs	r3, #0
 8009e12:	4605      	mov	r5, r0
 8009e14:	4608      	mov	r0, r1
 8009e16:	4611      	mov	r1, r2
 8009e18:	6023      	str	r3, [r4, #0]
 8009e1a:	f7f7 fc98 	bl	800174e <_fstat>
 8009e1e:	1c43      	adds	r3, r0, #1
 8009e20:	d102      	bne.n	8009e28 <_fstat_r+0x1c>
 8009e22:	6823      	ldr	r3, [r4, #0]
 8009e24:	b103      	cbz	r3, 8009e28 <_fstat_r+0x1c>
 8009e26:	602b      	str	r3, [r5, #0]
 8009e28:	bd38      	pop	{r3, r4, r5, pc}
 8009e2a:	bf00      	nop
 8009e2c:	200008cc 	.word	0x200008cc

08009e30 <_isatty_r>:
 8009e30:	b538      	push	{r3, r4, r5, lr}
 8009e32:	4c06      	ldr	r4, [pc, #24]	; (8009e4c <_isatty_r+0x1c>)
 8009e34:	2300      	movs	r3, #0
 8009e36:	4605      	mov	r5, r0
 8009e38:	4608      	mov	r0, r1
 8009e3a:	6023      	str	r3, [r4, #0]
 8009e3c:	f7f7 fc97 	bl	800176e <_isatty>
 8009e40:	1c43      	adds	r3, r0, #1
 8009e42:	d102      	bne.n	8009e4a <_isatty_r+0x1a>
 8009e44:	6823      	ldr	r3, [r4, #0]
 8009e46:	b103      	cbz	r3, 8009e4a <_isatty_r+0x1a>
 8009e48:	602b      	str	r3, [r5, #0]
 8009e4a:	bd38      	pop	{r3, r4, r5, pc}
 8009e4c:	200008cc 	.word	0x200008cc

08009e50 <_init>:
 8009e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e52:	bf00      	nop
 8009e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e56:	bc08      	pop	{r3}
 8009e58:	469e      	mov	lr, r3
 8009e5a:	4770      	bx	lr

08009e5c <_fini>:
 8009e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e5e:	bf00      	nop
 8009e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e62:	bc08      	pop	{r3}
 8009e64:	469e      	mov	lr, r3
 8009e66:	4770      	bx	lr
