{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682905554370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682905554371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 22:45:54 2023 " "Processing started: Sun Apr 30 22:45:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682905554371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682905554371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemTest -c MemTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemTest -c MemTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682905554371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682905554975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682905554975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/ControlUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682905577810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682905577810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682905577821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682905577821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decode_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_decode_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decode_demo " "Found entity 1: instr_decode_demo" {  } { { "instr_decode_demo.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/instr_decode_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682905577830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682905577830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E instr_decode_demo.v(54) " "Verilog HDL Implicit Net warning at instr_decode_demo.v(54): created implicit net for \"E\"" {  } { { "instr_decode_demo.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/instr_decode_demo.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682905577830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLTi instr_decode_demo.v(55) " "Verilog HDL Implicit Net warning at instr_decode_demo.v(55): created implicit net for \"FLTi\"" {  } { { "instr_decode_demo.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/instr_decode_demo.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682905577831 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memtest.v 1 1 " "Using design file memtest.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MemTest " "Found entity 1: MemTest" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682905577956 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682905577956 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW memtest.v(1) " "Verilog HDL error at memtest.v(1): object \"SW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682905577957 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LED memtest.v(1) " "Verilog HDL error at memtest.v(1): object \"LED\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682905577958 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk memtest.v(1) " "Verilog HDL error at memtest.v(1): object \"clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682905577958 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "9038 " "Peak virtual memory: 9038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682905578140 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 30 22:46:18 2023 " "Processing ended: Sun Apr 30 22:46:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682905578140 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682905578140 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682905578140 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682905578140 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682905579177 ""}
