# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.1 linux_x86_64 Jan 29 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V
cd rtl
# reading modelsim.ini
pwd
# /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl
source compil_romain
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 18:06:32 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/3dff.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/alu.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/branch_comp.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/control_logic.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/dff.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/fetch_in.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/imem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/imm_gen.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/mem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/opti.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/regfile.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/riscv.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/wb.sv 
# -- Compiling module three_dff
# -- Compiling module alu
# -- Compiling module branch_comp
# -- Compiling module control_logic
# -- Compiling module dff
# -- Compiling module fetch_in
# -- Compiling module imem
# -- Compiling module imm_gen
# -- Compiling module mem
# -- Compiling module opti
# -- Compiling module riscv_regfile
# -- Compiling module riscv
# ** Error: (vlog-13038) /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/riscv.sv(9): near ")": Missing port in ansi port list.
# -- Compiling module wb_out
# End time: 18:06:32 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/romain/intelFPGA_pro/22.4/questa_fse/linux_x86_64/vlog failed.
