Date: Thu, 9 Mar 2000 19:16:38 +0100 (CET)
From: Andrea Arcangeli <>
Subject: Re: [PATCH] Use of TSC with SMP and different CPU's
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2000/3/9/80

On Thu, 9 Mar 2000, Boris Okun wrote:
>[..] I got is that I
>don't wanna do it, and I really do.
For doing that you should run some code also on the other CPU. Why do you
want to do that? It's slower. Storing 64bit information is much faster.
btw, the per-cpu fields you added should really be cacheline aligned or
you'll have cacheline pingpong each time the timer irq happens on another
CPU.
Andrea
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/