{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1743815795262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743815795262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 21:16:35 2025 " "Processing started: Fri Apr 04 21:16:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743815795262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1743815795262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1743815795272 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1743815795441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-structural " "Found design unit 1: PC-structural" {  } { { "PC.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabledsrlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enabledsrlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enabledSRLatch-rtl " "Found design unit 1: enabledSRLatch-rtl" {  } { { "enabledSRLatch.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/enabledSRLatch.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""} { "Info" "ISGN_ENTITY_NAME" "1 enabledSRLatch " "Found entity 1: enabledSRLatch" {  } { { "enabledSRLatch.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/enabledSRLatch.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoonemux-rtl " "Found design unit 1: twoonemux-rtl" {  } { { "twoonemux.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/twoonemux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoonemux " "Found entity 1: twoonemux" {  } { { "twoonemux.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/twoonemux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-rtl " "Found design unit 1: dflipflop-rtl" {  } { { "dflipflop.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/dflipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneBitRegister-structural " "Found design unit 1: OneBitRegister-structural" {  } { { "OneBitRegister.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/OneBitRegister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneBitRegister " "Found entity 1: OneBitRegister" {  } { { "OneBitRegister.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/OneBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-rtl " "Found design unit 1: instruction_memory-rtl" {  } { { "instruction_memory.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/instruction_memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/instruction_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-rtl " "Found design unit 1: data_memory-rtl" {  } { { "data_memory.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/data_memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/data_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central_registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file central_registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Central_RegisterFile-behavioral " "Found design unit 1: Central_RegisterFile-behavioral" {  } { { "Central_RegisterFile.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/Central_RegisterFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""} { "Info" "ISGN_ENTITY_NAME" "1 Central_RegisterFile " "Found entity 1: Central_RegisterFile" {  } { { "Central_RegisterFile.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/Central_RegisterFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/ControlUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-rtl " "Found design unit 1: fullAdder-rtl" {  } { { "fullAdder.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/fullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder8_bit-rtl " "Found design unit 1: fullAdder8_bit-rtl" {  } { { "fullAdder8_bit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/fullAdder8_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder8_bit " "Found entity 1: fullAdder8_bit" {  } { { "fullAdder8_bit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/fullAdder8_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1bit-rtl " "Found design unit 1: MUX2_1bit-rtl" {  } { { "MUX2_1bit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MUX2_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1bit " "Found entity 1: MUX2_1bit" {  } { { "MUX2_1bit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MUX2_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_8bit-rtl " "Found design unit 1: MUX2_8bit-rtl" {  } { { "MUX2_8bit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MUX2_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_8bit " "Found entity 1: MUX2_8bit" {  } { { "MUX2_8bit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MUX2_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_with_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_with_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_With_Shift-rtl " "Found design unit 1: ALU_With_Shift-rtl" {  } { { "ALU_With_Shift.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/ALU_With_Shift.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_With_Shift " "Found entity 1: ALU_With_Shift" {  } { { "ALU_With_Shift.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/ALU_With_Shift.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3_8bit-rtl " "Found design unit 1: MUX3_8bit-rtl" {  } { { "MUX3_8bit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MUX3_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3_8bit " "Found entity 1: MUX3_8bit" {  } { { "MUX3_8bit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MUX3_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xnor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xnor_gate-rtl " "Found design unit 1: xnor_gate-rtl" {  } { { "xnor_gate.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/xnor_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""} { "Info" "ISGN_ENTITY_NAME" "1 xnor_gate " "Found entity 1: xnor_gate" {  } { { "xnor_gate.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/xnor_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-structural " "Found design unit 1: Comparator-structural" {  } { { "Comparator.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/Comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/Comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2_gate-rtl " "Found design unit 1: and2_gate-rtl" {  } { { "and2_gate.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/and2_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2_gate " "Found entity 1: and2_gate" {  } { { "and2_gate.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/and2_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_processor " "Found entity 1: pipeline_processor" {  } { { "pipeline_processor.bdf" "" { Schematic "E:/CEG3156LAB/LAB3/LAB3/pipeline_processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-rtl " "Found design unit 1: ForwardingUnit-rtl" {  } { { "ForwardingUnit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/ForwardingUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795691 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/ForwardingUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetectionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazarddetectionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardDetectionUnit-rtl " "Found design unit 1: HazardDetectionUnit-rtl" {  } { { "HazardDetectionUnit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/HazardDetectionUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "HazardDetectionUnit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/HazardDetectionUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-structural " "Found design unit 1: IF_ID-structural" {  } { { "IF_ID.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/IF_ID.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/IF_ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX-structural " "Found design unit 1: ID_EX-structural" {  } { { "ID_EX.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/ID_EX.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/ID_EX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM-structural " "Found design unit 1: EX_MEM-structural" {  } { { "EX_MEM.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/EX_MEM.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/EX_MEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB-structural " "Found design unit 1: MEM_WB-structural" {  } { { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder8_bit_plus4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder8_bit_plus4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder8_bit_plus4-rtl " "Found design unit 1: fullAdder8_bit_plus4-rtl" {  } { { "fullAdder8_bit_plus4.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/fullAdder8_bit_plus4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder8_bit_plus4 " "Found entity 1: fullAdder8_bit_plus4" {  } { { "fullAdder8_bit_plus4.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/fullAdder8_bit_plus4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpaddress.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jumpaddress.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JumpAddress-structural " "Found design unit 1: JumpAddress-structural" {  } { { "JumpAddress.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/JumpAddress.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""} { "Info" "ISGN_ENTITY_NAME" "1 JumpAddress " "Found entity 1: JumpAddress" {  } { { "JumpAddress.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/JumpAddress.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_8bit_for_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_8bit_for_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3_8bit_for_PC-rtl " "Found design unit 1: MUX3_8bit_for_PC-rtl" {  } { { "MUX3_8bit_for_PC.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MUX3_8bit_for_PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3_8bit_for_PC " "Found entity 1: MUX3_8bit_for_PC" {  } { { "MUX3_8bit_for_PC.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MUX3_8bit_for_PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister-structural " "Found design unit 1: InstructionRegister-structural" {  } { { "InstructionRegister.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/InstructionRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/InstructionRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_3bit-rtl " "Found design unit 1: MUX2_3bit-rtl" {  } { { "MUX2_3bit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MUX2_3bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_3bit " "Found entity 1: MUX2_3bit" {  } { { "MUX2_3bit.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MUX2_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743815795696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MEM_WB " "Elaborating entity \"MEM_WB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1743815795711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy_qBar MEM_WB.vhd(45) " "Verilog HDL or VHDL warning at MEM_WB.vhd(45): object \"dummy_qBar\" assigned a value but never read" {  } { { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743815795711 "|MEM_WB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBitRegister OneBitRegister:wb_regwrite " "Elaborating entity \"OneBitRegister\" for hierarchy \"OneBitRegister:wb_regwrite\"" {  } { { "MEM_WB.vhd" "wb_regwrite" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743815795711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop OneBitRegister:wb_regwrite\|dflipflop:DFF_INST " "Elaborating entity \"dflipflop\" for hierarchy \"OneBitRegister:wb_regwrite\|dflipflop:DFF_INST\"" {  } { { "OneBitRegister.vhd" "DFF_INST" { Text "E:/CEG3156LAB/LAB3/LAB3/OneBitRegister.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743815795711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enabledSRLatch OneBitRegister:wb_regwrite\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch " "Elaborating entity \"enabledSRLatch\" for hierarchy \"OneBitRegister:wb_regwrite\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\"" {  } { { "dflipflop.vhd" "masterLatch" { Text "E:/CEG3156LAB/LAB3/LAB3/dflipflop.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743815795711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoonemux OneBitRegister:wb_regwrite\|dflipflop:DFF_INST\|twoonemux:enableMux " "Elaborating entity \"twoonemux\" for hierarchy \"OneBitRegister:wb_regwrite\|dflipflop:DFF_INST\|twoonemux:enableMux\"" {  } { { "dflipflop.vhd" "enableMux" { Text "E:/CEG3156LAB/LAB3/LAB3/dflipflop.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743815795722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1743815796093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1743815796267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743815796267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1743815796281 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1743815796281 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1743815796281 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1743815796281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743815796292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 21:16:36 2025 " "Processing ended: Fri Apr 04 21:16:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743815796292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743815796292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743815796292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743815796292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1743815797082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743815797082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 21:16:36 2025 " "Processing started: Fri Apr 04 21:16:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743815797082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1743815797082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1743815797082 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1743815797127 ""}
{ "Info" "0" "" "Project  = LAB3" {  } {  } 0 0 "Project  = LAB3" 0 0 "Fitter" 0 0 1743815797127 ""}
{ "Info" "0" "" "Revision = LAB3" {  } {  } 0 0 "Revision = LAB3" 0 0 "Fitter" 0 0 1743815797127 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1743815797151 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"LAB3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1743815797151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743815797182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743815797182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743815797182 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1743815797249 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1743815797254 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1743815797533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1743815797533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1743815797533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1743815797533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1743815797533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1743815797533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1743815797533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1743815797533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1743815797533 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1743815797533 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1743815797534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1743815797534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1743815797534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1743815797534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1743815797534 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1743815797534 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1743815797534 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "No exact pin location assignment(s) for 45 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_WB_RegWrite " "Pin o_WB_RegWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_WB_RegWrite } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_WB_RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_WB_MemToReg " "Pin o_WB_MemToReg not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_WB_MemToReg } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_WB_MemToReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ReadData\[0\] " "Pin o_ReadData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ReadData[0] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ReadData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ReadData\[1\] " "Pin o_ReadData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ReadData[1] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ReadData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ReadData\[2\] " "Pin o_ReadData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ReadData[2] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ReadData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ReadData\[3\] " "Pin o_ReadData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ReadData[3] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ReadData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ReadData\[4\] " "Pin o_ReadData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ReadData[4] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ReadData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ReadData\[5\] " "Pin o_ReadData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ReadData[5] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ReadData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ReadData\[6\] " "Pin o_ReadData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ReadData[6] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ReadData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ReadData\[7\] " "Pin o_ReadData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ReadData[7] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ReadData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ALUResult\[0\] " "Pin o_ALUResult\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ALUResult[0] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ALUResult[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ALUResult\[1\] " "Pin o_ALUResult\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ALUResult[1] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ALUResult[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ALUResult\[2\] " "Pin o_ALUResult\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ALUResult[2] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ALUResult[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ALUResult\[3\] " "Pin o_ALUResult\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ALUResult[3] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ALUResult[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ALUResult\[4\] " "Pin o_ALUResult\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ALUResult[4] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ALUResult[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ALUResult\[5\] " "Pin o_ALUResult\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ALUResult[5] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ALUResult[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ALUResult\[6\] " "Pin o_ALUResult\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ALUResult[6] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ALUResult[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ALUResult\[7\] " "Pin o_ALUResult\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_ALUResult[7] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ALUResult[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RegDstOut\[0\] " "Pin o_RegDstOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_RegDstOut[0] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RegDstOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RegDstOut\[1\] " "Pin o_RegDstOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_RegDstOut[1] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RegDstOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_RegDstOut\[2\] " "Pin o_RegDstOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_RegDstOut[2] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_RegDstOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_reset " "Pin i_reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_reset } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_clock " "Pin i_clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_clock } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_WB_RegWrite " "Pin i_WB_RegWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_WB_RegWrite } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_WB_RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_enable " "Pin i_enable not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_enable } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_WB_MemToReg " "Pin i_WB_MemToReg not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_WB_MemToReg } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_WB_MemToReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ReadData\[0\] " "Pin i_ReadData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ReadData[0] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ReadData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ReadData\[1\] " "Pin i_ReadData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ReadData[1] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ReadData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ReadData\[2\] " "Pin i_ReadData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ReadData[2] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ReadData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ReadData\[3\] " "Pin i_ReadData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ReadData[3] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ReadData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ReadData\[4\] " "Pin i_ReadData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ReadData[4] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ReadData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ReadData\[5\] " "Pin i_ReadData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ReadData[5] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ReadData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ReadData\[6\] " "Pin i_ReadData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ReadData[6] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ReadData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ReadData\[7\] " "Pin i_ReadData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ReadData[7] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ReadData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ALUResult\[0\] " "Pin i_ALUResult\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ALUResult[0] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ALUResult[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ALUResult\[1\] " "Pin i_ALUResult\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ALUResult[1] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ALUResult[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ALUResult\[2\] " "Pin i_ALUResult\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ALUResult[2] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ALUResult[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ALUResult\[3\] " "Pin i_ALUResult\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ALUResult[3] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ALUResult[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ALUResult\[4\] " "Pin i_ALUResult\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ALUResult[4] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ALUResult[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ALUResult\[5\] " "Pin i_ALUResult\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ALUResult[5] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ALUResult[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ALUResult\[6\] " "Pin i_ALUResult\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ALUResult[6] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ALUResult[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ALUResult\[7\] " "Pin i_ALUResult\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_ALUResult[7] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ALUResult[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RegDstOut\[0\] " "Pin i_RegDstOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_RegDstOut[0] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RegDstOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RegDstOut\[1\] " "Pin i_RegDstOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_RegDstOut[1] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RegDstOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RegDstOut\[2\] " "Pin i_RegDstOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_RegDstOut[2] } } } { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RegDstOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1743815798232 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1743815798232 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1743815798381 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB3.sdc " "Synopsys Design Constraints File file not found: 'LAB3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1743815798381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1743815798381 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1743815798389 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1743815798389 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1743815798389 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1743815798393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OneBitRegister:wb_regwrite\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~0 " "Destination node OneBitRegister:wb_regwrite\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OneBitRegister:wb_regwrite|dflipflop:DFF_INST|enabledSRLatch:masterLatch|int_q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1743815798393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OneBitRegister:wb_regwrite\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~1 " "Destination node OneBitRegister:wb_regwrite\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OneBitRegister:wb_regwrite|dflipflop:DFF_INST|enabledSRLatch:masterLatch|int_q~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1743815798393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OneBitRegister:wb_memtoreg\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~0 " "Destination node OneBitRegister:wb_memtoreg\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OneBitRegister:wb_memtoreg|dflipflop:DFF_INST|enabledSRLatch:masterLatch|int_q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1743815798393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OneBitRegister:wb_memtoreg\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~1 " "Destination node OneBitRegister:wb_memtoreg\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OneBitRegister:wb_memtoreg|dflipflop:DFF_INST|enabledSRLatch:masterLatch|int_q~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1743815798393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OneBitRegister:rd0\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~0 " "Destination node OneBitRegister:rd0\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OneBitRegister:rd0|dflipflop:DFF_INST|enabledSRLatch:masterLatch|int_q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1743815798393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OneBitRegister:rd0\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~1 " "Destination node OneBitRegister:rd0\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OneBitRegister:rd0|dflipflop:DFF_INST|enabledSRLatch:masterLatch|int_q~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1743815798393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OneBitRegister:rd1\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~0 " "Destination node OneBitRegister:rd1\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OneBitRegister:rd1|dflipflop:DFF_INST|enabledSRLatch:masterLatch|int_q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1743815798393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OneBitRegister:rd1\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~1 " "Destination node OneBitRegister:rd1\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OneBitRegister:rd1|dflipflop:DFF_INST|enabledSRLatch:masterLatch|int_q~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1743815798393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OneBitRegister:rd2\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~0 " "Destination node OneBitRegister:rd2\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OneBitRegister:rd2|dflipflop:DFF_INST|enabledSRLatch:masterLatch|int_q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1743815798393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OneBitRegister:rd2\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~1 " "Destination node OneBitRegister:rd2\|dflipflop:DFF_INST\|enabledSRLatch:masterLatch\|int_q~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OneBitRegister:rd2|dflipflop:DFF_INST|enabledSRLatch:masterLatch|int_q~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1743815798393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1743815798393 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1743815798393 ""}  } { { "MEM_WB.vhd" "" { Text "E:/CEG3156LAB/LAB3/LAB3/MEM_WB.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743815798393 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1743815798571 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743815798571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743815798571 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743815798571 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743815798571 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1743815798571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1743815798571 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1743815798571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1743815798571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1743815798571 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1743815798571 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 2.5V 23 21 0 " "Number of I/O pins in group: 44 (unused VREF, 2.5V VCCIO, 23 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1743815798576 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1743815798576 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1743815798576 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1743815798576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1743815798576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1743815798576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1743815798576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1743815798576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1743815798576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1743815798576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1743815798576 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1743815798576 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1743815798576 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743815798589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1743815801069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743815801172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1743815801172 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1743815801507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743815801507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1743815801711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y61 X10_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73" {  } { { "loc" "" { Generic "E:/CEG3156LAB/LAB3/LAB3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} 0 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1743815802932 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1743815802932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743815803102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1743815803102 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1743815803102 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1743815803102 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1743815803111 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743815803142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743815803311 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743815803341 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743815803502 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743815803693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CEG3156LAB/LAB3/LAB3/output_files/LAB3.fit.smsg " "Generated suppressed messages file E:/CEG3156LAB/LAB3/LAB3/output_files/LAB3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1743815804332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5069 " "Peak virtual memory: 5069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743815804481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 21:16:44 2025 " "Processing ended: Fri Apr 04 21:16:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743815804481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743815804481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743815804481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1743815804481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1743815805171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743815805171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 21:16:45 2025 " "Processing started: Fri Apr 04 21:16:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743815805171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1743815805171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1743815805171 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1743815806941 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1743815806991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743815807552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 21:16:47 2025 " "Processing ended: Fri Apr 04 21:16:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743815807552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743815807552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743815807552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1743815807552 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1743815808132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1743815808352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743815808352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 21:16:48 2025 " "Processing started: Fri Apr 04 21:16:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743815808352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1743815808352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB3 -c LAB3 " "Command: quartus_sta LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1743815808352 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1743815808402 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1743815808482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1743815808482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1743815808512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1743815808512 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1743815808627 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB3.sdc " "Synopsys Design Constraints File file not found: 'LAB3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1743815808662 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1743815808662 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clock i_clock " "create_clock -period 1.000 -name i_clock i_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1743815808662 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1743815808662 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1743815808662 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1743815808662 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1743815808662 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1743815808662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815808662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815808671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815808671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815808671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815808671 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1743815808671 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1743815808671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1743815808671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1743815808671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 i_clock  " "   -3.000        -3.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1743815808671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1743815808671 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1743815808681 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1743815808692 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1743815809148 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1743815809172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815809172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815809172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815809172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815809177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815809177 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1743815809177 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1743815809177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1743815809177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1743815809177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 i_clock  " "   -3.000        -3.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1743815809177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1743815809177 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1743815809184 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1743815809263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815809265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815809265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815809265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1743815809265 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1743815809265 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1743815809265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1743815809265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1743815809265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 i_clock  " "   -3.000        -3.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1743815809265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1743815809265 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1743815809462 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1743815809462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743815809488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 21:16:49 2025 " "Processing ended: Fri Apr 04 21:16:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743815809488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743815809488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743815809488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743815809488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1743815810201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743815810201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 21:16:50 2025 " "Processing started: Fri Apr 04 21:16:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743815810201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1743815810201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1743815810201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB3.vo E:/CEG3156LAB/LAB3/LAB3/simulation/modelsim/ simulation " "Generated file LAB3.vo in folder \"E:/CEG3156LAB/LAB3/LAB3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1743815810401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4532 " "Peak virtual memory: 4532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743815810422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 21:16:50 2025 " "Processing ended: Fri Apr 04 21:16:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743815810422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743815810422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743815810422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743815810422 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743815810995 ""}
