[2021-09-09 10:07:41,898]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-09 10:07:41,899]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:42,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; ".

Peak memory: 14548992 bytes

[2021-09-09 10:07:42,896]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:43,033]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 35078144 bytes

[2021-09-09 10:07:43,037]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-09 10:07:43,037]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:43,120]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :370
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :370
score:100
	Report mapping result:
		klut_size()     :529
		klut.num_gates():381
		max delay       :8
		max area        :370
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :310
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 10207232 bytes

[2021-09-09 10:07:43,121]mapper_test.py:220:[INFO]: area: 381 level: 8
[2021-09-09 12:10:11,128]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-09 12:10:11,128]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:10:12,209]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; ".

Peak memory: 14569472 bytes

[2021-09-09 12:10:12,209]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:10:12,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34885632 bytes

[2021-09-09 12:10:12,364]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-09 12:10:12,364]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:10:14,642]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :370
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :502
score:100
	Report mapping result:
		klut_size()     :657
		klut.num_gates():509
		max delay       :7
		max area        :502
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :73
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :392
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 20721664 bytes

[2021-09-09 12:10:14,642]mapper_test.py:220:[INFO]: area: 509 level: 7
[2021-09-09 13:39:46,519]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-09 13:39:46,519]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:39:47,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; ".

Peak memory: 14635008 bytes

[2021-09-09 13:39:47,519]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:39:47,658]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34668544 bytes

[2021-09-09 13:39:47,662]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-09 13:39:47,663]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:49,832]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :360
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :513
score:100
	Report mapping result:
		klut_size()     :668
		klut.num_gates():520
		max delay       :7
		max area        :513
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :406
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 20729856 bytes

[2021-09-09 13:39:49,832]mapper_test.py:220:[INFO]: area: 520 level: 7
[2021-09-09 15:10:58,748]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-09 15:10:58,748]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:10:58,748]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:10:58,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34721792 bytes

[2021-09-09 15:10:58,902]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-09 15:10:58,903]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:11:01,271]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 20779008 bytes

[2021-09-09 15:11:01,272]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-09 15:40:03,032]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-09 15:40:03,032]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:40:03,033]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:40:03,182]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34910208 bytes

[2021-09-09 15:40:03,186]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-09 15:40:03,186]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:40:05,555]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 20795392 bytes

[2021-09-09 15:40:05,556]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-09 16:18:06,402]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-09 16:18:06,402]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:18:06,402]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:18:06,587]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34963456 bytes

[2021-09-09 16:18:06,591]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-09 16:18:06,591]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:18:08,965]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 20815872 bytes

[2021-09-09 16:18:08,965]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-09 16:52:52,312]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-09 16:52:52,312]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:52:52,313]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:52:52,501]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 35246080 bytes

[2021-09-09 16:52:52,505]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-09 16:52:52,505]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:52:54,812]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 20602880 bytes

[2021-09-09 16:52:54,813]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-09 17:29:11,119]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-09 17:29:11,119]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:11,119]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:11,269]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34938880 bytes

[2021-09-09 17:29:11,273]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-09 17:29:11,274]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:13,680]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 20586496 bytes

[2021-09-09 17:29:13,681]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-13 23:33:28,547]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-13 23:33:28,547]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:28,548]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:28,686]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34287616 bytes

[2021-09-13 23:33:28,690]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-13 23:33:28,690]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:30,705]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:15
	current map manager:
		current min nodes:814
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :502
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 19005440 bytes

[2021-09-13 23:33:30,705]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-13 23:43:00,102]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-13 23:43:00,102]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:43:00,102]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:43:00,297]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34258944 bytes

[2021-09-13 23:43:00,301]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-13 23:43:00,301]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:43:00,412]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 9588736 bytes

[2021-09-13 23:43:00,412]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-14 09:03:31,506]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-14 09:03:31,506]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:31,506]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:31,640]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34615296 bytes

[2021-09-14 09:03:31,644]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-14 09:03:31,644]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:33,767]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 20774912 bytes

[2021-09-14 09:03:33,767]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-14 09:21:58,121]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-14 09:21:58,121]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:58,121]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:58,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34545664 bytes

[2021-09-14 09:21:58,266]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-14 09:21:58,266]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:58,345]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 10256384 bytes

[2021-09-14 09:21:58,346]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-15 15:36:29,855]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-15 15:36:29,856]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:29,856]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:29,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34299904 bytes

[2021-09-15 15:36:29,991]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-15 15:36:29,991]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:31,871]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :487
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 16711680 bytes

[2021-09-15 15:36:31,872]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-15 15:55:15,150]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-15 15:55:15,150]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:15,151]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:15,273]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34471936 bytes

[2021-09-15 15:55:15,277]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-15 15:55:15,278]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:15,346]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 8753152 bytes

[2021-09-15 15:55:15,346]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-18 14:06:55,882]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-18 14:06:55,883]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:55,883]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:56,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34578432 bytes

[2021-09-18 14:06:56,013]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-18 14:06:56,014]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:57,932]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :512
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 20295680 bytes

[2021-09-18 14:06:57,933]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-18 16:31:27,422]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-18 16:31:27,422]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:27,423]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:27,547]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34590720 bytes

[2021-09-18 16:31:27,551]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-18 16:31:27,551]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:29,470]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :513
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 15560704 bytes

[2021-09-18 16:31:29,470]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-22 09:00:37,771]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-22 09:00:37,772]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:37,772]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:37,902]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34701312 bytes

[2021-09-22 09:00:37,906]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-22 09:00:37,907]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:38,847]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	Report mapping result:
		klut_size()     :586
		klut.num_gates():438
		max delay       :7
		max area        :430
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :136
		LUT fanins:3	 numbers :133
		LUT fanins:4	 numbers :165
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 13684736 bytes

[2021-09-22 09:00:38,848]mapper_test.py:220:[INFO]: area: 438 level: 7
[2021-09-22 11:30:07,299]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-22 11:30:07,299]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:30:07,300]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:30:07,434]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34418688 bytes

[2021-09-22 11:30:07,438]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-22 11:30:07,438]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:30:09,312]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 14450688 bytes

[2021-09-22 11:30:09,312]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-23 16:49:22,701]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-23 16:49:22,701]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:22,701]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:22,890]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34766848 bytes

[2021-09-23 16:49:22,894]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-23 16:49:22,894]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:24,797]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
balancing!
	current map manager:
		current min nodes:814
		current min depth:16
rewriting!
	current map manager:
		current min nodes:814
		current min depth:16
balancing!
	current map manager:
		current min nodes:814
		current min depth:14
rewriting!
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 15151104 bytes

[2021-09-23 16:49:24,797]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-23 17:12:12,713]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-23 17:12:12,713]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:12,713]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:12,837]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34533376 bytes

[2021-09-23 17:12:12,841]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-23 17:12:12,842]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:14,683]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
balancing!
	current map manager:
		current min nodes:814
		current min depth:16
rewriting!
	current map manager:
		current min nodes:814
		current min depth:16
balancing!
	current map manager:
		current min nodes:814
		current min depth:14
rewriting!
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 14331904 bytes

[2021-09-23 17:12:14,683]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-23 18:13:54,252]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-23 18:13:54,252]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:54,252]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:54,383]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34439168 bytes

[2021-09-23 18:13:54,386]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-23 18:13:54,387]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:56,297]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
balancing!
	current map manager:
		current min nodes:814
		current min depth:16
rewriting!
	current map manager:
		current min nodes:814
		current min depth:16
balancing!
	current map manager:
		current min nodes:814
		current min depth:14
rewriting!
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 15147008 bytes

[2021-09-23 18:13:56,297]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-27 16:41:00,029]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-27 16:41:00,030]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:41:00,030]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:41:00,203]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34603008 bytes

[2021-09-27 16:41:00,207]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-27 16:41:00,207]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:41:02,065]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
balancing!
	current map manager:
		current min nodes:814
		current min depth:16
rewriting!
	current map manager:
		current min nodes:814
		current min depth:16
balancing!
	current map manager:
		current min nodes:814
		current min depth:14
rewriting!
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 14974976 bytes

[2021-09-27 16:41:02,065]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-27 17:47:43,173]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-27 17:47:43,173]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:43,173]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:43,304]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34766848 bytes

[2021-09-27 17:47:43,307]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-27 17:47:43,308]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:45,244]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
balancing!
	current map manager:
		current min nodes:814
		current min depth:16
rewriting!
	current map manager:
		current min nodes:814
		current min depth:16
balancing!
	current map manager:
		current min nodes:814
		current min depth:14
rewriting!
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :511
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 15020032 bytes

[2021-09-27 17:47:45,245]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-28 02:13:56,586]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-28 02:13:56,586]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:13:56,586]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:13:56,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34541568 bytes

[2021-09-28 02:13:56,715]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-28 02:13:56,715]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:13:58,642]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 14946304 bytes

[2021-09-28 02:13:58,643]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-28 16:53:14,417]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-28 16:53:14,418]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:14,418]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:14,544]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34508800 bytes

[2021-09-28 16:53:14,548]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-28 16:53:14,548]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:16,446]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 14454784 bytes

[2021-09-28 16:53:16,447]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-09-28 17:32:17,273]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-09-28 17:32:17,274]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:17,274]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:17,474]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34787328 bytes

[2021-09-28 17:32:17,478]mapper_test.py:156:[INFO]: area: 265 level: 8
[2021-09-28 17:32:17,478]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:19,345]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 17203200 bytes

[2021-09-28 17:32:19,346]mapper_test.py:220:[INFO]: area: 351 level: 8
[2021-10-09 10:43:40,162]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-09 10:43:40,163]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:40,163]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:40,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34627584 bytes

[2021-10-09 10:43:40,338]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-09 10:43:40,339]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:40,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :488
score:100
	Report mapping result:
		klut_size()     :643
		klut.num_gates():495
		max delay       :7
		max area        :488
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :133
		LUT fanins:3	 numbers :169
		LUT fanins:4	 numbers :189
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 9383936 bytes

[2021-10-09 10:43:40,556]mapper_test.py:224:[INFO]: area: 495 level: 7
[2021-10-09 11:26:11,884]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-09 11:26:11,884]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:11,885]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:12,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34480128 bytes

[2021-10-09 11:26:12,016]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-09 11:26:12,017]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:12,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :488
score:100
	Report mapping result:
		klut_size()     :643
		klut.num_gates():495
		max delay       :7
		max area        :488
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :133
		LUT fanins:3	 numbers :169
		LUT fanins:4	 numbers :189
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 9502720 bytes

[2021-10-09 11:26:12,223]mapper_test.py:224:[INFO]: area: 495 level: 7
[2021-10-09 16:34:21,210]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-09 16:34:21,210]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:21,211]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:21,383]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34291712 bytes

[2021-10-09 16:34:21,387]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-09 16:34:21,388]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:22,305]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 12087296 bytes

[2021-10-09 16:34:22,305]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-09 16:51:24,304]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-09 16:51:24,304]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:24,305]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:24,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34758656 bytes

[2021-10-09 16:51:24,433]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-09 16:51:24,433]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:25,331]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 12255232 bytes

[2021-10-09 16:51:25,332]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-12 11:03:46,311]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-12 11:03:46,312]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:46,312]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:46,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34406400 bytes

[2021-10-12 11:03:46,497]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-12 11:03:46,498]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:48,467]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :504
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 13455360 bytes

[2021-10-12 11:03:48,468]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-12 11:20:31,721]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-12 11:20:31,722]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:31,722]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:31,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34377728 bytes

[2021-10-12 11:20:31,859]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-12 11:20:31,859]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:32,079]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :488
score:100
	Report mapping result:
		klut_size()     :643
		klut.num_gates():495
		max delay       :7
		max area        :488
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :133
		LUT fanins:3	 numbers :169
		LUT fanins:4	 numbers :189
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 9084928 bytes

[2021-10-12 11:20:32,080]mapper_test.py:224:[INFO]: area: 495 level: 7
[2021-10-12 13:39:15,856]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-12 13:39:15,857]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:15,857]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:15,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34668544 bytes

[2021-10-12 13:39:15,990]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-12 13:39:15,990]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:17,960]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :504
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 13291520 bytes

[2021-10-12 13:39:17,961]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-12 15:09:53,602]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-12 15:09:53,603]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:53,603]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:53,785]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34525184 bytes

[2021-10-12 15:09:53,789]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-12 15:09:53,789]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:55,716]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :504
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 13471744 bytes

[2021-10-12 15:09:55,717]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-12 18:54:55,748]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-12 18:54:55,748]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:55,748]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:54:55,887]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34586624 bytes

[2021-10-12 18:54:55,891]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-12 18:54:55,891]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:57,903]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 13373440 bytes

[2021-10-12 18:54:57,904]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-18 11:48:26,883]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-18 11:48:26,883]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:26,883]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:27,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34676736 bytes

[2021-10-18 11:48:27,017]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-18 11:48:27,017]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:28,955]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 13344768 bytes

[2021-10-18 11:48:28,955]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-18 12:04:43,746]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-18 12:04:43,747]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:43,747]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:43,880]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34357248 bytes

[2021-10-18 12:04:43,884]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-18 12:04:43,884]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:43,937]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 7548928 bytes

[2021-10-18 12:04:43,938]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-19 14:12:39,526]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-19 14:12:39,526]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:39,527]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:39,656]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34537472 bytes

[2021-10-19 14:12:39,660]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-19 14:12:39,660]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:39,718]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 7327744 bytes

[2021-10-19 14:12:39,718]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-22 13:35:38,032]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-22 13:35:38,032]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:38,032]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:38,208]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34484224 bytes

[2021-10-22 13:35:38,212]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-22 13:35:38,213]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:38,397]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 10215424 bytes

[2021-10-22 13:35:38,398]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-22 13:56:30,854]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-22 13:56:30,855]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:30,855]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:30,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34492416 bytes

[2021-10-22 13:56:30,988]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-22 13:56:30,988]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:31,164]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 10301440 bytes

[2021-10-22 13:56:31,165]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-22 14:03:00,594]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-22 14:03:00,595]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:03:00,595]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:03:00,777]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34435072 bytes

[2021-10-22 14:03:00,780]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-22 14:03:00,781]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:00,837]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 7528448 bytes

[2021-10-22 14:03:00,838]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-22 14:06:21,763]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-22 14:06:21,763]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:21,763]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:21,941]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34394112 bytes

[2021-10-22 14:06:21,944]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-22 14:06:21,945]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:22,003]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 7356416 bytes

[2021-10-22 14:06:22,004]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-23 13:37:48,468]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-23 13:37:48,469]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:48,469]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:48,598]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34365440 bytes

[2021-10-23 13:37:48,602]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-23 13:37:48,602]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:50,528]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :508
score:100
	Report mapping result:
		klut_size()     :662
		klut.num_gates():514
		max delay       :7
		max area        :508
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :167
		LUT fanins:4	 numbers :159
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 13062144 bytes

[2021-10-23 13:37:50,528]mapper_test.py:224:[INFO]: area: 514 level: 7
[2021-10-24 17:49:31,368]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-24 17:49:31,368]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:31,368]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:31,497]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34639872 bytes

[2021-10-24 17:49:31,502]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-24 17:49:31,502]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:33,432]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :508
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 13275136 bytes

[2021-10-24 17:49:33,432]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-24 18:09:56,864]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-24 18:09:56,865]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:09:56,865]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:09:56,994]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34828288 bytes

[2021-10-24 18:09:56,998]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-24 18:09:56,998]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:09:58,918]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:16
	current map manager:
		current min nodes:814
		current min depth:14
	current map manager:
		current min nodes:814
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :336
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :507
score:100
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 13291520 bytes

[2021-10-24 18:09:58,919]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-26 10:26:15,784]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-26 10:26:15,784]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:15,784]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:15,969]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34484224 bytes

[2021-10-26 10:26:15,973]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-26 10:26:15,974]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:16,036]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	current map manager:
		current min nodes:814
		current min depth:19
	Report mapping result:
		klut_size()     :512
		klut.num_gates():364
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :45
		LUT fanins:3	 numbers :138
		LUT fanins:4	 numbers :177
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 7385088 bytes

[2021-10-26 10:26:16,036]mapper_test.py:224:[INFO]: area: 364 level: 8
[2021-10-26 11:07:57,771]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-26 11:07:57,771]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:07:57,772]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:07:57,900]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34643968 bytes

[2021-10-26 11:07:57,904]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-26 11:07:57,904]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:07:59,871]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	Report mapping result:
		klut_size()     :660
		klut.num_gates():512
		max delay       :7
		max area        :507
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :193
		LUT fanins:4	 numbers :216
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 13148160 bytes

[2021-10-26 11:07:59,872]mapper_test.py:224:[INFO]: area: 512 level: 7
[2021-10-26 11:28:30,002]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-26 11:28:30,002]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:30,002]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:30,175]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34430976 bytes

[2021-10-26 11:28:30,179]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-26 11:28:30,179]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:32,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	Report mapping result:
		klut_size()     :624
		klut.num_gates():476
		max delay       :7
		max area        :508
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :80
		LUT fanins:3	 numbers :144
		LUT fanins:4	 numbers :248
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 12824576 bytes

[2021-10-26 11:28:32,137]mapper_test.py:224:[INFO]: area: 476 level: 7
[2021-10-26 12:26:33,064]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-26 12:26:33,064]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:33,064]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:33,241]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34541568 bytes

[2021-10-26 12:26:33,245]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-26 12:26:33,245]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:35,176]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 12935168 bytes

[2021-10-26 12:26:35,176]mapper_test.py:224:[INFO]: area: 351 level: 8
[2021-10-26 14:13:41,462]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-26 14:13:41,462]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:41,463]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:41,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34340864 bytes

[2021-10-26 14:13:41,600]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-26 14:13:41,601]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:41,654]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	Report mapping result:
		klut_size()     :512
		klut.num_gates():364
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :45
		LUT fanins:3	 numbers :138
		LUT fanins:4	 numbers :177
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 7315456 bytes

[2021-10-26 14:13:41,655]mapper_test.py:224:[INFO]: area: 364 level: 8
[2021-10-29 16:10:46,581]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-10-29 16:10:46,582]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:46,582]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:46,715]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34340864 bytes

[2021-10-29 16:10:46,719]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-10-29 16:10:46,720]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:46,775]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	Report mapping result:
		klut_size()     :682
		klut.num_gates():534
		max delay       :8
		max area        :515
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :119
		LUT fanins:3	 numbers :185
		LUT fanins:4	 numbers :226
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
Peak memory: 7004160 bytes

[2021-10-29 16:10:46,775]mapper_test.py:224:[INFO]: area: 534 level: 8
[2021-11-03 09:52:49,532]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-03 09:52:49,532]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:49,532]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:49,665]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34394112 bytes

[2021-11-03 09:52:49,668]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-03 09:52:49,669]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:49,756]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	Report mapping result:
		klut_size()     :682
		klut.num_gates():534
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :119
		LUT fanins:3	 numbers :185
		LUT fanins:4	 numbers :226
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig_output.v
	Peak memory: 8400896 bytes

[2021-11-03 09:52:49,757]mapper_test.py:226:[INFO]: area: 534 level: 8
[2021-11-03 10:05:01,108]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-03 10:05:01,108]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:01,108]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:01,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34566144 bytes

[2021-11-03 10:05:01,243]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-03 10:05:01,243]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:01,340]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	Report mapping result:
		klut_size()     :705
		klut.num_gates():557
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :122
		LUT fanins:3	 numbers :160
		LUT fanins:4	 numbers :271
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig_output.v
	Peak memory: 8544256 bytes

[2021-11-03 10:05:01,341]mapper_test.py:226:[INFO]: area: 557 level: 8
[2021-11-03 13:45:01,231]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-03 13:45:01,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:01,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:01,367]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34455552 bytes

[2021-11-03 13:45:01,371]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-03 13:45:01,371]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:01,463]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	Report mapping result:
		klut_size()     :705
		klut.num_gates():557
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :122
		LUT fanins:3	 numbers :160
		LUT fanins:4	 numbers :271
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig_output.v
	Peak memory: 8613888 bytes

[2021-11-03 13:45:01,463]mapper_test.py:226:[INFO]: area: 557 level: 8
[2021-11-03 13:51:16,350]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-03 13:51:16,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:16,350]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:16,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34471936 bytes

[2021-11-03 13:51:16,484]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-03 13:51:16,485]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:16,624]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	Report mapping result:
		klut_size()     :705
		klut.num_gates():557
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :122
		LUT fanins:3	 numbers :160
		LUT fanins:4	 numbers :271
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig_output.v
	Peak memory: 8749056 bytes

[2021-11-03 13:51:16,625]mapper_test.py:226:[INFO]: area: 557 level: 8
[2021-11-04 15:58:15,191]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-04 15:58:15,192]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:15,192]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:15,328]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34873344 bytes

[2021-11-04 15:58:15,332]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-04 15:58:15,333]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:15,475]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	Report mapping result:
		klut_size()     :542
		klut.num_gates():394
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :114
		LUT fanins:4	 numbers :223
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig_output.v
	Peak memory: 8515584 bytes

[2021-11-04 15:58:15,475]mapper_test.py:226:[INFO]: area: 394 level: 8
[2021-11-16 12:28:53,230]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-16 12:28:53,231]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:53,231]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:53,363]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34418688 bytes

[2021-11-16 12:28:53,366]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-16 12:28:53,367]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:53,423]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
Mapping time: 0.012812 secs
	Report mapping result:
		klut_size()     :542
		klut.num_gates():394
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :114
		LUT fanins:4	 numbers :223
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 7294976 bytes

[2021-11-16 12:28:53,424]mapper_test.py:228:[INFO]: area: 394 level: 8
[2021-11-16 14:17:50,871]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-16 14:17:50,872]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:50,872]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:51,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34385920 bytes

[2021-11-16 14:17:51,054]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-16 14:17:51,055]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:51,116]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
Mapping time: 0.012193 secs
	Report mapping result:
		klut_size()     :542
		klut.num_gates():394
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :114
		LUT fanins:4	 numbers :223
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 7086080 bytes

[2021-11-16 14:17:51,117]mapper_test.py:228:[INFO]: area: 394 level: 8
[2021-11-16 14:24:12,699]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-16 14:24:12,700]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:12,700]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:12,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34844672 bytes

[2021-11-16 14:24:12,837]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-16 14:24:12,837]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:12,898]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
Mapping time: 0.012255 secs
	Report mapping result:
		klut_size()     :542
		klut.num_gates():394
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :114
		LUT fanins:4	 numbers :223
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 7331840 bytes

[2021-11-16 14:24:12,899]mapper_test.py:228:[INFO]: area: 394 level: 8
[2021-11-17 16:36:50,096]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-17 16:36:50,097]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:50,097]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:50,274]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34488320 bytes

[2021-11-17 16:36:50,278]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-17 16:36:50,278]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:50,341]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
Mapping time: 0.012399 secs
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 7200768 bytes

[2021-11-17 16:36:50,342]mapper_test.py:228:[INFO]: area: 351 level: 8
[2021-11-18 10:19:29,676]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-18 10:19:29,676]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:29,676]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:29,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34676736 bytes

[2021-11-18 10:19:29,868]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-18 10:19:29,868]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:29,942]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
Mapping time: 0.024394 secs
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :351
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 8077312 bytes

[2021-11-18 10:19:29,943]mapper_test.py:228:[INFO]: area: 351 level: 8
[2021-11-23 16:12:20,452]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-23 16:12:20,453]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:20,453]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:20,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34443264 bytes

[2021-11-23 16:12:20,590]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-23 16:12:20,590]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:20,660]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
Mapping time: 0.024287 secs
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :351
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 8257536 bytes

[2021-11-23 16:12:20,661]mapper_test.py:228:[INFO]: area: 351 level: 8
[2021-11-23 16:43:19,098]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-23 16:43:19,099]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:19,099]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:19,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34652160 bytes

[2021-11-23 16:43:19,235]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-23 16:43:19,236]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:19,305]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
Mapping time: 0.025095 secs
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :351
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 7757824 bytes

[2021-11-23 16:43:19,306]mapper_test.py:228:[INFO]: area: 351 level: 8
[2021-11-24 11:39:25,626]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-24 11:39:25,626]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:25,626]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:25,764]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34824192 bytes

[2021-11-24 11:39:25,768]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-24 11:39:25,768]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:25,835]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
Mapping time: 0.001032 secs
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 7282688 bytes

[2021-11-24 11:39:25,836]mapper_test.py:228:[INFO]: area: 351 level: 8
[2021-11-24 12:02:39,554]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-24 12:02:39,554]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:39,554]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:39,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34324480 bytes

[2021-11-24 12:02:39,693]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-24 12:02:39,693]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:39,741]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
Mapping time: 0.000662 secs
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 7323648 bytes

[2021-11-24 12:02:39,742]mapper_test.py:228:[INFO]: area: 351 level: 8
[2021-11-24 12:06:29,673]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-24 12:06:29,673]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:29,673]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:29,799]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34648064 bytes

[2021-11-24 12:06:29,803]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-24 12:06:29,804]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:29,860]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
Mapping time: 0.012602 secs
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 7254016 bytes

[2021-11-24 12:06:29,860]mapper_test.py:228:[INFO]: area: 351 level: 8
[2021-11-24 12:12:02,318]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-24 12:12:02,318]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:02,318]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:02,452]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34447360 bytes

[2021-11-24 12:12:02,456]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-24 12:12:02,456]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:02,507]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00362 secs
	Report mapping result:
		klut_size()     :427
		klut.num_gates():279
		max delay       :10
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :48
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :158
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 7999488 bytes

[2021-11-24 12:12:02,508]mapper_test.py:228:[INFO]: area: 279 level: 10
[2021-11-24 12:58:27,894]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-24 12:58:27,894]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:27,894]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:28,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34586624 bytes

[2021-11-24 12:58:28,029]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-24 12:58:28,030]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:28,089]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
Mapping time: 0.013396 secs
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 7286784 bytes

[2021-11-24 12:58:28,090]mapper_test.py:228:[INFO]: area: 351 level: 8
[2021-11-24 13:14:57,203]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-24 13:14:57,203]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:14:57,204]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:14:57,378]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34865152 bytes

[2021-11-24 13:14:57,382]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-24 13:14:57,383]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:14:59,341]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
Mapping time: 0.012237 secs
Mapping time: 0.018528 secs
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 12718080 bytes

[2021-11-24 13:14:59,342]mapper_test.py:228:[INFO]: area: 351 level: 8
[2021-11-24 13:37:39,100]mapper_test.py:79:[INFO]: run case "s9234_1_comb"
[2021-11-24 13:37:39,101]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:39,101]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:39,236]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     667.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    8.00.  Ar =     335.0.  Edge =     1075.  Cut =     3468.  T =     0.00 sec
P:  Del =    8.00.  Ar =     302.0.  Edge =     1057.  Cut =     3397.  T =     0.00 sec
P:  Del =    8.00.  Ar =     269.0.  Edge =      890.  Cut =     3417.  T =     0.00 sec
E:  Del =    8.00.  Ar =     266.0.  Edge =      884.  Cut =     3417.  T =     0.00 sec
F:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
E:  Del =    8.00.  Ar =     262.0.  Edge =      877.  Cut =     2939.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2781.  T =     0.00 sec
A:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
E:  Del =    8.00.  Ar =     261.0.  Edge =      853.  Cut =     2772.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %
Peak memory: 34447360 bytes

[2021-11-24 13:37:39,240]mapper_test.py:160:[INFO]: area: 265 level: 8
[2021-11-24 13:37:39,240]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:41,156]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
Mapping time: 0.000625 secs
Mapping time: 0.000917 secs
	Report mapping result:
		klut_size()     :499
		klut.num_gates():351
		max delay       :8
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v
	Peak memory: 12800000 bytes

[2021-11-24 13:37:41,157]mapper_test.py:228:[INFO]: area: 351 level: 8
