// Seed: 3034044254
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_24;
  always @(posedge 1 or 1) begin : LABEL_0
    wait (id_16);
  end
  assign id_22 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input logic id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri id_7,
    output logic id_8
);
  wire id_10;
  wand id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_10,
      id_10,
      id_10,
      id_10,
      id_11,
      id_11,
      id_10,
      id_10,
      id_10,
      id_10,
      id_11,
      id_10,
      id_10,
      id_11,
      id_10
  );
  always @(1'b0) begin : LABEL_0
    id_8 <= id_4;
  end
endmodule
