// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AXI_debug_printer(
  input         clock,
                reset,
  output        io_s_AXI_AXI_AW_ready,
  input         io_s_AXI_AXI_AW_valid,
  output        io_s_AXI_AXI_W_ready,
  input         io_s_AXI_AXI_W_valid,
  input  [31:0] io_s_AXI_AXI_W_bits_wdata,
  input         io_s_AXI_AXI_B_ready,
  output        io_s_AXI_AXI_B_valid
);

  reg  [31:0] print_data;
  reg  [1:0]  AXI_debug_printer_STATE;
  wire        _GEN = AXI_debug_printer_STATE == 2'h1;
  wire        _GEN_0 = AXI_debug_printer_STATE == 2'h2;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if ((`PRINTF_COND_) & (|AXI_debug_printer_STATE) & ~_GEN & _GEN_0 & ~reset)
        $fwrite(32'h80000002, "%c", print_data);
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        io_s_AXI_AXI_B_valid_0 = ~(~(|AXI_debug_printer_STATE) | _GEN) & _GEN_0;
  always @(posedge clock) begin
    automatic logic _GEN_1;
    automatic logic _GEN_2;
    automatic logic _GEN_3;
    _GEN_1 = ~(|AXI_debug_printer_STATE) & io_s_AXI_AXI_AW_valid;
    _GEN_2 = ~(|AXI_debug_printer_STATE) & io_s_AXI_AXI_W_valid;
    _GEN_3 = _GEN_1 & _GEN_2;
    if (|AXI_debug_printer_STATE) begin
      if (_GEN & _GEN_2)
        print_data <= io_s_AXI_AXI_W_bits_wdata;
    end
    else if (_GEN_1 | ~_GEN_3) begin
    end
    else
      print_data <= io_s_AXI_AXI_W_bits_wdata;
    if (reset)
      AXI_debug_printer_STATE <= 2'h0;
    else if (|AXI_debug_printer_STATE) begin
      if (_GEN) begin
        if (_GEN_2)
          AXI_debug_printer_STATE <= 2'h2;
      end
      else if (_GEN_0 & io_s_AXI_AXI_B_ready & io_s_AXI_AXI_B_valid_0)
        AXI_debug_printer_STATE <= 2'h0;
    end
    else if (_GEN_1)
      AXI_debug_printer_STATE <= 2'h1;
    else if (_GEN_3)
      AXI_debug_printer_STATE <= 2'h2;
  end // always @(posedge)
  assign io_s_AXI_AXI_AW_ready = ~(|AXI_debug_printer_STATE);
  assign io_s_AXI_AXI_W_ready = ~(|AXI_debug_printer_STATE);
  assign io_s_AXI_AXI_B_valid = io_s_AXI_AXI_B_valid_0;
endmodule

