<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: inheritance22566cccd9 Pages: 1 -->
<svg width="576pt" height="56pt"
 viewBox="0.00 0.00 576.00 56.02" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(2.46 2.46) rotate(0) translate(4 134)">
<title>inheritance22566cccd9</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-134 1415,-134 1415,4 -4,4"/>
<!-- pyGHDL.dom.DOMMixin -->
<g id="node1" class="node">
<title>pyGHDL.dom.DOMMixin</title>
<g id="a_node1"><a xlink:href="../pyGHDL.dom.html#pyGHDL.dom.DOMMixin" xlink:title="pyGHDL.dom.DOMMixin" target="_top">
<polygon fill="none" stroke="black" stroke-width="0.5" points="1038,-111 903,-111 903,-92 1038,-92 1038,-111"/>
<text text-anchor="middle" x="970.5" y="-99" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyGHDL.dom.DOMMixin</text>
</a>
</g>
</g>
<!-- pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem -->
<g id="node2" class="node">
<title>pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem</title>
<g id="a_node2"><a xlink:href="../pyGHDL/pyGHDL.dom.InterfaceItem.html#pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem" xlink:title="pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem" target="_top">
<polygon fill="none" stroke="black" stroke-width="0.5" points="1411,-92 1142,-92 1142,-73 1411,-73 1411,-92"/>
<text text-anchor="middle" x="1276.5" y="-80" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem</text>
</a>
</g>
</g>
<!-- pyGHDL.dom.DOMMixin&#45;&gt;pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem -->
<g id="edge2" class="edge">
<title>pyGHDL.dom.DOMMixin&#45;&gt;pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M1038.21,-97.33C1067.28,-95.51 1102.51,-93.31 1136.82,-91.17"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="1136.99,-92.91 1141.87,-90.85 1136.77,-89.42 1136.99,-92.91"/>
</g>
<!-- pyVHDLModel.SyntaxModel.PortSignalInterfaceItem -->
<g id="node3" class="node">
<title>pyVHDLModel.SyntaxModel.PortSignalInterfaceItem</title>
<polygon fill="none" stroke="black" stroke-width="0.5" points="1106,-74 835,-74 835,-55 1106,-55 1106,-74"/>
<text text-anchor="middle" x="970.5" y="-62" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.PortSignalInterfaceItem</text>
</g>
<!-- pyVHDLModel.SyntaxModel.PortSignalInterfaceItem&#45;&gt;pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem -->
<g id="edge1" class="edge">
<title>pyVHDLModel.SyntaxModel.PortSignalInterfaceItem&#45;&gt;pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M1106.17,-72.47C1116.17,-73.07 1126.28,-73.66 1136.32,-74.26"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="1136.46,-76.02 1141.56,-74.57 1136.67,-72.53 1136.46,-76.02"/>
</g>
<!-- pyVHDLModel.ModelEntity -->
<g id="node4" class="node">
<title>pyVHDLModel.ModelEntity</title>
<g id="a_node4"><a xlink:title="``ModelEntity`` is the base class for all classes in the VHDL language model,">
<polygon fill="none" stroke="black" stroke-width="0.5" points="169.5,-74 22.5,-74 22.5,-55 169.5,-55 169.5,-74"/>
<text text-anchor="middle" x="96" y="-62" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.ModelEntity</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.Obj -->
<g id="node8" class="node">
<title>pyVHDLModel.SyntaxModel.Obj</title>
<polygon fill="none" stroke="black" stroke-width="0.5" points="461,-56 289,-56 289,-37 461,-37 461,-56"/>
<text text-anchor="middle" x="375" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.Obj</text>
</g>
<!-- pyVHDLModel.ModelEntity&#45;&gt;pyVHDLModel.SyntaxModel.Obj -->
<g id="edge3" class="edge">
<title>pyVHDLModel.ModelEntity&#45;&gt;pyVHDLModel.SyntaxModel.Obj</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M169.78,-59.77C204.61,-57.51 246.67,-54.77 283.54,-52.38"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="284.06,-54.1 288.94,-52.03 283.83,-50.61 284.06,-54.1"/>
</g>
<!-- pyVHDLModel.MultipleNamedEntity -->
<g id="node5" class="node">
<title>pyVHDLModel.MultipleNamedEntity</title>
<g id="a_node5"><a xlink:title="A ``MultipleNamedEntity`` is a mixin class for all VHDL entities that declare">
<polygon fill="none" stroke="black" stroke-width="0.5" points="192,-37 0,-37 0,-18 192,-18 192,-37"/>
<text text-anchor="middle" x="96" y="-25" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.MultipleNamedEntity</text>
</a>
</g>
</g>
<!-- pyVHDLModel.MultipleNamedEntity&#45;&gt;pyVHDLModel.SyntaxModel.Obj -->
<g id="edge4" class="edge">
<title>pyVHDLModel.MultipleNamedEntity&#45;&gt;pyVHDLModel.SyntaxModel.Obj</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M192.33,-34.04C221.92,-36.07 254.42,-38.3 283.66,-40.3"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="283.59,-42.05 288.7,-40.65 283.83,-38.56 283.59,-42.05"/>
</g>
<!-- pyVHDLModel.SyntaxModel.InterfaceItem -->
<g id="node6" class="node">
<title>pyVHDLModel.SyntaxModel.InterfaceItem</title>
<g id="a_node6"><a xlink:title="An ``InterfaceItem`` is a base&#45;class for all mixin&#45;classes for all interface">
<polygon fill="none" stroke="black" stroke-width="0.5" points="485.5,-130 264.5,-130 264.5,-111 485.5,-111 485.5,-130"/>
<text text-anchor="middle" x="375" y="-118" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.InterfaceItem</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.PortInterfaceItem -->
<g id="node9" class="node">
<title>pyVHDLModel.SyntaxModel.PortInterfaceItem</title>
<g id="a_node9"><a xlink:title="A ``PortInterfaceItem`` is a mixin class for all port interface items.">
<polygon fill="none" stroke="black" stroke-width="0.5" points="799,-93 558,-93 558,-74 799,-74 799,-93"/>
<text text-anchor="middle" x="678.5" y="-81" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.PortInterfaceItem</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.InterfaceItem&#45;&gt;pyVHDLModel.SyntaxModel.PortInterfaceItem -->
<g id="edge5" class="edge">
<title>pyVHDLModel.SyntaxModel.InterfaceItem&#45;&gt;pyVHDLModel.SyntaxModel.PortInterfaceItem</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M453.64,-110.97C496.9,-105.66 550.76,-99.05 594.81,-93.65"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="595.11,-95.37 599.86,-93.03 594.68,-91.9 595.11,-95.37"/>
</g>
<!-- pyVHDLModel.SyntaxModel.InterfaceItemWithMode -->
<g id="node7" class="node">
<title>pyVHDLModel.SyntaxModel.InterfaceItemWithMode</title>
<g id="a_node7"><a xlink:title="An ``InterfaceItemWithMode`` is a mixin&#45;class to provide a ``Mode`` to">
<polygon fill="none" stroke="black" stroke-width="0.5" points="510.5,-93 239.5,-93 239.5,-74 510.5,-74 510.5,-93"/>
<text text-anchor="middle" x="375" y="-81" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.InterfaceItemWithMode</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.InterfaceItemWithMode&#45;&gt;pyVHDLModel.SyntaxModel.PortInterfaceItem -->
<g id="edge6" class="edge">
<title>pyVHDLModel.SyntaxModel.InterfaceItemWithMode&#45;&gt;pyVHDLModel.SyntaxModel.PortInterfaceItem</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M510.88,-83.5C524.84,-83.5 538.99,-83.5 552.83,-83.5"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="552.92,-85.25 557.92,-83.5 552.92,-81.75 552.92,-85.25"/>
</g>
<!-- pyVHDLModel.SyntaxModel.Signal -->
<g id="node10" class="node">
<title>pyVHDLModel.SyntaxModel.Signal</title>
<polygon fill="none" stroke="black" stroke-width="0.5" points="771,-56 586,-56 586,-37 771,-37 771,-56"/>
<text text-anchor="middle" x="678.5" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.Signal</text>
</g>
<!-- pyVHDLModel.SyntaxModel.Obj&#45;&gt;pyVHDLModel.SyntaxModel.Signal -->
<g id="edge9" class="edge">
<title>pyVHDLModel.SyntaxModel.Obj&#45;&gt;pyVHDLModel.SyntaxModel.Signal</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M461.19,-46.5C498.44,-46.5 542.31,-46.5 580.78,-46.5"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="580.93,-48.25 585.93,-46.5 580.93,-44.75 580.93,-48.25"/>
</g>
<!-- pyVHDLModel.SyntaxModel.PortInterfaceItem&#45;&gt;pyVHDLModel.SyntaxModel.PortSignalInterfaceItem -->
<g id="edge8" class="edge">
<title>pyVHDLModel.SyntaxModel.PortInterfaceItem&#45;&gt;pyVHDLModel.SyntaxModel.PortSignalInterfaceItem</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M799.13,-75.66C809.18,-75 819.41,-74.33 829.6,-73.67"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="829.72,-75.41 834.6,-73.34 829.49,-71.92 829.72,-75.41"/>
</g>
<!-- pyVHDLModel.SyntaxModel.Signal&#45;&gt;pyVHDLModel.SyntaxModel.PortSignalInterfaceItem -->
<g id="edge7" class="edge">
<title>pyVHDLModel.SyntaxModel.Signal&#45;&gt;pyVHDLModel.SyntaxModel.PortSignalInterfaceItem</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M771.26,-52.2C789.92,-53.35 809.95,-54.6 829.85,-55.83"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="829.8,-57.58 834.9,-56.15 830.02,-54.09 829.8,-57.58"/>
</g>
<!-- pyVHDLModel.SyntaxModel.WithDefaultExpressionMixin -->
<g id="node11" class="node">
<title>pyVHDLModel.SyntaxModel.WithDefaultExpressionMixin</title>
<g id="a_node11"><a xlink:title="A ``WithDefaultExpression`` is a mixin class for all objects declarations">
<polygon fill="none" stroke="black" stroke-width="0.5" points="522,-19 228,-19 228,0 522,0 522,-19"/>
<text text-anchor="middle" x="375" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.WithDefaultExpressionMixin</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.WithDefaultExpressionMixin&#45;&gt;pyVHDLModel.SyntaxModel.Signal -->
<g id="edge10" class="edge">
<title>pyVHDLModel.SyntaxModel.WithDefaultExpressionMixin&#45;&gt;pyVHDLModel.SyntaxModel.Signal</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M453.64,-19.03C496.9,-24.34 550.76,-30.95 594.81,-36.35"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="594.68,-38.1 599.86,-36.97 595.11,-34.63 594.68,-38.1"/>
</g>
</g>
</svg>
