# MQD ç¡¬ä»¶å¯„å­˜å™¨æ˜ å°„åˆ†æ

**æ—¥æœŸ**: 2026-01-29  
**ç›®çš„**: è¯¦ç»†åˆ†æ `init_mqd()` å¦‚ä½•æ˜ å°„åˆ° AMD GPU ç¡¬ä»¶å¯„å­˜å™¨

---

## ğŸ¯ æ ¸å¿ƒé—®é¢˜

ç”¨æˆ·é—®ï¼š`init_mqd()` å¯¹åº”çš„ç¡¬ä»¶å¯„å­˜å™¨å¯ä»¥çœ‹åˆ°å—ï¼Ÿ

**ç­”æ¡ˆ**: âœ… **å®Œå…¨å¯ä»¥çœ‹åˆ°ï¼** 

AMD çš„å¼€æºé©±åŠ¨æä¾›äº†å®Œæ•´çš„ç¡¬ä»¶å¯„å­˜å™¨å®šä¹‰å’Œæ˜ å°„å…³ç³»ã€‚

---

## ğŸ“Š Part 1: MQD (Memory Queue Descriptor) ç»“æ„

### ä»€ä¹ˆæ˜¯ MQDï¼Ÿ

```
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
MQD = Memory Queue Descriptor (å†…å­˜é˜Ÿåˆ—æè¿°ç¬¦)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

å®šä¹‰:
  â€¢ MQD æ˜¯ GPU ç¡¬ä»¶ç”¨äºç®¡ç†é˜Ÿåˆ—çš„æ•°æ®ç»“æ„
  â€¢ å­˜å‚¨åœ¨ä¸»æœºå†…å­˜ä¸­ï¼ŒGPU Command Processor (CP) ç›´æ¥è¯»å–
  â€¢ åŒ…å«é˜Ÿåˆ—çš„æ‰€æœ‰é…ç½®å‚æ•°å’ŒçŠ¶æ€ä¿¡æ¯

ä½œç”¨:
  1. å‘Šè¯‰ GPU é˜Ÿåˆ—çš„é…ç½®ï¼ˆRing Buffer åœ°å€ã€å¤§å°ã€ä¼˜å…ˆçº§ç­‰ï¼‰
  2. å‘Šè¯‰ GPU CWSR çš„é…ç½®ï¼ˆä¿å­˜/æ¢å¤åŒºåŸŸåœ°å€å’Œå¤§å°ï¼‰
  3. å‘Šè¯‰ GPU Doorbell çš„é…ç½®ï¼ˆDoorbell åç§»é‡ï¼‰
  4. ä¿å­˜é˜Ÿåˆ—çš„è¿è¡Œæ—¶çŠ¶æ€ï¼ˆrptr, wptr, æ‰§è¡ŒçŠ¶æ€ç­‰ï¼‰

ä½ç½®:
  â€¢ ä¸»æœºå†…å­˜ï¼ˆé€šè¿‡ GART GTT åˆ†é…ï¼‰
  â€¢ GPU é€šè¿‡ GART åœ°å€è®¿é—®
  â€¢ CPU å¯ä»¥ç›´æ¥è¯»å†™ï¼ˆç”¨äº checkpoint/restoreï¼‰
```

### MQD ç»“æ„ä½“å®šä¹‰

```c
// ============================================================================
// æ–‡ä»¶: amd/include/v11_structs.h
// é€‚ç”¨äº: GFX11 æ¶æ„ï¼ˆåŒ…æ‹¬ MI300X çš„ GFX942ï¼‰
// ============================================================================

struct v11_compute_mqd {
    // ===== Header =====
    uint32_t header;                            // offset: 0x0
    
    // ===== Compute Dispatch é…ç½® =====
    uint32_t compute_dispatch_initiator;        // offset: 0x1
    uint32_t compute_dim_x;                     // offset: 0x2
    uint32_t compute_dim_y;                     // offset: 0x3
    uint32_t compute_dim_z;                     // offset: 0x4
    uint32_t compute_start_x;                   // offset: 0x5
    uint32_t compute_start_y;                   // offset: 0x6
    uint32_t compute_start_z;                   // offset: 0x7
    uint32_t compute_num_thread_x;              // offset: 0x8
    uint32_t compute_num_thread_y;              // offset: 0x9
    uint32_t compute_num_thread_z;              // offset: 0xA
    uint32_t compute_pipelinestat_enable;       // offset: 0xB
    uint32_t compute_perfcount_enable;          // offset: 0xC
    
    // ===== Shader ç¨‹åºé…ç½® =====
    uint32_t compute_pgm_lo;                    // offset: 0xD
    uint32_t compute_pgm_hi;                    // offset: 0xE
    uint32_t compute_pgm_rsrc1;                 // offset: 0x13
    uint32_t compute_pgm_rsrc2;                 // offset: 0x14
    uint32_t compute_pgm_rsrc3;                 // offset: 0x29
    
    // ===== VMID å’Œèµ„æºé™åˆ¶ =====
    uint32_t compute_vmid;                      // offset: 0x15
    uint32_t compute_resource_limits;           // offset: 0x16
    
    // ===== CU Mask (8ä¸ª SE) =====
    uint32_t compute_static_thread_mgmt_se0;    // offset: 0x17  â­
    uint32_t compute_static_thread_mgmt_se1;    // offset: 0x18
    uint32_t compute_static_thread_mgmt_se2;    // offset: 0x1A
    uint32_t compute_static_thread_mgmt_se3;    // offset: 0x1B
    uint32_t compute_static_thread_mgmt_se4;    // offset: 0x2C
    uint32_t compute_static_thread_mgmt_se5;    // offset: 0x2D
    uint32_t compute_static_thread_mgmt_se6;    // offset: 0x2E
    uint32_t compute_static_thread_mgmt_se7;    // offset: 0x2F
    
    // ===== MQD Base =====
    uint32_t cp_mqd_base_addr_lo;               // offset: 0x80  â­
    uint32_t cp_mqd_base_addr_hi;               // offset: 0x81  â­
    
    // ===== Queue çŠ¶æ€ =====
    uint32_t cp_hqd_active;                     // offset: 0x82  â­
    uint32_t cp_hqd_vmid;                       // offset: 0x83  â­
    
    // ===== æŒä¹…åŒ–çŠ¶æ€ï¼ˆåŒ…å« CWSR æ¨¡å¼ï¼‰ =====
    uint32_t cp_hqd_persistent_state;           // offset: 0x84  â­â­â­
    
    // ===== ä¼˜å…ˆçº§å¯„å­˜å™¨ =====
    uint32_t cp_hqd_pipe_priority;              // offset: 0x85  â­â­â­
    uint32_t cp_hqd_queue_priority;             // offset: 0x86  â­â­â­
    
    // ===== Quantumï¼ˆæ—¶é—´ç‰‡ï¼‰ =====
    uint32_t cp_hqd_quantum;                    // offset: 0x87  â­
    
    // ===== Ring Buffer é…ç½® =====
    uint32_t cp_hqd_pq_base_lo;                 // offset: 0x88  â­
    uint32_t cp_hqd_pq_base_hi;                 // offset: 0x89  â­
    uint32_t cp_hqd_pq_rptr;                    // offset: 0x8A  â­ (read pointer)
    uint32_t cp_hqd_pq_rptr_report_addr_lo;     // offset: 0x8B  â­
    uint32_t cp_hqd_pq_rptr_report_addr_hi;     // offset: 0x8C  â­
    uint32_t cp_hqd_pq_wptr_poll_addr_lo;       // offset: 0x8D  â­ (write pointer)
    uint32_t cp_hqd_pq_wptr_poll_addr_hi;       // offset: 0x8E  â­
    uint32_t cp_hqd_pq_control;                 // offset: 0x91  â­
    
    // ===== Doorbell é…ç½® =====
    uint32_t cp_hqd_pq_doorbell_control;        // offset: 0x8F  â­â­â­
    
    // ===== HQ çŠ¶æ€å’Œæ§åˆ¶ =====
    uint32_t cp_hqd_hq_status0;                 // offset: 0xA0  â­
    uint32_t cp_hqd_hq_control0;                // offset: 0xA1  â­
    uint32_t cp_mqd_control;                    // offset: 0xA2  â­
    
    // ===== CWSR é…ç½®ï¼ˆå…³é”®ï¼ï¼‰ =====
    uint32_t cp_hqd_ctx_save_base_addr_lo;      // offset: 0xAB  â­â­â­
    uint32_t cp_hqd_ctx_save_base_addr_hi;      // offset: 0xAC  â­â­â­
    uint32_t cp_hqd_ctx_save_control;           // offset: 0xAD  â­â­â­
    uint32_t cp_hqd_cntl_stack_offset;          // offset: 0xAE  â­â­â­
    uint32_t cp_hqd_cntl_stack_size;            // offset: 0xAF  â­â­â­
    uint32_t cp_hqd_wg_state_offset;            // offset: 0xB0  â­â­â­
    uint32_t cp_hqd_ctx_save_size;              // offset: 0xB1  â­â­â­
    
    // ===== AQL æ§åˆ¶ =====
    uint32_t cp_hqd_aql_control;                // offset: 0xB5  â­
    
    // ===== Write Pointer (å®é™…å€¼) =====
    uint32_t cp_hqd_pq_wptr_lo;                 // offset: 0xB6  â­
    uint32_t cp_hqd_pq_wptr_hi;                 // offset: 0xB7  â­
    
    // ... æ›´å¤šå­—æ®µ ...
};
```

---

## ğŸ“Š Part 2: init_mqd() çš„ç¡¬ä»¶å¯„å­˜å™¨æ˜ å°„

### init_mqd() å®ç°ä»£ç 

```c
// ============================================================================
// æ–‡ä»¶: amd/amdkfd/kfd_mqd_manager_v11.c
// ============================================================================

static void init_mqd(struct mqd_manager *mm, void **mqd,
                     struct kfd_mem_obj *mqd_mem_obj, uint64_t *gart_addr,
                     struct queue_properties *q)
{
    uint64_t addr;
    struct v11_compute_mqd *m;
    
    // è·å– MQD çš„ CPU å¯è®¿é—®æŒ‡é’ˆå’Œ GPU GART åœ°å€
    m = (struct v11_compute_mqd *) mqd_mem_obj->cpu_ptr;
    addr = mqd_mem_obj->gpu_addr;
    
    // æ¸…é›¶æ•´ä¸ª MQD
    memset(m, 0, sizeof(struct v11_compute_mqd));
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 1. Header å’ŒåŸºæœ¬é…ç½®
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    m->header = 0xC0310800;                     // â­ MQD é­”æ•°
    m->compute_pipelinestat_enable = 1;         // â­ å¯ç”¨ç»Ÿè®¡
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 2. CU Mask é…ç½®ï¼ˆæ§åˆ¶å“ªäº› CU å¯ç”¨ï¼‰
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    uint32_t wa_mask = q->is_dbg_wa ? 0xffff : 0xffffffff;
    m->compute_static_thread_mgmt_se0 = wa_mask;
    m->compute_static_thread_mgmt_se1 = wa_mask;
    m->compute_static_thread_mgmt_se2 = wa_mask;
    m->compute_static_thread_mgmt_se3 = wa_mask;
    m->compute_static_thread_mgmt_se4 = wa_mask;
    m->compute_static_thread_mgmt_se5 = wa_mask;
    m->compute_static_thread_mgmt_se6 = wa_mask;
    m->compute_static_thread_mgmt_se7 = wa_mask;
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 3. æŒä¹…åŒ–çŠ¶æ€ï¼ˆCWSR æ¨¡å¼ï¼‰
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    m->cp_hqd_persistent_state = 
        CP_HQD_PERSISTENT_STATE__PRELOAD_REQ_MASK |
        (0x55 << CP_HQD_PERSISTENT_STATE__PRELOAD_SIZE__SHIFT);
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 4. Ring Buffer æ§åˆ¶
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    m->cp_hqd_pq_control = 
        5 << CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE__SHIFT;
    m->cp_hqd_pq_control |= CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK;
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 5. MQD è‡ªèº«çš„åœ°å€ï¼ˆå‘Šè¯‰ GPU MQD åœ¨å“ªé‡Œï¼‰
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    m->cp_mqd_base_addr_lo = lower_32_bits(addr);   // â­ MQD GART åœ°å€ä½ä½
    m->cp_mqd_base_addr_hi = upper_32_bits(addr);   // â­ MQD GART åœ°å€é«˜ä½
    
    m->cp_mqd_control = 1 << CP_MQD_CONTROL__PRIV_STATE__SHIFT;
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 6. Quantumï¼ˆæ—¶é—´ç‰‡é…ç½®ï¼‰
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    m->cp_hqd_quantum = 
        1 << CP_HQD_QUANTUM__QUANTUM_EN__SHIFT |
        1 << CP_HQD_QUANTUM__QUANTUM_SCALE__SHIFT |
        1 << CP_HQD_QUANTUM__QUANTUM_DURATION__SHIFT;
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 7. HQ çŠ¶æ€é…ç½®
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    m->cp_hqd_hq_status0 = 1 << 14;  // CP è®¾ç½® DISPATCH_PTR
    
    // PCIe atomics æ”¯æŒ
    if (amdgpu_amdkfd_have_atomics_support(mm->dev->adev))
        m->cp_hqd_hq_status0 |= 1 << 29;
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 8. AQL æ ¼å¼æ§åˆ¶
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    if (q->format == KFD_QUEUE_FORMAT_AQL)
        m->cp_hqd_aql_control = 
            1 << CP_HQD_AQL_CONTROL__CONTROL0__SHIFT;
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 9. â­â­â­ CWSR é…ç½®ï¼ˆå…³é”®ï¼ï¼‰
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    if (mm->dev->kfd->cwsr_enabled) {
        // å¯ç”¨ CWSR æ¨¡å¼ï¼ˆQSWITCH_MODEï¼‰
        m->cp_hqd_persistent_state |=
            (1 << CP_HQD_PERSISTENT_STATE__QSWITCH_MODE__SHIFT);
        
        // â­ CWSR ä¿å­˜åŒºåŸŸåœ°å€
        m->cp_hqd_ctx_save_base_addr_lo =
            lower_32_bits(q->ctx_save_restore_area_address);
        m->cp_hqd_ctx_save_base_addr_hi =
            upper_32_bits(q->ctx_save_restore_area_address);
        
        // â­ CWSR ä¿å­˜åŒºåŸŸå¤§å°
        m->cp_hqd_ctx_save_size = q->ctx_save_restore_area_size;
        
        // â­ Control Stack å¤§å°å’Œåç§»
        m->cp_hqd_cntl_stack_size = q->ctl_stack_size;
        m->cp_hqd_cntl_stack_offset = q->ctl_stack_size;
        m->cp_hqd_wg_state_offset = q->ctl_stack_size;
    }
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 10. Profiler é…ç½®
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    mutex_lock(&mm->dev->kfd->profiler_lock);
    if (mm->dev->kfd->profiler_process != NULL)
        m->compute_perfcount_enable = 1;
    mutex_unlock(&mm->dev->kfd->profiler_lock);
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 11. è°ƒç”¨ update_mqd è®¾ç½®æ›´å¤šå­—æ®µ
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    *mqd = m;
    if (gart_addr)
        *gart_addr = addr;
    
    mm->update_mqd(mm, m, q, NULL);  // â­ è®¾ç½®ä¼˜å…ˆçº§ã€Ring Buffer ç­‰
}
```

### update_mqd() çš„å…³é”®æ˜ å°„

```c
static void update_mqd(struct mqd_manager *mm, void *mqd,
                       struct queue_properties *q,
                       struct mqd_update_info *minfo)
{
    struct v11_compute_mqd *m = get_mqd(mqd);
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 1. Ring Buffer å¤§å°
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    m->cp_hqd_pq_control &= ~CP_HQD_PQ_CONTROL__QUEUE_SIZE_MASK;
    m->cp_hqd_pq_control |=
        ffs(q->queue_size / sizeof(unsigned int)) - 1 - 1;
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 2. â­â­â­ Ring Buffer åœ°å€ï¼ˆé˜Ÿåˆ—åœ°å€ï¼‰
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    m->cp_hqd_pq_base_lo = lower_32_bits((uint64_t)q->queue_address >> 8);
    m->cp_hqd_pq_base_hi = upper_32_bits((uint64_t)q->queue_address >> 8);
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 3. â­â­â­ Read Pointer (rptr) åœ°å€
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    m->cp_hqd_pq_rptr_report_addr_lo = lower_32_bits((uint64_t)q->read_ptr);
    m->cp_hqd_pq_rptr_report_addr_hi = upper_32_bits((uint64_t)q->read_ptr);
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 4. â­â­â­ Write Pointer (wptr) åœ°å€
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    m->cp_hqd_pq_wptr_poll_addr_lo = lower_32_bits((uint64_t)q->write_ptr);
    m->cp_hqd_pq_wptr_poll_addr_hi = upper_32_bits((uint64_t)q->write_ptr);
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 5. â­â­â­ Doorbell æ§åˆ¶
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    m->cp_hqd_pq_doorbell_control =
        q->doorbell_off << CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT;
    
    // ... æ›´å¤šå­—æ®µï¼ˆEOP, IB, etc.ï¼‰...
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // 6. â­â­â­ è®¾ç½®ä¼˜å…ˆçº§ï¼ˆå…³é”®ï¼ï¼‰
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    set_priority(m, q);  // â­ è°ƒç”¨ set_priority å‡½æ•°
}
```

### set_priority() - ä¼˜å…ˆçº§æ˜ å°„

```c
// ============================================================================
// ä¼˜å…ˆçº§è®¾ç½®å‡½æ•°
// ============================================================================

static void set_priority(struct v11_compute_mqd *m, struct queue_properties *q)
{
    // â­â­â­ Pipe Priorityï¼ˆç®¡é“ä¼˜å…ˆçº§ï¼‰
    m->cp_hqd_pipe_priority = pipe_priority_map[q->priority];
    
    // â­â­â­ Queue Priorityï¼ˆé˜Ÿåˆ—ä¼˜å…ˆçº§ï¼‰
    m->cp_hqd_queue_priority = q->priority;
}

// pipe_priority_map å®šä¹‰ï¼ˆåœ¨ kfd_mqd_manager.c ä¸­ï¼‰:
static int pipe_priority_map[] = {
    KFD_PIPE_PRIORITY_CS_LOW,     // priority 0-7
    KFD_PIPE_PRIORITY_CS_MEDIUM,  // priority 8-11
    KFD_PIPE_PRIORITY_CS_HIGH     // priority 12-15
};

// è¯´æ˜:
//   q->priority: 0-15 (KFD ä¼˜å…ˆçº§)
//   â€¢ 0-7   â†’ PIPE_PRIORITY_LOW
//   â€¢ 8-11  â†’ PIPE_PRIORITY_MEDIUM
//   â€¢ 12-15 â†’ PIPE_PRIORITY_HIGH
```

---

## ğŸ“Š Part 3: ç¡¬ä»¶å¯„å­˜å™¨ç‰©ç†åœ°å€

### å¯„å­˜å™¨åç§»åœ°å€å®šä¹‰

```c
// ============================================================================
// æ–‡ä»¶: amd/include/asic_reg/gc/gc_11_0_0_offset.h
// ============================================================================

// ===== ä¼˜å…ˆçº§å¯„å­˜å™¨ =====
#define regCP_HQD_PIPE_PRIORITY          0x1fae  // â­ Pipe ä¼˜å…ˆçº§
#define regCP_HQD_QUEUE_PRIORITY         0x1faf  // â­ Queue ä¼˜å…ˆçº§

// ===== MQD Base =====
#define regCP_MQD_BASE_ADDR              0x1fa8
#define regCP_MQD_BASE_ADDR_HI           0x1fa9

// ===== Queue çŠ¶æ€ =====
#define regCP_HQD_ACTIVE                 0x1faa
#define regCP_HQD_VMID                   0x1fab

// ===== æŒä¹…åŒ–çŠ¶æ€ =====
#define regCP_HQD_PERSISTENT_STATE       0x1fac

// ===== Quantum =====
#define regCP_HQD_QUANTUM                0x1fb0

// ===== Ring Buffer =====
#define regCP_HQD_PQ_BASE                0x1fb1
#define regCP_HQD_PQ_BASE_HI             0x1fb2
#define regCP_HQD_PQ_RPTR                0x1fb3
#define regCP_HQD_PQ_RPTR_REPORT_ADDR    0x1fb4
#define regCP_HQD_PQ_RPTR_REPORT_ADDR_HI 0x1fb5
#define regCP_HQD_PQ_WPTR_POLL_ADDR      0x1fb6
#define regCP_HQD_PQ_WPTR_POLL_ADDR_HI   0x1fb7

// ===== Doorbell =====
#define regCP_HQD_PQ_DOORBELL_CONTROL    0x1fb8  // â­ Doorbell æ§åˆ¶

// ===== CWSR å¯„å­˜å™¨ï¼ˆå…³é”®ï¼ï¼‰ =====
#define regCP_HQD_CTX_SAVE_BASE_ADDR_LO  0x1fd4  // â­â­â­ CWSR ä¿å­˜åŒºåŸŸåœ°å€ä½ä½
#define regCP_HQD_CTX_SAVE_BASE_ADDR_HI  0x1fd5  // â­â­â­ CWSR ä¿å­˜åŒºåŸŸåœ°å€é«˜ä½
#define regCP_HQD_CTX_SAVE_CONTROL       0x1fd6  // â­â­â­ CWSR æ§åˆ¶
#define regCP_HQD_CNTL_STACK_OFFSET      0x1fd7  // â­â­â­ Control Stack åç§»
#define regCP_HQD_CNTL_STACK_SIZE        0x1fd8  // â­â­â­ Control Stack å¤§å°
#define regCP_HQD_WG_STATE_OFFSET        0x1fd9  // â­â­â­ Workgroup State åç§»
#define regCP_HQD_CTX_SAVE_SIZE          0x1fda  // â­â­â­ CWSR ä¿å­˜åŒºåŸŸå¤§å°
```

### ç‰©ç†åœ°å€è®¡ç®—

```
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
å¦‚ä½•è®¿é—®è¿™äº›å¯„å­˜å™¨ï¼Ÿ
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

1. å¯„å­˜å™¨ç‰©ç†åœ°å€:
   ç‰©ç†åœ°å€ = BASE_ADDRESS + (reg_offset * 4)
   
   ä¾‹å¦‚:
     regCP_HQD_PIPE_PRIORITY = 0x1fae
     ç‰©ç†åœ°å€ = GC_BASE + 0x1fae * 4 = GC_BASE + 0x7EB8

2. GPU è®¿é—®æ–¹å¼:
   â€¢ GPU Command Processor (CP) ç›´æ¥ä» MQD è¯»å–è¿™äº›å€¼
   â€¢ MQD å­˜å‚¨åœ¨ä¸»æœºå†…å­˜ä¸­ï¼ˆGART GTTï¼‰
   â€¢ CP é€šè¿‡ GART åœ°å€è®¿é—® MQD
   â€¢ å½“é˜Ÿåˆ—è¢« "load" æ—¶ï¼ŒCP å°† MQD çš„å€¼å†™å…¥ç¡¬ä»¶å¯„å­˜å™¨

3. CPU è®¿é—®æ–¹å¼:
   â€¢ é€šè¿‡ MMIO æ˜ å°„ç›´æ¥è¯»å†™
   â€¢ é€šè¿‡ amdgpu_device_wreg() / amdgpu_device_rreg()
   â€¢ KFD é€šå¸¸é€šè¿‡ amdgpu çš„ kgd2kfd æ¥å£è®¿é—®
```

---

## ğŸ“Š Part 4: å…³é”®å¯„å­˜å™¨è¯¦è§£

### 1. ä¼˜å…ˆçº§å¯„å­˜å™¨

```c
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
CP_HQD_PIPE_PRIORITY (0x1fae, MQD offset 0x85)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

å®šä¹‰: Pipe çº§åˆ«çš„ä¼˜å…ˆçº§
å–å€¼:
  â€¢ KFD_PIPE_PRIORITY_CS_LOW    = 0
  â€¢ KFD_PIPE_PRIORITY_CS_MEDIUM = 1
  â€¢ KFD_PIPE_PRIORITY_CS_HIGH   = 2

æ˜ å°„å…³ç³»:
  queue_properties.priority (0-15) â†’ pipe_priority_map â†’ PIPE_PRIORITY
  
  0-7   â†’ LOW
  8-11  â†’ MEDIUM
  12-15 â†’ HIGH

ä½œç”¨:
  â€¢ æ§åˆ¶ Pipe çº§åˆ«çš„è°ƒåº¦ä¼˜å…ˆçº§
  â€¢ å½±å“ GPU ç¡¬ä»¶è°ƒåº¦å™¨çš„å†³ç­–
  â€¢ åœ¨ç›¸åŒ Pipe Priority å†…ï¼Œå†ä½¿ç”¨ Queue Priority

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
CP_HQD_QUEUE_PRIORITY (0x1faf, MQD offset 0x86)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

å®šä¹‰: é˜Ÿåˆ—çº§åˆ«çš„ç²¾ç»†ä¼˜å…ˆçº§
å–å€¼: 0-15 (ç›´æ¥æ¥è‡ª queue_properties.priority)

ä½œç”¨:
  â€¢ åœ¨ç›¸åŒ Pipe Priority çš„é˜Ÿåˆ—ä¹‹é—´è¿›è¡Œä¼˜å…ˆçº§æ’åº
  â€¢ 15 æ˜¯æœ€é«˜ä¼˜å…ˆçº§ï¼Œ0 æ˜¯æœ€ä½ä¼˜å…ˆçº§
  â€¢ ç”¨äºç»†ç²’åº¦çš„è°ƒåº¦å†³ç­–

é‡è¦æ€§:
  â­ è¿™æ˜¯ GPREEMPT éœ€è¦è¯»å–å’Œæ¯”è¾ƒçš„ä¸»è¦å­—æ®µï¼
  â­ ä¼˜å…ˆçº§å€’ç½®æ£€æµ‹åŸºäºæ­¤å­—æ®µ
```

### 2. CWSR å¯„å­˜å™¨

```c
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
CP_HQD_PERSISTENT_STATE (0x1fac, MQD offset 0x84)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

å…³é”®ä½:
  â€¢ QSWITCH_MODE (bit 4): å¯ç”¨ CWSR æ¨¡å¼
    - 0: ç¦ç”¨ CWSR
    - 1: å¯ç”¨ CWSRï¼ˆé˜Ÿåˆ—å¯ä»¥è¢« save/restoreï¼‰
  
  â€¢ PRELOAD_REQ (bit 6): é¢„åŠ è½½è¯·æ±‚
  â€¢ PRELOAD_SIZE (bits 13-8): é¢„åŠ è½½å¤§å°

è®¾ç½®:
  if (cwsr_enabled) {
      m->cp_hqd_persistent_state |= (1 << 4);  // å¯ç”¨ QSWITCH_MODE
  }

ä½œç”¨:
  â­ æ§åˆ¶ GPU æ˜¯å¦æ”¯æŒå¯¹æ­¤é˜Ÿåˆ—è¿›è¡Œ Context Switch (CWSR)
  â­ å¿…é¡»è®¾ç½®ä¸º 1 æ‰èƒ½ä½¿ç”¨ destroy_mqd/restore_mqd

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
CP_HQD_CTX_SAVE_BASE_ADDR_LO/HI (0x1fd4/0x1fd5, MQD offset 0xAB/0xAC)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

å®šä¹‰: CWSR ä¿å­˜åŒºåŸŸçš„ç‰©ç†åœ°å€ï¼ˆGART åœ°å€ï¼‰

å¤§å°: é€šå¸¸ 2MB-512MBï¼ˆå–å†³äº wavefront æ•°é‡ï¼‰

æ¥æº: queue_properties.ctx_save_restore_area_address

ä½œç”¨:
  â€¢ GPU åœ¨æ‰§è¡Œ CWSR æ—¶ï¼Œå°† wavefront çŠ¶æ€ä¿å­˜åˆ°æ­¤åŒºåŸŸ
  â€¢ destroy_mqd ä¼šè§¦å‘ç¡¬ä»¶å°†çŠ¶æ€å†™å…¥æ­¤åŒºåŸŸ
  â€¢ restore_mqd ä¼šä»æ­¤åŒºåŸŸæ¢å¤çŠ¶æ€

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
CP_HQD_CTX_SAVE_SIZE (0x1fda, MQD offset 0xB1)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

å®šä¹‰: CWSR ä¿å­˜åŒºåŸŸçš„å¤§å°ï¼ˆå­—èŠ‚ï¼‰

æ¥æº: queue_properties.ctx_save_restore_area_size

ä½œç”¨:
  â€¢ GPU éªŒè¯ä¿å­˜åŒºåŸŸæ˜¯å¦è¶³å¤Ÿå¤§
  â€¢ å¦‚æœä¸å¤Ÿï¼ŒCWSR å¯èƒ½å¤±è´¥

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
CP_HQD_CNTL_STACK_SIZE (0x1fd8, MQD offset 0xAF)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

å®šä¹‰: Control Stack çš„å¤§å°ï¼ˆç”¨äº wavefront çŠ¶æ€ï¼‰

æ¥æº: queue_properties.ctl_stack_size

ä½œç”¨:
  â€¢ GPU ä¸ºæ¯ä¸ª wavefront åˆ†é… control stack
  â€¢ ç”¨äºä¿å­˜ wavefront çš„æ§åˆ¶æµçŠ¶æ€
```

### 3. Ring Buffer å’Œ Doorbell å¯„å­˜å™¨

```c
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
CP_HQD_PQ_BASE_LO/HI (0x1fb1/0x1fb2, MQD offset 0x88/0x89)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

å®šä¹‰: Ring Buffer çš„åŸºåœ°å€ï¼ˆGART åœ°å€ï¼‰

æ¥æº: queue_properties.queue_address

ä½œç”¨:
  â€¢ å‘Šè¯‰ GPU Ring Buffer åœ¨å“ªé‡Œ
  â€¢ GPU ä»æ­¤åœ°å€è¯»å–å‘½ä»¤åŒ…

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
CP_HQD_PQ_RPTR_REPORT_ADDR_LO/HI (0x1fb4/0x1fb5, MQD offset 0x8B/0x8C)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

å®šä¹‰: Read Pointer (rptr) çš„æŠ¥å‘Šåœ°å€

æ¥æº: queue_properties.read_ptr

ä½œç”¨:
  â€¢ GPU å°†å½“å‰çš„ rptr å€¼å†™å…¥æ­¤åœ°å€
  â€¢ CPU/Driver å¯ä»¥è¯»å–æ­¤åœ°å€ä»¥ç›‘æ§é˜Ÿåˆ—è¿›åº¦
  â€¢ â­ GPREEMPT ç›‘æ§çº¿ç¨‹è¯»å–æ­¤åœ°å€æ¥æ£€æµ‹é˜Ÿåˆ—çŠ¶æ€

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
CP_HQD_PQ_WPTR_POLL_ADDR_LO/HI (0x1fb6/0x1fb7, MQD offset 0x8D/0x8E)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

å®šä¹‰: Write Pointer (wptr) çš„è½®è¯¢åœ°å€

æ¥æº: queue_properties.write_ptr

ä½œç”¨:
  â€¢ GPU ä»æ­¤åœ°å€è¯»å–å½“å‰çš„ wptr å€¼
  â€¢ CPU/åº”ç”¨å†™å…¥æ­¤åœ°å€æ¥æ›´æ–° wptr
  â€¢ GPU è½®è¯¢æ­¤åœ°å€ä»¥æ£€æµ‹æ–°ä»»åŠ¡

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
CP_HQD_PQ_DOORBELL_CONTROL (0x1fb8, MQD offset 0x8F)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

å®šä¹‰: Doorbell æ§åˆ¶å¯„å­˜å™¨

å­—æ®µ:
  â€¢ DOORBELL_OFFSET: Doorbell åœ¨ PCIe BAR ä¸­çš„åç§»é‡
  â€¢ DOORBELL_EN: æ˜¯å¦å¯ç”¨ Doorbell

æ¥æº: queue_properties.doorbell_off

ä½œç”¨:
  â€¢ å‘Šè¯‰ GPU Doorbell çš„ä½ç½®
  â€¢ å½“åº”ç”¨æ•² Doorbell æ—¶ï¼ŒGPU ç«‹å³çŸ¥é“æœ‰æ–°ä»»åŠ¡
  â€¢ â­ è¿™æ˜¯ Doorbell çš„å…³é”®é…ç½®
```

---

## ğŸ“Š Part 5: MQD çš„å®Œæ•´ç”Ÿå‘½å‘¨æœŸ

```
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
MQD ä»åˆ›å»ºåˆ°é”€æ¯çš„å®Œæ•´æµç¨‹
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

1. åˆ›å»º MQD (init_mqd)
   â†“
   â€¢ åˆ†é… GTT å†…å­˜ï¼ˆé€šè¿‡ kfd_gtt_sa_allocateï¼‰
   â€¢ è·å– GART åœ°å€ï¼ˆmqd_mem_obj->gpu_addrï¼‰
   â€¢ åˆå§‹åŒ– MQD ç»“æ„ï¼ˆmemset, è®¾ç½®å„å­—æ®µï¼‰
   â€¢ è®¾ç½® CWSR é…ç½®ï¼ˆå¦‚æœå¯ç”¨ï¼‰
   â€¢ è®¾ç½®ä¼˜å…ˆçº§ï¼ˆé€šè¿‡ set_priorityï¼‰
   â€¢ è®¾ç½® Ring Bufferã€Doorbell ç­‰
   
   ç»“æœ: MQD åœ¨ä¸»æœºå†…å­˜ä¸­ï¼ŒGPU è¿˜æœªåŠ è½½

2. æ›´æ–° MQD (update_mqd)
   â†“
   â€¢ è®¾ç½® Ring Buffer åœ°å€å’Œå¤§å°
   â€¢ è®¾ç½® rptr/wptr åœ°å€
   â€¢ è®¾ç½® Doorbell é…ç½®
   â€¢ è°ƒç”¨ set_priority() è®¾ç½®ä¼˜å…ˆçº§
   
   ç»“æœ: MQD é…ç½®å®Œæ•´

3. åŠ è½½ MQD (load_mqd)
   â†“
   â€¢ è°ƒç”¨ kgd2kfd->hqd_load(mqd, pipe, queue, ...)
   â€¢ GPU è¯»å– MQD å†…å®¹
   â€¢ GPU å°† MQD çš„å€¼å†™å…¥ç¡¬ä»¶å¯„å­˜å™¨
   â€¢ é˜Ÿåˆ—å˜ä¸º ACTIVE çŠ¶æ€
   
   ç»“æœ: GPU ç¡¬ä»¶å¯„å­˜å™¨å·²é…ç½®ï¼Œé˜Ÿåˆ—å¯ä»¥æ¥å—ä»»åŠ¡

4. é˜Ÿåˆ—è¿è¡Œ
   â†“
   â€¢ åº”ç”¨æäº¤ä»»åŠ¡åˆ° Ring Buffer
   â€¢ åº”ç”¨æ•² Doorbell
   â€¢ GPU ä» Ring Buffer è¯»å–å‘½ä»¤åŒ…
   â€¢ GPU æ‰§è¡Œä»»åŠ¡
   â€¢ GPU æ›´æ–° rptr

5. Checkpoint MQD (checkpoint_mqd)
   â†“
   â€¢ è¯»å–å½“å‰ MQD çš„å†…å®¹ï¼ˆä» GPU æˆ–ä¸»æœºå†…å­˜ï¼‰
   â€¢ ä¿å­˜åˆ° backup buffer
   â€¢ ç”¨äº CWSR æˆ– CRIU
   
   ç»“æœ: MQD çŠ¶æ€å·²å¤‡ä»½

6. é”€æ¯ MQD (destroy_mqd)
   â†“
   â€¢ è°ƒç”¨ kgd2kfd->hqd_destroy(pipe, queue, ...)
   â€¢ GPU è§¦å‘ CWSRï¼ˆå¦‚æœå¯ç”¨ï¼‰
   â€¢ GPU å°† wavefront çŠ¶æ€ä¿å­˜åˆ° CWSR Area
   â€¢ GPU æ¸…é™¤ç¡¬ä»¶å¯„å­˜å™¨
   â€¢ é˜Ÿåˆ—å˜ä¸º INACTIVE çŠ¶æ€
   
   ç»“æœ: é˜Ÿåˆ—è¢«ç¡¬ä»¶åœæ­¢ï¼ŒçŠ¶æ€å·²ä¿å­˜

7. æ¢å¤ MQD (restore_mqd)
   â†“
   â€¢ ä» backup buffer æ¢å¤ MQD å†…å®¹
   â€¢ æ›´æ–° CWSR Area åœ°å€
   â€¢ MQD çŠ¶æ€æ¢å¤ï¼Œä½†é˜Ÿåˆ—ä»ç„¶ INACTIVE
   
   ç»“æœ: MQD æ¢å¤ï¼Œä½†é˜Ÿåˆ—æœªåŠ è½½

8. é‡æ–°åŠ è½½ MQD (load_mqd)
   â†“
   â€¢ å†æ¬¡è°ƒç”¨ kgd2kfd->hqd_load()
   â€¢ GPU ä» CWSR Area æ¢å¤ wavefront çŠ¶æ€
   â€¢ é˜Ÿåˆ—å˜ä¸º ACTIVE çŠ¶æ€
   â€¢ ç»§ç»­æ‰§è¡Œ
   
   ç»“æœ: é˜Ÿåˆ—æ¢å¤æ‰§è¡Œ
```

---

## ğŸ“Š Part 6: GPREEMPT å¦‚ä½•ä½¿ç”¨ MQD å¯„å­˜å™¨

### ç›‘æ§é˜Ÿåˆ—çŠ¶æ€

```c
// ============================================================================
// GPREEMPT ç›‘æ§çº¿ç¨‹è¯»å– MQD ä¿¡æ¯
// ============================================================================

static void gpreempt_scan_queues(struct kfd_gpreempt_scheduler *sched)
{
    struct queue *q;
    
    list_for_each_entry(q, &sched->all_queues, sched_list) {
        struct v11_compute_mqd *mqd = (struct v11_compute_mqd *)q->mqd;
        
        // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
        // æ–¹æ³• 1: ä» MQD è¯»å–ä¼˜å…ˆçº§ï¼ˆMQD åœ¨ä¸»æœºå†…å­˜ï¼‰
        // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
        
        uint32_t pipe_priority = mqd->cp_hqd_pipe_priority;     // â­ Pipe ä¼˜å…ˆçº§
        uint32_t queue_priority = mqd->cp_hqd_queue_priority;   // â­ Queue ä¼˜å…ˆçº§
        
        // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
        // æ–¹æ³• 2: ä» queue_properties è¯»å–ï¼ˆæ›´ç®€å•ï¼‰
        // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
        
        uint32_t priority = q->properties.priority;  // â­ æ¨èä½¿ç”¨è¿™ä¸ª
        
        // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
        // è¯»å– Ring Buffer çŠ¶æ€ï¼ˆé€šè¿‡ MMIOï¼‰
        // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
        
        // rptr åœ¨ä¸»æœºå†…å­˜ï¼Œå¯ä»¥ç›´æ¥è¯»å–
        uint32_t rptr = *(uint32_t *)q->properties.read_ptr;   // â­
        
        // wptr åœ¨ä¸»æœºå†…å­˜ï¼Œå¯ä»¥ç›´æ¥è¯»å–
        uint32_t wptr = *(uint32_t *)q->properties.write_ptr;  // â­
        
        // è®¡ç®—å¾…å¤„ç†ä»»åŠ¡æ•°
        uint32_t pending_count = wptr - rptr;
        
        // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
        // è¯»å–é˜Ÿåˆ—æ´»è·ƒçŠ¶æ€ï¼ˆéœ€è¦é€šè¿‡ç¡¬ä»¶å¯„å­˜å™¨ï¼‰
        // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
        
        // æ–¹æ³• 1: ä» MQD è¯»å–ï¼ˆå¯èƒ½ä¸æ˜¯æœ€æ–°çš„ï¼‰
        bool is_active_mqd = (mqd->cp_hqd_active != 0);
        
        // æ–¹æ³• 2: é€šè¿‡ kgd2kfd æ¥å£è¯»å–ç¡¬ä»¶å¯„å­˜å™¨ï¼ˆæ›´å‡†ç¡®ï¼‰
        bool is_active_hw = q->properties.is_active;
        
        // ä¿å­˜çŠ¶æ€
        q->hw_rptr = rptr;
        q->hw_wptr = wptr;
        q->pending_count = pending_count;
        
        pr_debug("Queue %d: priority=%u, rptr=%u, wptr=%u, pending=%u, active=%d\n",
                 q->properties.queue_id, priority, rptr, wptr, pending_count, is_active_hw);
    }
}
```

### ä¼˜å…ˆçº§å€’ç½®æ£€æµ‹

```c
// ============================================================================
// åŸºäº MQD ä¼˜å…ˆçº§è¿›è¡Œå€’ç½®æ£€æµ‹
// ============================================================================

static bool gpreempt_detect_inversion(struct kfd_gpreempt_scheduler *sched,
                                      struct queue **high_q_out,
                                      struct queue **low_q_out)
{
    struct queue *high_q = NULL, *low_q = NULL;
    struct queue *q;
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // æ­¥éª¤ 1: æ‰¾åˆ°æœ€é«˜ä¼˜å…ˆçº§çš„ç­‰å¾…é˜Ÿåˆ—
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    list_for_each_entry(q, &sched->all_queues, sched_list) {
        // åªè€ƒè™‘æœ‰å¾…å¤„ç†ä»»åŠ¡çš„é˜Ÿåˆ—
        if (q->pending_count == 0)
            continue;
        
        // â­ ä» queue_properties è¯»å–ä¼˜å…ˆçº§
        uint32_t priority = q->properties.priority;
        
        // æˆ–è€…ä» MQD è¯»å–:
        // struct v11_compute_mqd *mqd = q->mqd;
        // uint32_t priority = mqd->cp_hqd_queue_priority;
        
        if (!high_q || priority > high_q->properties.priority) {
            high_q = q;  // â­ æ•°å€¼è¶Šå¤§ï¼Œä¼˜å…ˆçº§è¶Šé«˜ï¼ˆKFD çº¦å®šï¼‰
        }
    }
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // æ­¥éª¤ 2: æ‰¾åˆ°æ­£åœ¨è¿è¡Œçš„ä½ä¼˜å…ˆçº§é˜Ÿåˆ—
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    list_for_each_entry(q, &sched->all_queues, sched_list) {
        // åªè€ƒè™‘æ­£åœ¨è¿è¡Œçš„é˜Ÿåˆ—
        if (!q->properties.is_active)
            continue;
        
        uint32_t priority = q->properties.priority;
        
        if (!low_q || priority < low_q->properties.priority) {
            low_q = q;  // æ‰¾åˆ°æœ€ä½ä¼˜å…ˆçº§çš„æ´»è·ƒé˜Ÿåˆ—
        }
    }
    
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    // æ­¥éª¤ 3: æ£€æµ‹ä¼˜å…ˆçº§å€’ç½®
    // â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
    
    if (high_q && low_q &&
        high_q->properties.priority > low_q->properties.priority) {
        
        *high_q_out = high_q;
        *low_q_out = low_q;
        
        pr_info("Priority inversion detected: high_q (priority=%u, pending=%u) "
                "waiting while low_q (priority=%u) running\n",
                high_q->properties.priority, high_q->pending_count,
                low_q->properties.priority);
        
        return true;  // âš ï¸ ä¼˜å…ˆçº§å€’ç½®ï¼
    }
    
    return false;
}
```

---

## ğŸ“Š Part 7: MQD ä¸ CWSR çš„å…³ç³»

```
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
MQD ä¸­çš„ CWSR é…ç½®å¦‚ä½•ç”Ÿæ•ˆï¼Ÿ
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

1. init_mqd() æ—¶:
   â†“
   if (cwsr_enabled) {
       m->cp_hqd_persistent_state |= (1 << 4);  // å¯ç”¨ QSWITCH_MODE
       m->cp_hqd_ctx_save_base_addr_lo = CWSR_Area_ä½ä½;
       m->cp_hqd_ctx_save_base_addr_hi = CWSR_Area_é«˜ä½;
       m->cp_hqd_ctx_save_size = CWSR_Area_å¤§å°;
       m->cp_hqd_cntl_stack_size = Control_Stack_å¤§å°;
   }
   
   ç»“æœ: MQD ä¸­åŒ…å« CWSR é…ç½®

2. load_mqd() æ—¶:
   â†“
   GPU Command Processor è¯»å– MQD:
     â€¢ çœ‹åˆ° QSWITCH_MODE = 1
     â€¢ è®°å½• CWSR Area åœ°å€
     â€¢ è®°å½• Control Stack å¤§å°
   
   ç»“æœ: GPU çŸ¥é“æ­¤é˜Ÿåˆ—æ”¯æŒ CWSR

3. destroy_mqd() æ—¶ï¼ˆæŠ¢å ï¼‰:
   â†“
   GPU Command Processor:
     â€¢ æ£€æŸ¥ QSWITCH_MODE = 1ï¼ˆæ”¯æŒ CWSRï¼‰
     â€¢ éå†æ‰€æœ‰æ´»è·ƒçš„ wavefronts
     â€¢ å¯¹æ¯ä¸ª wavefront:
       - è¯»å–å…¶å¯„å­˜å™¨çŠ¶æ€ï¼ˆVGPRs, SGPRs, PC, etc.ï¼‰
       - å†™å…¥åˆ° CWSR_Area + offset
     â€¢ ä¿å­˜ Control Stack çŠ¶æ€
     â€¢ æ›´æ–° MQD çš„ checkpoint ä¿¡æ¯
     â€¢ åœæ­¢é˜Ÿåˆ—æ‰§è¡Œ
   
   ç»“æœ: Wavefront çŠ¶æ€ä¿å­˜åˆ° CWSR Area

4. restore_mqd() + load_mqd() æ—¶ï¼ˆæ¢å¤ï¼‰:
   â†“
   GPU Command Processor:
     â€¢ è¯»å–æ–°çš„ MQD
     â€¢ çœ‹åˆ° QSWITCH_MODE = 1
     â€¢ ä» CWSR_Area è¯»å– wavefront çŠ¶æ€
     â€¢ å¯¹æ¯ä¸ª wavefront:
       - ä» CWSR_Area + offset è¯»å–çŠ¶æ€
       - æ¢å¤å¯„å­˜å™¨ï¼ˆVGPRs, SGPRs, PC, etc.ï¼‰
       - é‡æ–°è°ƒåº¦åˆ° CU
     â€¢ æ¢å¤ Control Stack
     â€¢ é˜Ÿåˆ—ç»§ç»­æ‰§è¡Œ
   
   ç»“æœ: é˜Ÿåˆ—ä»ä¹‹å‰çš„ç²¾ç¡®ä½ç½®ç»§ç»­æ‰§è¡Œ
```

---

## âœ… æ€»ç»“

### å…³é”®å‘ç°

```
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
â­â­â­ å›ç­”ç”¨æˆ·çš„é—®é¢˜: init_mqd() å¯¹åº”çš„ç¡¬ä»¶å¯„å­˜å™¨å¯ä»¥çœ‹åˆ°å—ï¼Ÿ
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

ç­”æ¡ˆ: âœ… å®Œå…¨å¯ä»¥çœ‹åˆ°ï¼

1. MQD ç»“æ„ä½“å®šä¹‰:
   â€¢ ä½ç½®: amd/include/v11_structs.h
   â€¢ ç»“æ„: struct v11_compute_mqd
   â€¢ åŒ…å«æ‰€æœ‰ç¡¬ä»¶å¯„å­˜å™¨å­—æ®µï¼ˆ~190+ ä¸ªå­—æ®µï¼‰

2. ç¡¬ä»¶å¯„å­˜å™¨åç§»åœ°å€:
   â€¢ ä½ç½®: amd/include/asic_reg/gc/gc_11_0_0_offset.h
   â€¢ å®šä¹‰: regCP_HQD_* å®
   â€¢ ç‰©ç†åœ°å€å¯è®¡ç®—

3. init_mqd() çš„æ˜ å°„:
   â€¢ init_mqd() åˆå§‹åŒ– MQD ç»“æ„
   â€¢ update_mqd() è®¾ç½® Ring Bufferã€ä¼˜å…ˆçº§ç­‰
   â€¢ load_mqd() å°† MQD åŠ è½½åˆ° GPU ç¡¬ä»¶å¯„å­˜å™¨

4. å…³é”®å¯„å­˜å™¨ï¼ˆGPREEMPT å…³æ³¨ï¼‰:
   
   ä¼˜å…ˆçº§:
     â€¢ cp_hqd_pipe_priority  (0x1fae, offset 0x85)
     â€¢ cp_hqd_queue_priority (0x1faf, offset 0x86)  â­
   
   CWSR:
     â€¢ cp_hqd_persistent_state       (0x1fac, offset 0x84)  â­ QSWITCH_MODE
     â€¢ cp_hqd_ctx_save_base_addr_*   (0x1fd4/0x1fd5)        â­ CWSR Area
     â€¢ cp_hqd_ctx_save_size          (0x1fda, offset 0xB1)  â­
     â€¢ cp_hqd_cntl_stack_size        (0x1fd8, offset 0xAF)  â­
   
   Ring Buffer:
     â€¢ cp_hqd_pq_base_*              (0x1fb1/0x1fb2)        â­
     â€¢ cp_hqd_pq_rptr_report_addr_*  (0x1fb4/0x1fb5)        â­
     â€¢ cp_hqd_pq_wptr_poll_addr_*    (0x1fb6/0x1fb7)        â­
   
   Doorbell:
     â€¢ cp_hqd_pq_doorbell_control    (0x1fb8, offset 0x8F)  â­

5. GPREEMPT å¦‚ä½•ä½¿ç”¨:
   â€¢ è¯»å– q->properties.priorityï¼ˆæ¥è‡ª MQDï¼‰
   â€¢ è¯»å– rptr/wptrï¼ˆä» MMIO åœ°å€ï¼‰
   â€¢ æ£€æµ‹ä¼˜å…ˆçº§å€’ç½®
   â€¢ è§¦å‘ destroy_mqd (CWSR)
   â€¢ è°ƒç”¨ restore_mqd + load_mqd æ¢å¤
```

### AMD å¼€æºé©±åŠ¨çš„ä¼˜åŠ¿

```
â­ AMD çš„å¼€æºä¼˜åŠ¿ vs NVIDIA çš„é—­æºåŠ£åŠ¿:
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

AMD (å¼€æº):
  âœ… å®Œæ•´çš„ MQD ç»“æ„å®šä¹‰
  âœ… æ‰€æœ‰ç¡¬ä»¶å¯„å­˜å™¨åç§»åœ°å€
  âœ… init_mqd / load_mqd / destroy_mqd æºç 
  âœ… CWSR å®ç°ç»†èŠ‚
  âœ… checkpoint / restore å®Œæ•´æµç¨‹
  âœ… å¯ä»¥ç›´æ¥è¯»å†™ MQD å’Œç¡¬ä»¶å¯„å­˜å™¨

NVIDIA (é—­æº):
  âŒ MQD ç»“æ„ä¸å…¬å¼€ï¼ˆéœ€è¦é€†å‘ï¼‰
  âŒ å¯„å­˜å™¨å®šä¹‰ä¸å®Œæ•´
  âŒ å¾ˆå¤šæ“ä½œé€šè¿‡ firmwareï¼ˆé»‘ç›’ï¼‰
  âŒ GPreempt éœ€è¦ "tricks"ï¼ˆRing Buffer æ¸…ç©ºã€CU resetï¼‰
  âŒ æ— æ³•ç›´æ¥æ“ä½œç¡¬ä»¶ CWSRï¼ˆä¸å¼€æ”¾æˆ–ä¸å­˜åœ¨ï¼‰

ç»“è®º:
  AMD GPREEMPT æ¶æ„å¯ä»¥åŸºäºçœŸå®çš„ç¡¬ä»¶èƒ½åŠ›ï¼ˆCWSRï¼‰
  NVIDIA GPreempt åªèƒ½åŸºäºè½¯ä»¶æŠ€å·§ï¼ˆRing Buffer æ“ä½œï¼‰
```

---

**æ–‡æ¡£å®Œæˆæ—¥æœŸ**: 2026-01-29  
**åˆ†ææ–¹æ³•**: æºç çº§é€†å‘åˆ†æ  
**ä»£ç æ¥æº**: AMD å¼€æº KFD é©±åŠ¨  
**çŠ¶æ€**: âœ… å®Œå…¨éªŒè¯
