vendor_name = ModelSim
source_file = 1, C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd
source_file = 1, C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/tb_fixed.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/db/fixed.cbx.xml
design_name = hard_block
design_name = fixed
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, fixed, 1
instance = comp, \u_test[-3]~output\, u_test[-3]~output, fixed, 1
instance = comp, \u_test[-2]~output\, u_test[-2]~output, fixed, 1
instance = comp, \u_test[-1]~output\, u_test[-1]~output, fixed, 1
instance = comp, \u_test[0]~output\, u_test[0]~output, fixed, 1
instance = comp, \u_test[1]~output\, u_test[1]~output, fixed, 1
instance = comp, \u_test[2]~output\, u_test[2]~output, fixed, 1
instance = comp, \u_test[3]~output\, u_test[3]~output, fixed, 1
instance = comp, \s_test[-3]~output\, s_test[-3]~output, fixed, 1
instance = comp, \s_test[-2]~output\, s_test[-2]~output, fixed, 1
instance = comp, \s_test[-1]~output\, s_test[-1]~output, fixed, 1
instance = comp, \s_test[0]~output\, s_test[0]~output, fixed, 1
instance = comp, \s_test[1]~output\, s_test[1]~output, fixed, 1
instance = comp, \s_test[2]~output\, s_test[2]~output, fixed, 1
instance = comp, \s_test[3]~output\, s_test[3]~output, fixed, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, fixed, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, fixed, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, fixed, 1
