

================================================================
== Vitis HLS Report for 'block_mm_Pipeline_writeoutput'
================================================================
* Date:           Mon Jul 28 11:59:00 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        block_mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.891 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeoutput  |        4|        4|         2|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    22859|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       80|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|     1067|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1067|    22984|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        5|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U76  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U77  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U78  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U79  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  80|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln54_fu_228_p2    |         +|   0|  0|    10|           3|           1|
    |and_ln57_1_fu_414_p2  |       and|   0|  0|   511|         512|         512|
    |and_ln57_2_fu_456_p2  |       and|   0|  0|   511|         512|         512|
    |and_ln57_3_fu_498_p2  |       and|   0|  0|   511|         512|         512|
    |and_ln57_4_fu_354_p2  |       and|   0|  0|   416|         416|         416|
    |and_ln57_fu_348_p2    |       and|   0|  0|   511|         512|         512|
    |icmp_ln54_fu_222_p2   |      icmp|   0|  0|     9|           3|           4|
    |or_ln57_1_fu_384_p2   |        or|   0|  0|     9|           9|           6|
    |or_ln57_2_fu_420_p2   |        or|   0|  0|   511|         512|         512|
    |or_ln57_3_fu_426_p2   |        or|   0|  0|     9|           9|           7|
    |or_ln57_4_fu_462_p2   |        or|   0|  0|   511|         512|         512|
    |or_ln57_5_fu_468_p2   |        or|   0|  0|     9|           9|           7|
    |or_ln57_6_fu_504_p2   |        or|   0|  0|   511|         512|         512|
    |or_ln57_fu_360_p2     |        or|   0|  0|   416|         416|         416|
    |shl_ln57_1_fu_333_p2  |       shl|   0|  0|  1713|         416|         416|
    |shl_ln57_2_fu_393_p2  |       shl|   0|  0|  2171|          32|         512|
    |shl_ln57_3_fu_402_p2  |       shl|   0|  0|  2171|         512|         512|
    |shl_ln57_4_fu_435_p2  |       shl|   0|  0|  2171|          32|         512|
    |shl_ln57_5_fu_444_p2  |       shl|   0|  0|  2171|         512|         512|
    |shl_ln57_6_fu_477_p2  |       shl|   0|  0|  2171|          32|         512|
    |shl_ln57_7_fu_486_p2  |       shl|   0|  0|  2171|         512|         512|
    |shl_ln57_fu_264_p2    |       shl|   0|  0|  1713|          32|         416|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    |xor_ln57_1_fu_408_p2  |       xor|   0|  0|   511|         512|           2|
    |xor_ln57_2_fu_450_p2  |       xor|   0|  0|   511|         512|           2|
    |xor_ln57_3_fu_492_p2  |       xor|   0|  0|   511|         512|           2|
    |xor_ln57_fu_274_p2    |       xor|   0|  0|   417|         417|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0| 22859|        8483|        8355|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    3|          6|
    |i_fu_92                  |   9|          2|    3|          6|
    |p_partset4_fu_96         |   9|          2|  512|       1024|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  520|       1040|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_92                  |    3|   0|    3|          0|
    |p_partset4_fu_96         |  512|   0|  512|          0|
    |shl_ln_reg_542           |    2|   0|    9|          7|
    |tmp_5_reg_537            |   32|   0|   32|          0|
    |tmp_6_reg_560            |   32|   0|   32|          0|
    |tmp_7_reg_565            |   32|   0|   32|          0|
    |tmp_8_reg_570            |   32|   0|   32|          0|
    |xor_ln57_reg_554         |  417|   0|  417|          0|
    |zext_ln57_reg_549        |    2|   0|  416|        414|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1067|   0| 1488|        421|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  block_mm_Pipeline_writeoutput|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  block_mm_Pipeline_writeoutput|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  block_mm_Pipeline_writeoutput|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  block_mm_Pipeline_writeoutput|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  block_mm_Pipeline_writeoutput|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  block_mm_Pipeline_writeoutput|  return value|
|ABpartial_load         |   in|  512|     ap_none|                 ABpartial_load|        scalar|
|p_reload               |   in|   32|     ap_none|                       p_reload|        scalar|
|add_164_reload         |   in|   32|     ap_none|                 add_164_reload|        scalar|
|add_268_reload         |   in|   32|     ap_none|                 add_268_reload|        scalar|
|add_372_reload         |   in|   32|     ap_none|                 add_372_reload|        scalar|
|add_12961_reload       |   in|   32|     ap_none|               add_12961_reload|        scalar|
|add_1_165_reload       |   in|   32|     ap_none|               add_1_165_reload|        scalar|
|add_2_169_reload       |   in|   32|     ap_none|               add_2_169_reload|        scalar|
|add_3_173_reload       |   in|   32|     ap_none|               add_3_173_reload|        scalar|
|add_23462_reload       |   in|   32|     ap_none|               add_23462_reload|        scalar|
|add_1_266_reload       |   in|   32|     ap_none|               add_1_266_reload|        scalar|
|add_2_270_reload       |   in|   32|     ap_none|               add_2_270_reload|        scalar|
|add_3_274_reload       |   in|   32|     ap_none|               add_3_274_reload|        scalar|
|add_33963_reload       |   in|   32|     ap_none|               add_33963_reload|        scalar|
|add_1_367_reload       |   in|   32|     ap_none|               add_1_367_reload|        scalar|
|add_2_371_reload       |   in|   32|     ap_none|               add_2_371_reload|        scalar|
|add_3_375_reload       |   in|   32|     ap_none|               add_3_375_reload|        scalar|
|p_partset4_out         |  out|  512|      ap_vld|                 p_partset4_out|       pointer|
|p_partset4_out_ap_vld  |  out|    1|      ap_vld|                 p_partset4_out|       pointer|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

