
WAREHOUSE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002770  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  0800287c  0800287c  0001287c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002908  08002908  00012908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800290c  0800290c  0001290c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  08002910  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000128  20000070  08002980  00020070  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000198  08002980  00020198  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000a40f  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001d82  00000000  00000000  0002a4a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000312e  00000000  00000000  0002c22a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000770  00000000  00000000  0002f358  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000990  00000000  00000000  0002fac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003d0f  00000000  00000000  00030458  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002632  00000000  00000000  00034167  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00036799  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000018d4  00000000  00000000  00036818  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002864 	.word	0x08002864

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002864 	.word	0x08002864

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 f8a0 	bl	80002a8 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295
 8000178:	f000 f854 	bl	8000224 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000008 	.word	0x20000008
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 f82d 	bl	8000200 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f001 fe14 	bl	8001dd8 <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	2000009c 	.word	0x2000009c
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	2000009c 	.word	0x2000009c

080001dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001dc:	b538      	push	{r3, r4, r5, lr}
 80001de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001e0:	f7ff fff6 	bl	80001d0 <HAL_GetTick>
 80001e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001e6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001e8:	bf1e      	ittt	ne
 80001ea:	4b04      	ldrne	r3, [pc, #16]	; (80001fc <HAL_Delay+0x20>)
 80001ec:	781b      	ldrbne	r3, [r3, #0]
 80001ee:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001f0:	f7ff ffee 	bl	80001d0 <HAL_GetTick>
 80001f4:	1b40      	subs	r0, r0, r5
 80001f6:	4284      	cmp	r4, r0
 80001f8:	d8fa      	bhi.n	80001f0 <HAL_Delay+0x14>
  {
  }
}
 80001fa:	bd38      	pop	{r3, r4, r5, pc}
 80001fc:	20000000 	.word	0x20000000

08000200 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000200:	4a07      	ldr	r2, [pc, #28]	; (8000220 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000202:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000204:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000206:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800020a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800020e:	041b      	lsls	r3, r3, #16
 8000210:	0c1b      	lsrs	r3, r3, #16
 8000212:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000216:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800021a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800021c:	60d3      	str	r3, [r2, #12]
 800021e:	4770      	bx	lr
 8000220:	e000ed00 	.word	0xe000ed00

08000224 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000224:	4b17      	ldr	r3, [pc, #92]	; (8000284 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000226:	b530      	push	{r4, r5, lr}
 8000228:	68dc      	ldr	r4, [r3, #12]
 800022a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800022e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000232:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000234:	2b04      	cmp	r3, #4
 8000236:	bf28      	it	cs
 8000238:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800023a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800023c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000240:	bf98      	it	ls
 8000242:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000244:	fa05 f303 	lsl.w	r3, r5, r3
 8000248:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800024c:	bf88      	it	hi
 800024e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000250:	4019      	ands	r1, r3
 8000252:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000254:	fa05 f404 	lsl.w	r4, r5, r4
 8000258:	3c01      	subs	r4, #1
 800025a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800025c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800025e:	ea42 0201 	orr.w	r2, r2, r1
 8000262:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000266:	bfa9      	itett	ge
 8000268:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026c:	4b06      	ldrlt	r3, [pc, #24]	; (8000288 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026e:	b2d2      	uxtbge	r2, r2
 8000270:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000274:	bfbb      	ittet	lt
 8000276:	f000 000f 	andlt.w	r0, r0, #15
 800027a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000280:	541a      	strblt	r2, [r3, r0]
 8000282:	bd30      	pop	{r4, r5, pc}
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000ed14 	.word	0xe000ed14

0800028c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800028c:	2800      	cmp	r0, #0
 800028e:	db08      	blt.n	80002a2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000290:	2301      	movs	r3, #1
 8000292:	0942      	lsrs	r2, r0, #5
 8000294:	f000 001f 	and.w	r0, r0, #31
 8000298:	fa03 f000 	lsl.w	r0, r3, r0
 800029c:	4b01      	ldr	r3, [pc, #4]	; (80002a4 <HAL_NVIC_EnableIRQ+0x18>)
 800029e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80002a2:	4770      	bx	lr
 80002a4:	e000e100 	.word	0xe000e100

080002a8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80002a8:	3801      	subs	r0, #1
 80002aa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002ae:	d20a      	bcs.n	80002c6 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b0:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002b2:	4b06      	ldr	r3, [pc, #24]	; (80002cc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b4:	4a06      	ldr	r2, [pc, #24]	; (80002d0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002b6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002bc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002be:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002c0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002c2:	601a      	str	r2, [r3, #0]
 80002c4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002c6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	e000e010 	.word	0xe000e010
 80002d0:	e000ed00 	.word	0xe000ed00

080002d4 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80002d4:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 80002d8:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80002da:	2b02      	cmp	r3, #2
 80002dc:	d003      	beq.n	80002e6 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80002de:	2304      	movs	r3, #4
 80002e0:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80002e2:	2001      	movs	r0, #1
 80002e4:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80002e6:	6803      	ldr	r3, [r0, #0]
 80002e8:	681a      	ldr	r2, [r3, #0]
 80002ea:	f022 020e 	bic.w	r2, r2, #14
 80002ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80002f0:	681a      	ldr	r2, [r3, #0]
 80002f2:	f022 0201 	bic.w	r2, r2, #1
 80002f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80002f8:	4a18      	ldr	r2, [pc, #96]	; (800035c <HAL_DMA_Abort_IT+0x88>)
 80002fa:	4293      	cmp	r3, r2
 80002fc:	d01f      	beq.n	800033e <HAL_DMA_Abort_IT+0x6a>
 80002fe:	3214      	adds	r2, #20
 8000300:	4293      	cmp	r3, r2
 8000302:	d01e      	beq.n	8000342 <HAL_DMA_Abort_IT+0x6e>
 8000304:	3214      	adds	r2, #20
 8000306:	4293      	cmp	r3, r2
 8000308:	d01d      	beq.n	8000346 <HAL_DMA_Abort_IT+0x72>
 800030a:	3214      	adds	r2, #20
 800030c:	4293      	cmp	r3, r2
 800030e:	d01d      	beq.n	800034c <HAL_DMA_Abort_IT+0x78>
 8000310:	3214      	adds	r2, #20
 8000312:	4293      	cmp	r3, r2
 8000314:	d01d      	beq.n	8000352 <HAL_DMA_Abort_IT+0x7e>
 8000316:	3214      	adds	r2, #20
 8000318:	4293      	cmp	r3, r2
 800031a:	bf0c      	ite	eq
 800031c:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8000320:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8000324:	4a0e      	ldr	r2, [pc, #56]	; (8000360 <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000326:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000328:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800032a:	2301      	movs	r3, #1
 800032c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000330:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000332:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000336:	b17b      	cbz	r3, 8000358 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 8000338:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800033a:	4620      	mov	r0, r4
 800033c:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800033e:	2301      	movs	r3, #1
 8000340:	e7f0      	b.n	8000324 <HAL_DMA_Abort_IT+0x50>
 8000342:	2310      	movs	r3, #16
 8000344:	e7ee      	b.n	8000324 <HAL_DMA_Abort_IT+0x50>
 8000346:	f44f 7380 	mov.w	r3, #256	; 0x100
 800034a:	e7eb      	b.n	8000324 <HAL_DMA_Abort_IT+0x50>
 800034c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000350:	e7e8      	b.n	8000324 <HAL_DMA_Abort_IT+0x50>
 8000352:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000356:	e7e5      	b.n	8000324 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8000358:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 800035a:	bd10      	pop	{r4, pc}
 800035c:	40020008 	.word	0x40020008
 8000360:	40020000 	.word	0x40020000

08000364 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000364:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000368:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 800036a:	4626      	mov	r6, r4
 800036c:	4b66      	ldr	r3, [pc, #408]	; (8000508 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800036e:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8000518 <HAL_GPIO_Init+0x1b4>
 8000372:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 800051c <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000376:	680a      	ldr	r2, [r1, #0]
 8000378:	fa32 f506 	lsrs.w	r5, r2, r6
 800037c:	d102      	bne.n	8000384 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 800037e:	b003      	add	sp, #12
 8000380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8000384:	f04f 0801 	mov.w	r8, #1
 8000388:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800038c:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8000390:	4590      	cmp	r8, r2
 8000392:	d17f      	bne.n	8000494 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 8000394:	684d      	ldr	r5, [r1, #4]
 8000396:	2d12      	cmp	r5, #18
 8000398:	f000 80aa 	beq.w	80004f0 <HAL_GPIO_Init+0x18c>
 800039c:	f200 8083 	bhi.w	80004a6 <HAL_GPIO_Init+0x142>
 80003a0:	2d02      	cmp	r5, #2
 80003a2:	f000 80a2 	beq.w	80004ea <HAL_GPIO_Init+0x186>
 80003a6:	d877      	bhi.n	8000498 <HAL_GPIO_Init+0x134>
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	f000 8089 	beq.w	80004c0 <HAL_GPIO_Init+0x15c>
 80003ae:	2d01      	cmp	r5, #1
 80003b0:	f000 8099 	beq.w	80004e6 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80003b4:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80003b8:	2aff      	cmp	r2, #255	; 0xff
 80003ba:	bf93      	iteet	ls
 80003bc:	4682      	movls	sl, r0
 80003be:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80003c2:	3d08      	subhi	r5, #8
 80003c4:	f8d0 b000 	ldrls.w	fp, [r0]
 80003c8:	bf92      	itee	ls
 80003ca:	00b5      	lslls	r5, r6, #2
 80003cc:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80003d0:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80003d2:	fa09 f805 	lsl.w	r8, r9, r5
 80003d6:	ea2b 0808 	bic.w	r8, fp, r8
 80003da:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80003de:	bf88      	it	hi
 80003e0:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80003e4:	ea48 0505 	orr.w	r5, r8, r5
 80003e8:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80003ec:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80003f0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80003f4:	d04e      	beq.n	8000494 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80003f6:	4d45      	ldr	r5, [pc, #276]	; (800050c <HAL_GPIO_Init+0x1a8>)
 80003f8:	4f44      	ldr	r7, [pc, #272]	; (800050c <HAL_GPIO_Init+0x1a8>)
 80003fa:	69ad      	ldr	r5, [r5, #24]
 80003fc:	f026 0803 	bic.w	r8, r6, #3
 8000400:	f045 0501 	orr.w	r5, r5, #1
 8000404:	61bd      	str	r5, [r7, #24]
 8000406:	69bd      	ldr	r5, [r7, #24]
 8000408:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800040c:	f005 0501 	and.w	r5, r5, #1
 8000410:	9501      	str	r5, [sp, #4]
 8000412:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000416:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800041a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800041c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000420:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000424:	fa09 f90b 	lsl.w	r9, r9, fp
 8000428:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800042c:	4d38      	ldr	r5, [pc, #224]	; (8000510 <HAL_GPIO_Init+0x1ac>)
 800042e:	42a8      	cmp	r0, r5
 8000430:	d063      	beq.n	80004fa <HAL_GPIO_Init+0x196>
 8000432:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000436:	42a8      	cmp	r0, r5
 8000438:	d061      	beq.n	80004fe <HAL_GPIO_Init+0x19a>
 800043a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800043e:	42a8      	cmp	r0, r5
 8000440:	d05f      	beq.n	8000502 <HAL_GPIO_Init+0x19e>
 8000442:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000446:	42a8      	cmp	r0, r5
 8000448:	bf0c      	ite	eq
 800044a:	2503      	moveq	r5, #3
 800044c:	2504      	movne	r5, #4
 800044e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000452:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000456:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800045a:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800045c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000460:	bf14      	ite	ne
 8000462:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000464:	4395      	biceq	r5, r2
 8000466:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8000468:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800046a:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800046e:	bf14      	ite	ne
 8000470:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000472:	4395      	biceq	r5, r2
 8000474:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000476:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000478:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800047c:	bf14      	ite	ne
 800047e:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000480:	4395      	biceq	r5, r2
 8000482:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000484:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000486:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800048a:	bf14      	ite	ne
 800048c:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800048e:	ea25 0202 	biceq.w	r2, r5, r2
 8000492:	60da      	str	r2, [r3, #12]
	position++;
 8000494:	3601      	adds	r6, #1
 8000496:	e76e      	b.n	8000376 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8000498:	2d03      	cmp	r5, #3
 800049a:	d022      	beq.n	80004e2 <HAL_GPIO_Init+0x17e>
 800049c:	2d11      	cmp	r5, #17
 800049e:	d189      	bne.n	80003b4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004a0:	68cc      	ldr	r4, [r1, #12]
 80004a2:	3404      	adds	r4, #4
          break;
 80004a4:	e786      	b.n	80003b4 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80004a6:	4f1b      	ldr	r7, [pc, #108]	; (8000514 <HAL_GPIO_Init+0x1b0>)
 80004a8:	42bd      	cmp	r5, r7
 80004aa:	d009      	beq.n	80004c0 <HAL_GPIO_Init+0x15c>
 80004ac:	d812      	bhi.n	80004d4 <HAL_GPIO_Init+0x170>
 80004ae:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000520 <HAL_GPIO_Init+0x1bc>
 80004b2:	454d      	cmp	r5, r9
 80004b4:	d004      	beq.n	80004c0 <HAL_GPIO_Init+0x15c>
 80004b6:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80004ba:	454d      	cmp	r5, r9
 80004bc:	f47f af7a 	bne.w	80003b4 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80004c0:	688c      	ldr	r4, [r1, #8]
 80004c2:	b1c4      	cbz	r4, 80004f6 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80004c4:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 80004c6:	bf0c      	ite	eq
 80004c8:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80004cc:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004d0:	2408      	movs	r4, #8
 80004d2:	e76f      	b.n	80003b4 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80004d4:	4575      	cmp	r5, lr
 80004d6:	d0f3      	beq.n	80004c0 <HAL_GPIO_Init+0x15c>
 80004d8:	4565      	cmp	r5, ip
 80004da:	d0f1      	beq.n	80004c0 <HAL_GPIO_Init+0x15c>
 80004dc:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000524 <HAL_GPIO_Init+0x1c0>
 80004e0:	e7eb      	b.n	80004ba <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80004e2:	2400      	movs	r4, #0
 80004e4:	e766      	b.n	80003b4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004e6:	68cc      	ldr	r4, [r1, #12]
          break;
 80004e8:	e764      	b.n	80003b4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80004ea:	68cc      	ldr	r4, [r1, #12]
 80004ec:	3408      	adds	r4, #8
          break;
 80004ee:	e761      	b.n	80003b4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80004f0:	68cc      	ldr	r4, [r1, #12]
 80004f2:	340c      	adds	r4, #12
          break;
 80004f4:	e75e      	b.n	80003b4 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80004f6:	2404      	movs	r4, #4
 80004f8:	e75c      	b.n	80003b4 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80004fa:	2500      	movs	r5, #0
 80004fc:	e7a7      	b.n	800044e <HAL_GPIO_Init+0xea>
 80004fe:	2501      	movs	r5, #1
 8000500:	e7a5      	b.n	800044e <HAL_GPIO_Init+0xea>
 8000502:	2502      	movs	r5, #2
 8000504:	e7a3      	b.n	800044e <HAL_GPIO_Init+0xea>
 8000506:	bf00      	nop
 8000508:	40010400 	.word	0x40010400
 800050c:	40021000 	.word	0x40021000
 8000510:	40010800 	.word	0x40010800
 8000514:	10210000 	.word	0x10210000
 8000518:	10310000 	.word	0x10310000
 800051c:	10320000 	.word	0x10320000
 8000520:	10110000 	.word	0x10110000
 8000524:	10220000 	.word	0x10220000

08000528 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000528:	6883      	ldr	r3, [r0, #8]
 800052a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800052c:	bf14      	ite	ne
 800052e:	2001      	movne	r0, #1
 8000530:	2000      	moveq	r0, #0
 8000532:	4770      	bx	lr

08000534 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000534:	b10a      	cbz	r2, 800053a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000536:	6101      	str	r1, [r0, #16]
 8000538:	4770      	bx	lr
 800053a:	0409      	lsls	r1, r1, #16
 800053c:	e7fb      	b.n	8000536 <HAL_GPIO_WritePin+0x2>
	...

08000540 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000540:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000544:	4605      	mov	r5, r0
 8000546:	b908      	cbnz	r0, 800054c <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8000548:	2001      	movs	r0, #1
 800054a:	e03c      	b.n	80005c6 <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800054c:	6803      	ldr	r3, [r0, #0]
 800054e:	07db      	lsls	r3, r3, #31
 8000550:	d410      	bmi.n	8000574 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000552:	682b      	ldr	r3, [r5, #0]
 8000554:	079f      	lsls	r7, r3, #30
 8000556:	d45d      	bmi.n	8000614 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000558:	682b      	ldr	r3, [r5, #0]
 800055a:	0719      	lsls	r1, r3, #28
 800055c:	f100 8094 	bmi.w	8000688 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000560:	682b      	ldr	r3, [r5, #0]
 8000562:	075a      	lsls	r2, r3, #29
 8000564:	f100 80be 	bmi.w	80006e4 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000568:	69e8      	ldr	r0, [r5, #28]
 800056a:	2800      	cmp	r0, #0
 800056c:	f040 812c 	bne.w	80007c8 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8000570:	2000      	movs	r0, #0
 8000572:	e028      	b.n	80005c6 <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000574:	4c8f      	ldr	r4, [pc, #572]	; (80007b4 <HAL_RCC_OscConfig+0x274>)
 8000576:	6863      	ldr	r3, [r4, #4]
 8000578:	f003 030c 	and.w	r3, r3, #12
 800057c:	2b04      	cmp	r3, #4
 800057e:	d007      	beq.n	8000590 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000580:	6863      	ldr	r3, [r4, #4]
 8000582:	f003 030c 	and.w	r3, r3, #12
 8000586:	2b08      	cmp	r3, #8
 8000588:	d109      	bne.n	800059e <HAL_RCC_OscConfig+0x5e>
 800058a:	6863      	ldr	r3, [r4, #4]
 800058c:	03de      	lsls	r6, r3, #15
 800058e:	d506      	bpl.n	800059e <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000590:	6823      	ldr	r3, [r4, #0]
 8000592:	039c      	lsls	r4, r3, #14
 8000594:	d5dd      	bpl.n	8000552 <HAL_RCC_OscConfig+0x12>
 8000596:	686b      	ldr	r3, [r5, #4]
 8000598:	2b00      	cmp	r3, #0
 800059a:	d1da      	bne.n	8000552 <HAL_RCC_OscConfig+0x12>
 800059c:	e7d4      	b.n	8000548 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800059e:	686b      	ldr	r3, [r5, #4]
 80005a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80005a4:	d112      	bne.n	80005cc <HAL_RCC_OscConfig+0x8c>
 80005a6:	6823      	ldr	r3, [r4, #0]
 80005a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005ac:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005ae:	f7ff fe0f 	bl	80001d0 <HAL_GetTick>
 80005b2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005b4:	6823      	ldr	r3, [r4, #0]
 80005b6:	0398      	lsls	r0, r3, #14
 80005b8:	d4cb      	bmi.n	8000552 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80005ba:	f7ff fe09 	bl	80001d0 <HAL_GetTick>
 80005be:	1b80      	subs	r0, r0, r6
 80005c0:	2864      	cmp	r0, #100	; 0x64
 80005c2:	d9f7      	bls.n	80005b4 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80005c4:	2003      	movs	r0, #3
}
 80005c6:	b002      	add	sp, #8
 80005c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005cc:	b99b      	cbnz	r3, 80005f6 <HAL_RCC_OscConfig+0xb6>
 80005ce:	6823      	ldr	r3, [r4, #0]
 80005d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005d4:	6023      	str	r3, [r4, #0]
 80005d6:	6823      	ldr	r3, [r4, #0]
 80005d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005dc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005de:	f7ff fdf7 	bl	80001d0 <HAL_GetTick>
 80005e2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005e4:	6823      	ldr	r3, [r4, #0]
 80005e6:	0399      	lsls	r1, r3, #14
 80005e8:	d5b3      	bpl.n	8000552 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80005ea:	f7ff fdf1 	bl	80001d0 <HAL_GetTick>
 80005ee:	1b80      	subs	r0, r0, r6
 80005f0:	2864      	cmp	r0, #100	; 0x64
 80005f2:	d9f7      	bls.n	80005e4 <HAL_RCC_OscConfig+0xa4>
 80005f4:	e7e6      	b.n	80005c4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005f6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80005fa:	6823      	ldr	r3, [r4, #0]
 80005fc:	d103      	bne.n	8000606 <HAL_RCC_OscConfig+0xc6>
 80005fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000602:	6023      	str	r3, [r4, #0]
 8000604:	e7cf      	b.n	80005a6 <HAL_RCC_OscConfig+0x66>
 8000606:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800060a:	6023      	str	r3, [r4, #0]
 800060c:	6823      	ldr	r3, [r4, #0]
 800060e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000612:	e7cb      	b.n	80005ac <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000614:	4c67      	ldr	r4, [pc, #412]	; (80007b4 <HAL_RCC_OscConfig+0x274>)
 8000616:	6863      	ldr	r3, [r4, #4]
 8000618:	f013 0f0c 	tst.w	r3, #12
 800061c:	d007      	beq.n	800062e <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800061e:	6863      	ldr	r3, [r4, #4]
 8000620:	f003 030c 	and.w	r3, r3, #12
 8000624:	2b08      	cmp	r3, #8
 8000626:	d110      	bne.n	800064a <HAL_RCC_OscConfig+0x10a>
 8000628:	6863      	ldr	r3, [r4, #4]
 800062a:	03da      	lsls	r2, r3, #15
 800062c:	d40d      	bmi.n	800064a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800062e:	6823      	ldr	r3, [r4, #0]
 8000630:	079b      	lsls	r3, r3, #30
 8000632:	d502      	bpl.n	800063a <HAL_RCC_OscConfig+0xfa>
 8000634:	692b      	ldr	r3, [r5, #16]
 8000636:	2b01      	cmp	r3, #1
 8000638:	d186      	bne.n	8000548 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800063a:	6823      	ldr	r3, [r4, #0]
 800063c:	696a      	ldr	r2, [r5, #20]
 800063e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000642:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000646:	6023      	str	r3, [r4, #0]
 8000648:	e786      	b.n	8000558 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800064a:	692a      	ldr	r2, [r5, #16]
 800064c:	4b5a      	ldr	r3, [pc, #360]	; (80007b8 <HAL_RCC_OscConfig+0x278>)
 800064e:	b16a      	cbz	r2, 800066c <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8000650:	2201      	movs	r2, #1
 8000652:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000654:	f7ff fdbc 	bl	80001d0 <HAL_GetTick>
 8000658:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800065a:	6823      	ldr	r3, [r4, #0]
 800065c:	079f      	lsls	r7, r3, #30
 800065e:	d4ec      	bmi.n	800063a <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000660:	f7ff fdb6 	bl	80001d0 <HAL_GetTick>
 8000664:	1b80      	subs	r0, r0, r6
 8000666:	2802      	cmp	r0, #2
 8000668:	d9f7      	bls.n	800065a <HAL_RCC_OscConfig+0x11a>
 800066a:	e7ab      	b.n	80005c4 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 800066c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800066e:	f7ff fdaf 	bl	80001d0 <HAL_GetTick>
 8000672:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000674:	6823      	ldr	r3, [r4, #0]
 8000676:	0798      	lsls	r0, r3, #30
 8000678:	f57f af6e 	bpl.w	8000558 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800067c:	f7ff fda8 	bl	80001d0 <HAL_GetTick>
 8000680:	1b80      	subs	r0, r0, r6
 8000682:	2802      	cmp	r0, #2
 8000684:	d9f6      	bls.n	8000674 <HAL_RCC_OscConfig+0x134>
 8000686:	e79d      	b.n	80005c4 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000688:	69aa      	ldr	r2, [r5, #24]
 800068a:	4c4a      	ldr	r4, [pc, #296]	; (80007b4 <HAL_RCC_OscConfig+0x274>)
 800068c:	4b4b      	ldr	r3, [pc, #300]	; (80007bc <HAL_RCC_OscConfig+0x27c>)
 800068e:	b1da      	cbz	r2, 80006c8 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8000690:	2201      	movs	r2, #1
 8000692:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000694:	f7ff fd9c 	bl	80001d0 <HAL_GetTick>
 8000698:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800069a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800069c:	079b      	lsls	r3, r3, #30
 800069e:	d50d      	bpl.n	80006bc <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80006a0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80006a4:	4b46      	ldr	r3, [pc, #280]	; (80007c0 <HAL_RCC_OscConfig+0x280>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80006ac:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80006ae:	bf00      	nop
  }
  while (Delay --);
 80006b0:	9b01      	ldr	r3, [sp, #4]
 80006b2:	1e5a      	subs	r2, r3, #1
 80006b4:	9201      	str	r2, [sp, #4]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d1f9      	bne.n	80006ae <HAL_RCC_OscConfig+0x16e>
 80006ba:	e751      	b.n	8000560 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80006bc:	f7ff fd88 	bl	80001d0 <HAL_GetTick>
 80006c0:	1b80      	subs	r0, r0, r6
 80006c2:	2802      	cmp	r0, #2
 80006c4:	d9e9      	bls.n	800069a <HAL_RCC_OscConfig+0x15a>
 80006c6:	e77d      	b.n	80005c4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80006c8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80006ca:	f7ff fd81 	bl	80001d0 <HAL_GetTick>
 80006ce:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006d2:	079f      	lsls	r7, r3, #30
 80006d4:	f57f af44 	bpl.w	8000560 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80006d8:	f7ff fd7a 	bl	80001d0 <HAL_GetTick>
 80006dc:	1b80      	subs	r0, r0, r6
 80006de:	2802      	cmp	r0, #2
 80006e0:	d9f6      	bls.n	80006d0 <HAL_RCC_OscConfig+0x190>
 80006e2:	e76f      	b.n	80005c4 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006e4:	4c33      	ldr	r4, [pc, #204]	; (80007b4 <HAL_RCC_OscConfig+0x274>)
 80006e6:	69e3      	ldr	r3, [r4, #28]
 80006e8:	00d8      	lsls	r0, r3, #3
 80006ea:	d424      	bmi.n	8000736 <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 80006ec:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80006ee:	69e3      	ldr	r3, [r4, #28]
 80006f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006f4:	61e3      	str	r3, [r4, #28]
 80006f6:	69e3      	ldr	r3, [r4, #28]
 80006f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000700:	4e30      	ldr	r6, [pc, #192]	; (80007c4 <HAL_RCC_OscConfig+0x284>)
 8000702:	6833      	ldr	r3, [r6, #0]
 8000704:	05d9      	lsls	r1, r3, #23
 8000706:	d518      	bpl.n	800073a <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000708:	68eb      	ldr	r3, [r5, #12]
 800070a:	2b01      	cmp	r3, #1
 800070c:	d126      	bne.n	800075c <HAL_RCC_OscConfig+0x21c>
 800070e:	6a23      	ldr	r3, [r4, #32]
 8000710:	f043 0301 	orr.w	r3, r3, #1
 8000714:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000716:	f7ff fd5b 	bl	80001d0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800071a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800071e:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000720:	6a23      	ldr	r3, [r4, #32]
 8000722:	079b      	lsls	r3, r3, #30
 8000724:	d53f      	bpl.n	80007a6 <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8000726:	2f00      	cmp	r7, #0
 8000728:	f43f af1e 	beq.w	8000568 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 800072c:	69e3      	ldr	r3, [r4, #28]
 800072e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000732:	61e3      	str	r3, [r4, #28]
 8000734:	e718      	b.n	8000568 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8000736:	2700      	movs	r7, #0
 8000738:	e7e2      	b.n	8000700 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800073a:	6833      	ldr	r3, [r6, #0]
 800073c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000740:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000742:	f7ff fd45 	bl	80001d0 <HAL_GetTick>
 8000746:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000748:	6833      	ldr	r3, [r6, #0]
 800074a:	05da      	lsls	r2, r3, #23
 800074c:	d4dc      	bmi.n	8000708 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800074e:	f7ff fd3f 	bl	80001d0 <HAL_GetTick>
 8000752:	eba0 0008 	sub.w	r0, r0, r8
 8000756:	2864      	cmp	r0, #100	; 0x64
 8000758:	d9f6      	bls.n	8000748 <HAL_RCC_OscConfig+0x208>
 800075a:	e733      	b.n	80005c4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800075c:	b9ab      	cbnz	r3, 800078a <HAL_RCC_OscConfig+0x24a>
 800075e:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000760:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000764:	f023 0301 	bic.w	r3, r3, #1
 8000768:	6223      	str	r3, [r4, #32]
 800076a:	6a23      	ldr	r3, [r4, #32]
 800076c:	f023 0304 	bic.w	r3, r3, #4
 8000770:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000772:	f7ff fd2d 	bl	80001d0 <HAL_GetTick>
 8000776:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000778:	6a23      	ldr	r3, [r4, #32]
 800077a:	0798      	lsls	r0, r3, #30
 800077c:	d5d3      	bpl.n	8000726 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800077e:	f7ff fd27 	bl	80001d0 <HAL_GetTick>
 8000782:	1b80      	subs	r0, r0, r6
 8000784:	4540      	cmp	r0, r8
 8000786:	d9f7      	bls.n	8000778 <HAL_RCC_OscConfig+0x238>
 8000788:	e71c      	b.n	80005c4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800078a:	2b05      	cmp	r3, #5
 800078c:	6a23      	ldr	r3, [r4, #32]
 800078e:	d103      	bne.n	8000798 <HAL_RCC_OscConfig+0x258>
 8000790:	f043 0304 	orr.w	r3, r3, #4
 8000794:	6223      	str	r3, [r4, #32]
 8000796:	e7ba      	b.n	800070e <HAL_RCC_OscConfig+0x1ce>
 8000798:	f023 0301 	bic.w	r3, r3, #1
 800079c:	6223      	str	r3, [r4, #32]
 800079e:	6a23      	ldr	r3, [r4, #32]
 80007a0:	f023 0304 	bic.w	r3, r3, #4
 80007a4:	e7b6      	b.n	8000714 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80007a6:	f7ff fd13 	bl	80001d0 <HAL_GetTick>
 80007aa:	eba0 0008 	sub.w	r0, r0, r8
 80007ae:	42b0      	cmp	r0, r6
 80007b0:	d9b6      	bls.n	8000720 <HAL_RCC_OscConfig+0x1e0>
 80007b2:	e707      	b.n	80005c4 <HAL_RCC_OscConfig+0x84>
 80007b4:	40021000 	.word	0x40021000
 80007b8:	42420000 	.word	0x42420000
 80007bc:	42420480 	.word	0x42420480
 80007c0:	20000008 	.word	0x20000008
 80007c4:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80007c8:	4b2a      	ldr	r3, [pc, #168]	; (8000874 <HAL_RCC_OscConfig+0x334>)
 80007ca:	685a      	ldr	r2, [r3, #4]
 80007cc:	461c      	mov	r4, r3
 80007ce:	f002 020c 	and.w	r2, r2, #12
 80007d2:	2a08      	cmp	r2, #8
 80007d4:	d03d      	beq.n	8000852 <HAL_RCC_OscConfig+0x312>
 80007d6:	2300      	movs	r3, #0
 80007d8:	4e27      	ldr	r6, [pc, #156]	; (8000878 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80007da:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80007dc:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80007de:	d12b      	bne.n	8000838 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80007e0:	f7ff fcf6 	bl	80001d0 <HAL_GetTick>
 80007e4:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80007e6:	6823      	ldr	r3, [r4, #0]
 80007e8:	0199      	lsls	r1, r3, #6
 80007ea:	d41f      	bmi.n	800082c <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80007ec:	6a2b      	ldr	r3, [r5, #32]
 80007ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007f2:	d105      	bne.n	8000800 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80007f4:	6862      	ldr	r2, [r4, #4]
 80007f6:	68a9      	ldr	r1, [r5, #8]
 80007f8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80007fc:	430a      	orrs	r2, r1
 80007fe:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000800:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000802:	6862      	ldr	r2, [r4, #4]
 8000804:	430b      	orrs	r3, r1
 8000806:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800080a:	4313      	orrs	r3, r2
 800080c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800080e:	2301      	movs	r3, #1
 8000810:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000812:	f7ff fcdd 	bl	80001d0 <HAL_GetTick>
 8000816:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000818:	6823      	ldr	r3, [r4, #0]
 800081a:	019a      	lsls	r2, r3, #6
 800081c:	f53f aea8 	bmi.w	8000570 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000820:	f7ff fcd6 	bl	80001d0 <HAL_GetTick>
 8000824:	1b40      	subs	r0, r0, r5
 8000826:	2802      	cmp	r0, #2
 8000828:	d9f6      	bls.n	8000818 <HAL_RCC_OscConfig+0x2d8>
 800082a:	e6cb      	b.n	80005c4 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800082c:	f7ff fcd0 	bl	80001d0 <HAL_GetTick>
 8000830:	1bc0      	subs	r0, r0, r7
 8000832:	2802      	cmp	r0, #2
 8000834:	d9d7      	bls.n	80007e6 <HAL_RCC_OscConfig+0x2a6>
 8000836:	e6c5      	b.n	80005c4 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000838:	f7ff fcca 	bl	80001d0 <HAL_GetTick>
 800083c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800083e:	6823      	ldr	r3, [r4, #0]
 8000840:	019b      	lsls	r3, r3, #6
 8000842:	f57f ae95 	bpl.w	8000570 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000846:	f7ff fcc3 	bl	80001d0 <HAL_GetTick>
 800084a:	1b40      	subs	r0, r0, r5
 800084c:	2802      	cmp	r0, #2
 800084e:	d9f6      	bls.n	800083e <HAL_RCC_OscConfig+0x2fe>
 8000850:	e6b8      	b.n	80005c4 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000852:	2801      	cmp	r0, #1
 8000854:	f43f aeb7 	beq.w	80005c6 <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8000858:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800085a:	6a2b      	ldr	r3, [r5, #32]
 800085c:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8000860:	429a      	cmp	r2, r3
 8000862:	f47f ae71 	bne.w	8000548 <HAL_RCC_OscConfig+0x8>
 8000866:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000868:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 800086c:	1ac0      	subs	r0, r0, r3
 800086e:	bf18      	it	ne
 8000870:	2001      	movne	r0, #1
 8000872:	e6a8      	b.n	80005c6 <HAL_RCC_OscConfig+0x86>
 8000874:	40021000 	.word	0x40021000
 8000878:	42420060 	.word	0x42420060

0800087c <HAL_RCC_GetSysClockFreq>:
{
 800087c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800087e:	4b19      	ldr	r3, [pc, #100]	; (80008e4 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000880:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000882:	ac02      	add	r4, sp, #8
 8000884:	f103 0510 	add.w	r5, r3, #16
 8000888:	4622      	mov	r2, r4
 800088a:	6818      	ldr	r0, [r3, #0]
 800088c:	6859      	ldr	r1, [r3, #4]
 800088e:	3308      	adds	r3, #8
 8000890:	c203      	stmia	r2!, {r0, r1}
 8000892:	42ab      	cmp	r3, r5
 8000894:	4614      	mov	r4, r2
 8000896:	d1f7      	bne.n	8000888 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000898:	2301      	movs	r3, #1
 800089a:	f88d 3004 	strb.w	r3, [sp, #4]
 800089e:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80008a0:	4911      	ldr	r1, [pc, #68]	; (80008e8 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80008a2:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80008a6:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80008a8:	f003 020c 	and.w	r2, r3, #12
 80008ac:	2a08      	cmp	r2, #8
 80008ae:	d117      	bne.n	80008e0 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80008b0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80008b4:	a806      	add	r0, sp, #24
 80008b6:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80008b8:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80008ba:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80008be:	d50c      	bpl.n	80008da <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80008c0:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80008c2:	480a      	ldr	r0, [pc, #40]	; (80008ec <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80008c4:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80008c8:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80008ca:	aa06      	add	r2, sp, #24
 80008cc:	4413      	add	r3, r2
 80008ce:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80008d2:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80008d6:	b007      	add	sp, #28
 80008d8:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80008da:	4805      	ldr	r0, [pc, #20]	; (80008f0 <HAL_RCC_GetSysClockFreq+0x74>)
 80008dc:	4350      	muls	r0, r2
 80008de:	e7fa      	b.n	80008d6 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80008e0:	4802      	ldr	r0, [pc, #8]	; (80008ec <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80008e2:	e7f8      	b.n	80008d6 <HAL_RCC_GetSysClockFreq+0x5a>
 80008e4:	0800287c 	.word	0x0800287c
 80008e8:	40021000 	.word	0x40021000
 80008ec:	007a1200 	.word	0x007a1200
 80008f0:	003d0900 	.word	0x003d0900

080008f4 <HAL_RCC_ClockConfig>:
{
 80008f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80008f8:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80008fa:	4604      	mov	r4, r0
 80008fc:	b910      	cbnz	r0, 8000904 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80008fe:	2001      	movs	r0, #1
 8000900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000904:	4a45      	ldr	r2, [pc, #276]	; (8000a1c <HAL_RCC_ClockConfig+0x128>)
 8000906:	6813      	ldr	r3, [r2, #0]
 8000908:	f003 0307 	and.w	r3, r3, #7
 800090c:	428b      	cmp	r3, r1
 800090e:	d329      	bcc.n	8000964 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000910:	6821      	ldr	r1, [r4, #0]
 8000912:	078e      	lsls	r6, r1, #30
 8000914:	d431      	bmi.n	800097a <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000916:	07ca      	lsls	r2, r1, #31
 8000918:	d444      	bmi.n	80009a4 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800091a:	4a40      	ldr	r2, [pc, #256]	; (8000a1c <HAL_RCC_ClockConfig+0x128>)
 800091c:	6813      	ldr	r3, [r2, #0]
 800091e:	f003 0307 	and.w	r3, r3, #7
 8000922:	429d      	cmp	r5, r3
 8000924:	d367      	bcc.n	80009f6 <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000926:	6822      	ldr	r2, [r4, #0]
 8000928:	4d3d      	ldr	r5, [pc, #244]	; (8000a20 <HAL_RCC_ClockConfig+0x12c>)
 800092a:	f012 0f04 	tst.w	r2, #4
 800092e:	d16e      	bne.n	8000a0e <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000930:	0713      	lsls	r3, r2, #28
 8000932:	d506      	bpl.n	8000942 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000934:	686b      	ldr	r3, [r5, #4]
 8000936:	6922      	ldr	r2, [r4, #16]
 8000938:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800093c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000940:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000942:	f7ff ff9b 	bl	800087c <HAL_RCC_GetSysClockFreq>
 8000946:	686b      	ldr	r3, [r5, #4]
 8000948:	4a36      	ldr	r2, [pc, #216]	; (8000a24 <HAL_RCC_ClockConfig+0x130>)
 800094a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800094e:	5cd3      	ldrb	r3, [r2, r3]
 8000950:	40d8      	lsrs	r0, r3
 8000952:	4b35      	ldr	r3, [pc, #212]	; (8000a28 <HAL_RCC_ClockConfig+0x134>)
 8000954:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8000956:	4b35      	ldr	r3, [pc, #212]	; (8000a2c <HAL_RCC_ClockConfig+0x138>)
 8000958:	6818      	ldr	r0, [r3, #0]
 800095a:	f7ff fbf7 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 800095e:	2000      	movs	r0, #0
 8000960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000964:	6813      	ldr	r3, [r2, #0]
 8000966:	f023 0307 	bic.w	r3, r3, #7
 800096a:	430b      	orrs	r3, r1
 800096c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800096e:	6813      	ldr	r3, [r2, #0]
 8000970:	f003 0307 	and.w	r3, r3, #7
 8000974:	4299      	cmp	r1, r3
 8000976:	d1c2      	bne.n	80008fe <HAL_RCC_ClockConfig+0xa>
 8000978:	e7ca      	b.n	8000910 <HAL_RCC_ClockConfig+0x1c>
 800097a:	4b29      	ldr	r3, [pc, #164]	; (8000a20 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800097c:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000980:	bf1e      	ittt	ne
 8000982:	685a      	ldrne	r2, [r3, #4]
 8000984:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000988:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800098a:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800098c:	bf42      	ittt	mi
 800098e:	685a      	ldrmi	r2, [r3, #4]
 8000990:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000994:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000996:	685a      	ldr	r2, [r3, #4]
 8000998:	68a0      	ldr	r0, [r4, #8]
 800099a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800099e:	4302      	orrs	r2, r0
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	e7b8      	b.n	8000916 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009a4:	6862      	ldr	r2, [r4, #4]
 80009a6:	4e1e      	ldr	r6, [pc, #120]	; (8000a20 <HAL_RCC_ClockConfig+0x12c>)
 80009a8:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009aa:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009ac:	d11b      	bne.n	80009e6 <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009ae:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009b2:	d0a4      	beq.n	80008fe <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80009b4:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009b6:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80009ba:	f023 0303 	bic.w	r3, r3, #3
 80009be:	4313      	orrs	r3, r2
 80009c0:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80009c2:	f7ff fc05 	bl	80001d0 <HAL_GetTick>
 80009c6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80009c8:	6873      	ldr	r3, [r6, #4]
 80009ca:	6862      	ldr	r2, [r4, #4]
 80009cc:	f003 030c 	and.w	r3, r3, #12
 80009d0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80009d4:	d0a1      	beq.n	800091a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009d6:	f7ff fbfb 	bl	80001d0 <HAL_GetTick>
 80009da:	1bc0      	subs	r0, r0, r7
 80009dc:	4540      	cmp	r0, r8
 80009de:	d9f3      	bls.n	80009c8 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 80009e0:	2003      	movs	r0, #3
}
 80009e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80009e6:	2a02      	cmp	r2, #2
 80009e8:	d102      	bne.n	80009f0 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80009ea:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80009ee:	e7e0      	b.n	80009b2 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009f0:	f013 0f02 	tst.w	r3, #2
 80009f4:	e7dd      	b.n	80009b2 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009f6:	6813      	ldr	r3, [r2, #0]
 80009f8:	f023 0307 	bic.w	r3, r3, #7
 80009fc:	432b      	orrs	r3, r5
 80009fe:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000a00:	6813      	ldr	r3, [r2, #0]
 8000a02:	f003 0307 	and.w	r3, r3, #7
 8000a06:	429d      	cmp	r5, r3
 8000a08:	f47f af79 	bne.w	80008fe <HAL_RCC_ClockConfig+0xa>
 8000a0c:	e78b      	b.n	8000926 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000a0e:	686b      	ldr	r3, [r5, #4]
 8000a10:	68e1      	ldr	r1, [r4, #12]
 8000a12:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000a16:	430b      	orrs	r3, r1
 8000a18:	606b      	str	r3, [r5, #4]
 8000a1a:	e789      	b.n	8000930 <HAL_RCC_ClockConfig+0x3c>
 8000a1c:	40022000 	.word	0x40022000
 8000a20:	40021000 	.word	0x40021000
 8000a24:	0800288c 	.word	0x0800288c
 8000a28:	20000008 	.word	0x20000008
 8000a2c:	20000004 	.word	0x20000004

08000a30 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000a30:	4b04      	ldr	r3, [pc, #16]	; (8000a44 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000a32:	4a05      	ldr	r2, [pc, #20]	; (8000a48 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000a34:	685b      	ldr	r3, [r3, #4]
 8000a36:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000a3a:	5cd3      	ldrb	r3, [r2, r3]
 8000a3c:	4a03      	ldr	r2, [pc, #12]	; (8000a4c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000a3e:	6810      	ldr	r0, [r2, #0]
}
 8000a40:	40d8      	lsrs	r0, r3
 8000a42:	4770      	bx	lr
 8000a44:	40021000 	.word	0x40021000
 8000a48:	0800289c 	.word	0x0800289c
 8000a4c:	20000008 	.word	0x20000008

08000a50 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000a50:	4b04      	ldr	r3, [pc, #16]	; (8000a64 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000a52:	4a05      	ldr	r2, [pc, #20]	; (8000a68 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000a5a:	5cd3      	ldrb	r3, [r2, r3]
 8000a5c:	4a03      	ldr	r2, [pc, #12]	; (8000a6c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000a5e:	6810      	ldr	r0, [r2, #0]
}
 8000a60:	40d8      	lsrs	r0, r3
 8000a62:	4770      	bx	lr
 8000a64:	40021000 	.word	0x40021000
 8000a68:	0800289c 	.word	0x0800289c
 8000a6c:	20000008 	.word	0x20000008

08000a70 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000a70:	6803      	ldr	r3, [r0, #0]
 8000a72:	68da      	ldr	r2, [r3, #12]
 8000a74:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8000a78:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000a7a:	695a      	ldr	r2, [r3, #20]
 8000a7c:	f022 0201 	bic.w	r2, r2, #1
 8000a80:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8000a82:	2320      	movs	r3, #32
 8000a84:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8000a88:	4770      	bx	lr
	...

08000a8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000a8c:	b538      	push	{r3, r4, r5, lr}
 8000a8e:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000a90:	6803      	ldr	r3, [r0, #0]
 8000a92:	68c1      	ldr	r1, [r0, #12]
 8000a94:	691a      	ldr	r2, [r3, #16]
 8000a96:	2419      	movs	r4, #25
 8000a98:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000a9c:	430a      	orrs	r2, r1
 8000a9e:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000aa0:	6882      	ldr	r2, [r0, #8]
 8000aa2:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8000aa4:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000aa6:	4302      	orrs	r2, r0
 8000aa8:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 8000aaa:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8000aae:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000ab2:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8000ab4:	430a      	orrs	r2, r1
 8000ab6:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000ab8:	695a      	ldr	r2, [r3, #20]
 8000aba:	69a9      	ldr	r1, [r5, #24]
 8000abc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000ac0:	430a      	orrs	r2, r1
 8000ac2:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8000ac4:	4a0d      	ldr	r2, [pc, #52]	; (8000afc <UART_SetConfig+0x70>)
 8000ac6:	4293      	cmp	r3, r2
 8000ac8:	d114      	bne.n	8000af4 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8000aca:	f7ff ffc1 	bl	8000a50 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000ace:	4360      	muls	r0, r4
 8000ad0:	686c      	ldr	r4, [r5, #4]
 8000ad2:	2264      	movs	r2, #100	; 0x64
 8000ad4:	00a4      	lsls	r4, r4, #2
 8000ad6:	fbb0 f0f4 	udiv	r0, r0, r4
 8000ada:	fbb0 f4f2 	udiv	r4, r0, r2
 8000ade:	fb02 0314 	mls	r3, r2, r4, r0
 8000ae2:	011b      	lsls	r3, r3, #4
 8000ae4:	3332      	adds	r3, #50	; 0x32
 8000ae6:	fbb3 f3f2 	udiv	r3, r3, r2
 8000aea:	6829      	ldr	r1, [r5, #0]
 8000aec:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8000af0:	608b      	str	r3, [r1, #8]
 8000af2:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8000af4:	f7ff ff9c 	bl	8000a30 <HAL_RCC_GetPCLK1Freq>
 8000af8:	e7e9      	b.n	8000ace <UART_SetConfig+0x42>
 8000afa:	bf00      	nop
 8000afc:	40013800 	.word	0x40013800

08000b00 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8000b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b02:	4604      	mov	r4, r0
 8000b04:	460e      	mov	r6, r1
 8000b06:	4617      	mov	r7, r2
 8000b08:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000b0a:	6821      	ldr	r1, [r4, #0]
 8000b0c:	680b      	ldr	r3, [r1, #0]
 8000b0e:	ea36 0303 	bics.w	r3, r6, r3
 8000b12:	d101      	bne.n	8000b18 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8000b14:	2000      	movs	r0, #0
}
 8000b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000b18:	1c6b      	adds	r3, r5, #1
 8000b1a:	d0f7      	beq.n	8000b0c <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000b1c:	b995      	cbnz	r5, 8000b44 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000b1e:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8000b20:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000b22:	68da      	ldr	r2, [r3, #12]
 8000b24:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8000b28:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000b2a:	695a      	ldr	r2, [r3, #20]
 8000b2c:	f022 0201 	bic.w	r2, r2, #1
 8000b30:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8000b32:	2320      	movs	r3, #32
 8000b34:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8000b38:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8000b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000b44:	f7ff fb44 	bl	80001d0 <HAL_GetTick>
 8000b48:	1bc0      	subs	r0, r0, r7
 8000b4a:	4285      	cmp	r5, r0
 8000b4c:	d2dd      	bcs.n	8000b0a <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8000b4e:	e7e6      	b.n	8000b1e <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08000b50 <HAL_UART_Init>:
{
 8000b50:	b510      	push	{r4, lr}
  if (huart == NULL)
 8000b52:	4604      	mov	r4, r0
 8000b54:	b340      	cbz	r0, 8000ba8 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8000b56:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000b5a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000b5e:	b91b      	cbnz	r3, 8000b68 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8000b60:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8000b64:	f001 fa00 	bl	8001f68 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8000b68:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8000b6a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000b6c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8000b70:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8000b72:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8000b74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000b78:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8000b7a:	f7ff ff87 	bl	8000a8c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000b7e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000b80:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000b82:	691a      	ldr	r2, [r3, #16]
 8000b84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000b88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000b8a:	695a      	ldr	r2, [r3, #20]
 8000b8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000b90:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8000b92:	68da      	ldr	r2, [r3, #12]
 8000b94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000b98:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8000b9a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000b9c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8000b9e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8000ba2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8000ba6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000ba8:	2001      	movs	r0, #1
}
 8000baa:	bd10      	pop	{r4, pc}

08000bac <HAL_UART_Transmit>:
{
 8000bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000bb0:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8000bb2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8000bb6:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8000bb8:	2b20      	cmp	r3, #32
{
 8000bba:	460d      	mov	r5, r1
 8000bbc:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8000bbe:	d14e      	bne.n	8000c5e <HAL_UART_Transmit+0xb2>
    if ((pData == NULL) || (Size == 0U))
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	d049      	beq.n	8000c58 <HAL_UART_Transmit+0xac>
 8000bc4:	2a00      	cmp	r2, #0
 8000bc6:	d047      	beq.n	8000c58 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8000bc8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d046      	beq.n	8000c5e <HAL_UART_Transmit+0xb2>
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000bda:	2321      	movs	r3, #33	; 0x21
 8000bdc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8000be0:	f7ff faf6 	bl	80001d0 <HAL_GetTick>
 8000be4:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8000be6:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8000bea:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8000bee:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8000bf0:	b29b      	uxth	r3, r3
 8000bf2:	b96b      	cbnz	r3, 8000c10 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000bf4:	463b      	mov	r3, r7
 8000bf6:	4632      	mov	r2, r6
 8000bf8:	2140      	movs	r1, #64	; 0x40
 8000bfa:	4620      	mov	r0, r4
 8000bfc:	f7ff ff80 	bl	8000b00 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000c00:	b9a8      	cbnz	r0, 8000c2e <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8000c02:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8000c04:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8000c08:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8000c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8000c10:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000c12:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8000c14:	3b01      	subs	r3, #1
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000c1a:	68a3      	ldr	r3, [r4, #8]
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000c1c:	2180      	movs	r1, #128	; 0x80
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000c1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000c22:	4620      	mov	r0, r4
 8000c24:	463b      	mov	r3, r7
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000c26:	d10e      	bne.n	8000c46 <HAL_UART_Transmit+0x9a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000c28:	f7ff ff6a 	bl	8000b00 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000c2c:	b110      	cbz	r0, 8000c34 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8000c2e:	2003      	movs	r0, #3
 8000c30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8000c34:	882b      	ldrh	r3, [r5, #0]
 8000c36:	6822      	ldr	r2, [r4, #0]
 8000c38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000c3c:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8000c3e:	6923      	ldr	r3, [r4, #16]
 8000c40:	b943      	cbnz	r3, 8000c54 <HAL_UART_Transmit+0xa8>
          pData += 2U;
 8000c42:	3502      	adds	r5, #2
 8000c44:	e7d3      	b.n	8000bee <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000c46:	f7ff ff5b 	bl	8000b00 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000c4a:	2800      	cmp	r0, #0
 8000c4c:	d1ef      	bne.n	8000c2e <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8000c4e:	6823      	ldr	r3, [r4, #0]
 8000c50:	782a      	ldrb	r2, [r5, #0]
 8000c52:	605a      	str	r2, [r3, #4]
 8000c54:	3501      	adds	r5, #1
 8000c56:	e7ca      	b.n	8000bee <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8000c58:	2001      	movs	r0, #1
 8000c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8000c5e:	2002      	movs	r0, #2
}
 8000c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000c64 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8000c64:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8000c68:	2b20      	cmp	r3, #32
 8000c6a:	d120      	bne.n	8000cae <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8000c6c:	b1e9      	cbz	r1, 8000caa <HAL_UART_Receive_IT+0x46>
 8000c6e:	b1e2      	cbz	r2, 8000caa <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8000c70:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000c74:	2b01      	cmp	r3, #1
 8000c76:	d01a      	beq.n	8000cae <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8000c78:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8000c7a:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000c7c:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000c7e:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000c80:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000c82:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8000c86:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8000c88:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8000c8a:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8000c8c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8000c90:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8000c94:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8000c96:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8000c98:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8000c9a:	f041 0101 	orr.w	r1, r1, #1
 8000c9e:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8000ca0:	68d1      	ldr	r1, [r2, #12]
 8000ca2:	f041 0120 	orr.w	r1, r1, #32
 8000ca6:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8000ca8:	4770      	bx	lr
      return HAL_ERROR;
 8000caa:	2001      	movs	r0, #1
 8000cac:	4770      	bx	lr
    return HAL_BUSY;
 8000cae:	2002      	movs	r0, #2
}
 8000cb0:	4770      	bx	lr

08000cb2 <HAL_UART_TxCpltCallback>:
 8000cb2:	4770      	bx	lr

08000cb4 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8000cb4:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8000cb8:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8000cba:	2b22      	cmp	r3, #34	; 0x22
 8000cbc:	d136      	bne.n	8000d2c <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000cbe:	6883      	ldr	r3, [r0, #8]
 8000cc0:	6901      	ldr	r1, [r0, #16]
 8000cc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000cc6:	6802      	ldr	r2, [r0, #0]
 8000cc8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000cca:	d123      	bne.n	8000d14 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8000ccc:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8000cce:	b9e9      	cbnz	r1, 8000d0c <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8000cd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000cd4:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8000cd8:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8000cda:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8000cdc:	3c01      	subs	r4, #1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8000ce2:	b98c      	cbnz	r4, 8000d08 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8000ce4:	6803      	ldr	r3, [r0, #0]
 8000ce6:	68da      	ldr	r2, [r3, #12]
 8000ce8:	f022 0220 	bic.w	r2, r2, #32
 8000cec:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8000cee:	68da      	ldr	r2, [r3, #12]
 8000cf0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000cf4:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8000cf6:	695a      	ldr	r2, [r3, #20]
 8000cf8:	f022 0201 	bic.w	r2, r2, #1
 8000cfc:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8000cfe:	2320      	movs	r3, #32
 8000d00:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8000d04:	f000 ff40 	bl	8001b88 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8000d08:	2000      	movs	r0, #0
}
 8000d0a:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8000d0c:	b2d2      	uxtb	r2, r2
 8000d0e:	f823 2b01 	strh.w	r2, [r3], #1
 8000d12:	e7e1      	b.n	8000cd8 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 8000d14:	b921      	cbnz	r1, 8000d20 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8000d16:	1c59      	adds	r1, r3, #1
 8000d18:	6852      	ldr	r2, [r2, #4]
 8000d1a:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8000d1c:	701a      	strb	r2, [r3, #0]
 8000d1e:	e7dc      	b.n	8000cda <UART_Receive_IT+0x26>
 8000d20:	6852      	ldr	r2, [r2, #4]
 8000d22:	1c59      	adds	r1, r3, #1
 8000d24:	6281      	str	r1, [r0, #40]	; 0x28
 8000d26:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000d2a:	e7f7      	b.n	8000d1c <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8000d2c:	2002      	movs	r0, #2
 8000d2e:	bd10      	pop	{r4, pc}

08000d30 <HAL_UART_ErrorCallback>:
 8000d30:	4770      	bx	lr
	...

08000d34 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8000d34:	6803      	ldr	r3, [r0, #0]
{
 8000d36:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8000d38:	681a      	ldr	r2, [r3, #0]
{
 8000d3a:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8000d3c:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8000d3e:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8000d40:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8000d42:	d107      	bne.n	8000d54 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8000d44:	0696      	lsls	r6, r2, #26
 8000d46:	d55a      	bpl.n	8000dfe <HAL_UART_IRQHandler+0xca>
 8000d48:	068d      	lsls	r5, r1, #26
 8000d4a:	d558      	bpl.n	8000dfe <HAL_UART_IRQHandler+0xca>
}
 8000d4c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8000d50:	f7ff bfb0 	b.w	8000cb4 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8000d54:	f015 0501 	ands.w	r5, r5, #1
 8000d58:	d102      	bne.n	8000d60 <HAL_UART_IRQHandler+0x2c>
 8000d5a:	f411 7f90 	tst.w	r1, #288	; 0x120
 8000d5e:	d04e      	beq.n	8000dfe <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8000d60:	07d3      	lsls	r3, r2, #31
 8000d62:	d505      	bpl.n	8000d70 <HAL_UART_IRQHandler+0x3c>
 8000d64:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8000d66:	bf42      	ittt	mi
 8000d68:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8000d6a:	f043 0301 	orrmi.w	r3, r3, #1
 8000d6e:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8000d70:	0750      	lsls	r0, r2, #29
 8000d72:	d504      	bpl.n	8000d7e <HAL_UART_IRQHandler+0x4a>
 8000d74:	b11d      	cbz	r5, 8000d7e <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8000d76:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000d78:	f043 0302 	orr.w	r3, r3, #2
 8000d7c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8000d7e:	0793      	lsls	r3, r2, #30
 8000d80:	d504      	bpl.n	8000d8c <HAL_UART_IRQHandler+0x58>
 8000d82:	b11d      	cbz	r5, 8000d8c <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8000d84:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000d86:	f043 0304 	orr.w	r3, r3, #4
 8000d8a:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8000d8c:	0716      	lsls	r6, r2, #28
 8000d8e:	d504      	bpl.n	8000d9a <HAL_UART_IRQHandler+0x66>
 8000d90:	b11d      	cbz	r5, 8000d9a <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8000d92:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000d94:	f043 0308 	orr.w	r3, r3, #8
 8000d98:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8000d9a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d066      	beq.n	8000e6e <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8000da0:	0695      	lsls	r5, r2, #26
 8000da2:	d504      	bpl.n	8000dae <HAL_UART_IRQHandler+0x7a>
 8000da4:	0688      	lsls	r0, r1, #26
 8000da6:	d502      	bpl.n	8000dae <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8000da8:	4620      	mov	r0, r4
 8000daa:	f7ff ff83 	bl	8000cb4 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8000dae:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8000db0:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8000db2:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8000db4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000db6:	0711      	lsls	r1, r2, #28
 8000db8:	d402      	bmi.n	8000dc0 <HAL_UART_IRQHandler+0x8c>
 8000dba:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8000dbe:	d01a      	beq.n	8000df6 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8000dc0:	f7ff fe56 	bl	8000a70 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8000dc4:	6823      	ldr	r3, [r4, #0]
 8000dc6:	695a      	ldr	r2, [r3, #20]
 8000dc8:	0652      	lsls	r2, r2, #25
 8000dca:	d510      	bpl.n	8000dee <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8000dcc:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8000dce:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8000dd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000dd4:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8000dd6:	b150      	cbz	r0, 8000dee <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8000dd8:	4b25      	ldr	r3, [pc, #148]	; (8000e70 <HAL_UART_IRQHandler+0x13c>)
 8000dda:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8000ddc:	f7ff fa7a 	bl	80002d4 <HAL_DMA_Abort_IT>
 8000de0:	2800      	cmp	r0, #0
 8000de2:	d044      	beq.n	8000e6e <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8000de4:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8000de6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8000dea:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000dec:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8000dee:	4620      	mov	r0, r4
 8000df0:	f7ff ff9e 	bl	8000d30 <HAL_UART_ErrorCallback>
 8000df4:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8000df6:	f7ff ff9b 	bl	8000d30 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000dfa:	63e5      	str	r5, [r4, #60]	; 0x3c
 8000dfc:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8000dfe:	0616      	lsls	r6, r2, #24
 8000e00:	d527      	bpl.n	8000e52 <HAL_UART_IRQHandler+0x11e>
 8000e02:	060d      	lsls	r5, r1, #24
 8000e04:	d525      	bpl.n	8000e52 <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8000e06:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8000e0a:	2a21      	cmp	r2, #33	; 0x21
 8000e0c:	d12f      	bne.n	8000e6e <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000e0e:	68a2      	ldr	r2, [r4, #8]
 8000e10:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000e14:	6a22      	ldr	r2, [r4, #32]
 8000e16:	d117      	bne.n	8000e48 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8000e18:	8811      	ldrh	r1, [r2, #0]
 8000e1a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8000e1e:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8000e20:	6921      	ldr	r1, [r4, #16]
 8000e22:	b979      	cbnz	r1, 8000e44 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8000e24:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8000e26:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8000e28:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8000e2a:	3a01      	subs	r2, #1
 8000e2c:	b292      	uxth	r2, r2
 8000e2e:	84e2      	strh	r2, [r4, #38]	; 0x26
 8000e30:	b9ea      	cbnz	r2, 8000e6e <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8000e32:	68da      	ldr	r2, [r3, #12]
 8000e34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e38:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8000e3a:	68da      	ldr	r2, [r3, #12]
 8000e3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000e40:	60da      	str	r2, [r3, #12]
 8000e42:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8000e44:	3201      	adds	r2, #1
 8000e46:	e7ee      	b.n	8000e26 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8000e48:	1c51      	adds	r1, r2, #1
 8000e4a:	6221      	str	r1, [r4, #32]
 8000e4c:	7812      	ldrb	r2, [r2, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	e7ea      	b.n	8000e28 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8000e52:	0650      	lsls	r0, r2, #25
 8000e54:	d50b      	bpl.n	8000e6e <HAL_UART_IRQHandler+0x13a>
 8000e56:	064a      	lsls	r2, r1, #25
 8000e58:	d509      	bpl.n	8000e6e <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8000e5a:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8000e5c:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8000e5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000e62:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8000e64:	2320      	movs	r3, #32
 8000e66:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8000e6a:	f7ff ff22 	bl	8000cb2 <HAL_UART_TxCpltCallback>
 8000e6e:	bd70      	pop	{r4, r5, r6, pc}
 8000e70:	08000e75 	.word	0x08000e75

08000e74 <UART_DMAAbortOnError>:
{
 8000e74:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8000e76:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000e78:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8000e7a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8000e7c:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8000e7e:	f7ff ff57 	bl	8000d30 <HAL_UART_ErrorCallback>
 8000e82:	bd08      	pop	{r3, pc}

08000e84 <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e84:	2210      	movs	r2, #16
{
 8000e86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e8a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8c:	eb0d 0002 	add.w	r0, sp, r2
 8000e90:	2100      	movs	r1, #0
 8000e92:	f001 f931 	bl	80020f8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e96:	4b2e      	ldr	r3, [pc, #184]	; (8000f50 <MX_GPIO_Init+0xcc>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000e98:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8000f5c <MX_GPIO_Init+0xd8>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e9c:	699a      	ldr	r2, [r3, #24]
                          |M2_DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M3_EN_Pin|M3_CLK_Pin|M3_DIR_Pin, GPIO_PIN_RESET);
 8000e9e:	4e2d      	ldr	r6, [pc, #180]	; (8000f54 <MX_GPIO_Init+0xd0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea0:	f042 0210 	orr.w	r2, r2, #16
 8000ea4:	619a      	str	r2, [r3, #24]
 8000ea6:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000ea8:	4640      	mov	r0, r8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eaa:	f002 0210 	and.w	r2, r2, #16
 8000eae:	9200      	str	r2, [sp, #0]
 8000eb0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eb2:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000eb4:	21f1      	movs	r1, #241	; 0xf1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eb6:	f042 0220 	orr.w	r2, r2, #32
 8000eba:	619a      	str	r2, [r3, #24]
 8000ebc:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin PCPin */
  GPIO_InitStruct.Pin = ch_4_Pin|ch_5_Pin|ch_6_Pin|ch_1_Pin 
                          |ch_2_Pin|ch_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ebe:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ec0:	f002 0220 	and.w	r2, r2, #32
 8000ec4:	9201      	str	r2, [sp, #4]
 8000ec6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec8:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eca:	4f23      	ldr	r7, [pc, #140]	; (8000f58 <MX_GPIO_Init+0xd4>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ecc:	f042 0204 	orr.w	r2, r2, #4
 8000ed0:	619a      	str	r2, [r3, #24]
 8000ed2:	699a      	ldr	r2, [r3, #24]
  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin */
  GPIO_InitStruct.Pin = LIMIT_X1_Pin|LIMIT_X2_Pin|LIMIT_Y1_Pin|LIMIT_Y2_Pin 
                          |LIMIT_Z_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ed4:	2501      	movs	r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed6:	f002 0204 	and.w	r2, r2, #4
 8000eda:	9202      	str	r2, [sp, #8]
 8000edc:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ede:	699a      	ldr	r2, [r3, #24]
 8000ee0:	f042 0208 	orr.w	r2, r2, #8
 8000ee4:	619a      	str	r2, [r3, #24]
 8000ee6:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000ee8:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eea:	f003 0308 	and.w	r3, r3, #8
 8000eee:	9303      	str	r3, [sp, #12]
 8000ef0:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000ef2:	f7ff fb1f 	bl	8000534 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, M3_EN_Pin|M3_CLK_Pin|M3_DIR_Pin, GPIO_PIN_RESET);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	4630      	mov	r0, r6
 8000efa:	2107      	movs	r1, #7
 8000efc:	f7ff fb1a 	bl	8000534 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = ch_4_Pin|ch_5_Pin|ch_6_Pin|ch_1_Pin 
 8000f00:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f04:	a904      	add	r1, sp, #16
 8000f06:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = ch_4_Pin|ch_5_Pin|ch_6_Pin|ch_1_Pin 
 8000f08:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f0a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0c:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f0e:	f7ff fa29 	bl	8000364 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LIMIT_X1_Pin|LIMIT_X2_Pin|LIMIT_Y1_Pin|LIMIT_Y2_Pin 
 8000f12:	233e      	movs	r3, #62	; 0x3e
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f14:	a904      	add	r1, sp, #16
 8000f16:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LIMIT_X1_Pin|LIMIT_X2_Pin|LIMIT_Y1_Pin|LIMIT_Y2_Pin 
 8000f18:	9304      	str	r3, [sp, #16]
                           PAPin */
  GPIO_InitStruct.Pin = M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
                          |M2_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f1a:	2703      	movs	r7, #3
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f1c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f1e:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f20:	f7ff fa20 	bl	8000364 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000f24:	23f1      	movs	r3, #241	; 0xf1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f26:	a904      	add	r1, sp, #16
 8000f28:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000f2a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2c:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f30:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f32:	f7ff fa17 	bl	8000364 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = M3_EN_Pin|M3_CLK_Pin|M3_DIR_Pin;
 8000f36:	2307      	movs	r3, #7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f38:	a904      	add	r1, sp, #16
 8000f3a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = M3_EN_Pin|M3_CLK_Pin|M3_DIR_Pin;
 8000f3c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3e:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f40:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f42:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f44:	f7ff fa0e 	bl	8000364 <HAL_GPIO_Init>

}
 8000f48:	b008      	add	sp, #32
 8000f4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000
 8000f54:	40010c00 	.word	0x40010c00
 8000f58:	40011000 	.word	0x40011000
 8000f5c:	40010800 	.word	0x40010800

08000f60 <X_back.part.2>:
	       }
		}

}

void X_back(uint16_t speed_control, uint16_t step_control)// AGV , step_max    2STEP ,  1mm
 8000f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f64:	4605      	mov	r5, r0
 8000f66:	460f      	mov	r7, r1
	      {
	    	// delay_loop = 10000 =  = 1ms
	    	//   = 1250 =  125us
	        asm("nop");
	      }
	      out_port(M1_CLK_GPIO_Port, M1_CLK_Pin, 0);
 8000f68:	2401      	movs	r4, #1
	      out_port(M1_CLK_GPIO_Port, M1_CLK_Pin, 1);
 8000f6a:	4e13      	ldr	r6, [pc, #76]	; (8000fb8 <X_back.part.2+0x58>)
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 8000f6c:	f8df 804c 	ldr.w	r8, [pc, #76]	; 8000fbc <X_back.part.2+0x5c>
 		for(step=1; step <= step_control; step++)
 8000f70:	42bc      	cmp	r4, r7
 8000f72:	dd01      	ble.n	8000f78 <X_back.part.2+0x18>
	       {
	         asm("nop");
	       }
		}
 	}
}
 8000f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	      out_port(M1_CLK_GPIO_Port, M1_CLK_Pin, 1);
 8000f78:	2201      	movs	r2, #1
 8000f7a:	2110      	movs	r1, #16
 8000f7c:	4630      	mov	r0, r6
 8000f7e:	f7ff fad9 	bl	8000534 <HAL_GPIO_WritePin>
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 8000f82:	2300      	movs	r3, #0
 8000f84:	461a      	mov	r2, r3
 8000f86:	f8c8 3000 	str.w	r3, [r8]
 8000f8a:	4295      	cmp	r5, r2
 8000f8c:	d210      	bcs.n	8000fb0 <X_back.part.2+0x50>
 8000f8e:	b10b      	cbz	r3, 8000f94 <X_back.part.2+0x34>
 8000f90:	f8c8 2000 	str.w	r2, [r8]
	      out_port(M1_CLK_GPIO_Port, M1_CLK_Pin, 0);
 8000f94:	2200      	movs	r2, #0
 8000f96:	2110      	movs	r1, #16
 8000f98:	4630      	mov	r0, r6
 8000f9a:	f7ff facb 	bl	8000534 <HAL_GPIO_WritePin>
 8000f9e:	2300      	movs	r3, #0
	         asm("nop");
 8000fa0:	bf00      	nop
	      for(speed =0; speed <= speed_control; speed++)
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	429d      	cmp	r5, r3
 8000fa6:	d2fb      	bcs.n	8000fa0 <X_back.part.2+0x40>
 8000fa8:	f8c8 3000 	str.w	r3, [r8]
 		for(step=1; step <= step_control; step++)
 8000fac:	3401      	adds	r4, #1
 8000fae:	e7df      	b.n	8000f70 <X_back.part.2+0x10>
	        asm("nop");
 8000fb0:	bf00      	nop
 8000fb2:	2301      	movs	r3, #1
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 8000fb4:	3201      	adds	r2, #1
 8000fb6:	e7e8      	b.n	8000f8a <X_back.part.2+0x2a>
 8000fb8:	40010800 	.word	0x40010800
 8000fbc:	200000f4 	.word	0x200000f4

08000fc0 <tx_send>:
 }


// my usart LIB
void tx_send(uint8_t tx_data, uint8_t ch)
{
 8000fc0:	b507      	push	{r0, r1, r2, lr}
 switch(ch)
 8000fc2:	2901      	cmp	r1, #1
{
 8000fc4:	460a      	mov	r2, r1
 8000fc6:	f88d 0007 	strb.w	r0, [sp, #7]
 switch(ch)
 8000fca:	d004      	beq.n	8000fd6 <tx_send+0x16>
 8000fcc:	2902      	cmp	r1, #2
 8000fce:	d009      	beq.n	8000fe4 <tx_send+0x24>

   case 3: // uart 3
             //HAL_UART_Transmit(&huart3, (uint8_t *)&tx_data, 1,10);
         break;
  }
}
 8000fd0:	b003      	add	sp, #12
 8000fd2:	f85d fb04 	ldr.w	pc, [sp], #4
            HAL_UART_Transmit(&huart1, (uint8_t *)&tx_data, 1,10);
 8000fd6:	230a      	movs	r3, #10
 8000fd8:	4805      	ldr	r0, [pc, #20]	; (8000ff0 <tx_send+0x30>)
 8000fda:	f10d 0107 	add.w	r1, sp, #7
             HAL_UART_Transmit(&huart2, (uint8_t *)&tx_data, 1, 10);
 8000fde:	f7ff fde5 	bl	8000bac <HAL_UART_Transmit>
}
 8000fe2:	e7f5      	b.n	8000fd0 <tx_send+0x10>
             HAL_UART_Transmit(&huart2, (uint8_t *)&tx_data, 1, 10);
 8000fe4:	230a      	movs	r3, #10
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	f10d 0107 	add.w	r1, sp, #7
 8000fec:	4801      	ldr	r0, [pc, #4]	; (8000ff4 <tx_send+0x34>)
 8000fee:	e7f6      	b.n	8000fde <tx_send+0x1e>
 8000ff0:	20000114 	.word	0x20000114
 8000ff4:	20000154 	.word	0x20000154

08000ff8 <X_go>:
{												  // speed_control = 8000  
 8000ff8:	b538      	push	{r3, r4, r5, lr}
 	out_port(M1_DIR_GPIO_Port,M1_DIR_Pin, cw1); // m1
 8000ffa:	2201      	movs	r2, #1
{												  // speed_control = 8000  
 8000ffc:	4604      	mov	r4, r0
 8000ffe:	460d      	mov	r5, r1
 	out_port(M1_DIR_GPIO_Port,M1_DIR_Pin, cw1); // m1
 8001000:	480a      	ldr	r0, [pc, #40]	; (800102c <X_go+0x34>)
 8001002:	2120      	movs	r1, #32
 8001004:	f7ff fa96 	bl	8000534 <HAL_GPIO_WritePin>
 	out_port(M2_DIR_GPIO_Port,M2_DIR_Pin, cw1); // m2
 8001008:	2201      	movs	r2, #1
 800100a:	2180      	movs	r1, #128	; 0x80
 800100c:	4807      	ldr	r0, [pc, #28]	; (800102c <X_go+0x34>)
 800100e:	f7ff fa91 	bl	8000534 <HAL_GPIO_WritePin>
 	if(HAL_GPIO_ReadPin(LIMIT_X2_GPIO_Port, LIMIT_X2_Pin) == 1)
 8001012:	2104      	movs	r1, #4
 8001014:	4806      	ldr	r0, [pc, #24]	; (8001030 <X_go+0x38>)
 8001016:	f7ff fa87 	bl	8000528 <HAL_GPIO_ReadPin>
 800101a:	2801      	cmp	r0, #1
 800101c:	d105      	bne.n	800102a <X_go+0x32>
 800101e:	4629      	mov	r1, r5
 8001020:	4620      	mov	r0, r4
}
 8001022:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001026:	f7ff bf9b 	b.w	8000f60 <X_back.part.2>
 800102a:	bd38      	pop	{r3, r4, r5, pc}
 800102c:	40010800 	.word	0x40010800
 8001030:	40011000 	.word	0x40011000

08001034 <Y_go>:
{												  // speed_control = 8000  
 8001034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 	out_port(M1_DIR_GPIO_Port,M1_DIR_Pin, cw1); // m1
 8001038:	2201      	movs	r2, #1
{												  // speed_control = 8000  
 800103a:	4605      	mov	r5, r0
 800103c:	460f      	mov	r7, r1
 	out_port(M1_DIR_GPIO_Port,M1_DIR_Pin, cw1); // m1
 800103e:	4818      	ldr	r0, [pc, #96]	; (80010a0 <Y_go+0x6c>)
 8001040:	2120      	movs	r1, #32
 8001042:	f7ff fa77 	bl	8000534 <HAL_GPIO_WritePin>
 	out_port(M2_DIR_GPIO_Port,M2_DIR_Pin, cw1); // m2
 8001046:	2201      	movs	r2, #1
 8001048:	2180      	movs	r1, #128	; 0x80
 800104a:	4815      	ldr	r0, [pc, #84]	; (80010a0 <Y_go+0x6c>)
 800104c:	f7ff fa72 	bl	8000534 <HAL_GPIO_WritePin>
 		for(step=1; step <= step_control; step++)
 8001050:	2401      	movs	r4, #1
	      out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 1);
 8001052:	4e13      	ldr	r6, [pc, #76]	; (80010a0 <Y_go+0x6c>)
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 8001054:	f8df 804c 	ldr.w	r8, [pc, #76]	; 80010a4 <Y_go+0x70>
 		for(step=1; step <= step_control; step++)
 8001058:	42bc      	cmp	r4, r7
 800105a:	dd01      	ble.n	8001060 <Y_go+0x2c>
}
 800105c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	      out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 1);
 8001060:	2201      	movs	r2, #1
 8001062:	2140      	movs	r1, #64	; 0x40
 8001064:	4630      	mov	r0, r6
 8001066:	f7ff fa65 	bl	8000534 <HAL_GPIO_WritePin>
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 800106a:	2300      	movs	r3, #0
 800106c:	461a      	mov	r2, r3
 800106e:	f8c8 3000 	str.w	r3, [r8]
 8001072:	4295      	cmp	r5, r2
 8001074:	d210      	bcs.n	8001098 <Y_go+0x64>
 8001076:	b10b      	cbz	r3, 800107c <Y_go+0x48>
 8001078:	f8c8 2000 	str.w	r2, [r8]
	      out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 0);
 800107c:	2200      	movs	r2, #0
 800107e:	2140      	movs	r1, #64	; 0x40
 8001080:	4630      	mov	r0, r6
 8001082:	f7ff fa57 	bl	8000534 <HAL_GPIO_WritePin>
 8001086:	2300      	movs	r3, #0
	         asm("nop");
 8001088:	bf00      	nop
	      for(speed =0; speed <= speed_control; speed++)
 800108a:	3301      	adds	r3, #1
 800108c:	429d      	cmp	r5, r3
 800108e:	d2fb      	bcs.n	8001088 <Y_go+0x54>
 8001090:	f8c8 3000 	str.w	r3, [r8]
 		for(step=1; step <= step_control; step++)
 8001094:	3401      	adds	r4, #1
 8001096:	e7df      	b.n	8001058 <Y_go+0x24>
	        asm("nop");
 8001098:	bf00      	nop
 800109a:	2301      	movs	r3, #1
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 800109c:	3201      	adds	r2, #1
 800109e:	e7e8      	b.n	8001072 <Y_go+0x3e>
 80010a0:	40010800 	.word	0x40010800
 80010a4:	200000f4 	.word	0x200000f4

080010a8 <Z_go>:
{												  // speed_control = 8000  
 80010a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 	out_port(M3_DIR_GPIO_Port,M3_DIR_Pin, cw1); // m1
 80010ac:	2201      	movs	r2, #1
{												  // speed_control = 8000  
 80010ae:	4605      	mov	r5, r0
 80010b0:	460f      	mov	r7, r1
 	out_port(M3_DIR_GPIO_Port,M3_DIR_Pin, cw1); // m1
 80010b2:	4816      	ldr	r0, [pc, #88]	; (800110c <Z_go+0x64>)
 80010b4:	2104      	movs	r1, #4
 80010b6:	f7ff fa3d 	bl	8000534 <HAL_GPIO_WritePin>
 		for(step=1; step <= step_control; step++)
 80010ba:	2401      	movs	r4, #1
	      out_port(M3_CLK_GPIO_Port, M3_CLK_Pin, 1);
 80010bc:	4e13      	ldr	r6, [pc, #76]	; (800110c <Z_go+0x64>)
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 80010be:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8001110 <Z_go+0x68>
 		for(step=1; step <= step_control; step++)
 80010c2:	42bc      	cmp	r4, r7
 80010c4:	dd01      	ble.n	80010ca <Z_go+0x22>
}
 80010c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	      out_port(M3_CLK_GPIO_Port, M3_CLK_Pin, 1);
 80010ca:	2201      	movs	r2, #1
 80010cc:	2102      	movs	r1, #2
 80010ce:	4630      	mov	r0, r6
 80010d0:	f7ff fa30 	bl	8000534 <HAL_GPIO_WritePin>
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 80010d4:	2300      	movs	r3, #0
 80010d6:	461a      	mov	r2, r3
 80010d8:	f8c8 3000 	str.w	r3, [r8]
 80010dc:	4295      	cmp	r5, r2
 80010de:	d210      	bcs.n	8001102 <Z_go+0x5a>
 80010e0:	b10b      	cbz	r3, 80010e6 <Z_go+0x3e>
 80010e2:	f8c8 2000 	str.w	r2, [r8]
	      out_port(M3_CLK_GPIO_Port, M3_CLK_Pin, 0);
 80010e6:	2200      	movs	r2, #0
 80010e8:	2102      	movs	r1, #2
 80010ea:	4630      	mov	r0, r6
 80010ec:	f7ff fa22 	bl	8000534 <HAL_GPIO_WritePin>
 80010f0:	2300      	movs	r3, #0
	         asm("nop");
 80010f2:	bf00      	nop
	      for(speed =0; speed <= speed_control; speed++)
 80010f4:	3301      	adds	r3, #1
 80010f6:	429d      	cmp	r5, r3
 80010f8:	d2fb      	bcs.n	80010f2 <Z_go+0x4a>
 80010fa:	f8c8 3000 	str.w	r3, [r8]
 		for(step=1; step <= step_control; step++)
 80010fe:	3401      	adds	r4, #1
 8001100:	e7df      	b.n	80010c2 <Z_go+0x1a>
	        asm("nop");
 8001102:	bf00      	nop
 8001104:	2301      	movs	r3, #1
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 8001106:	3201      	adds	r2, #1
 8001108:	e7e8      	b.n	80010dc <Z_go+0x34>
 800110a:	bf00      	nop
 800110c:	40010c00 	.word	0x40010c00
 8001110:	200000f4 	.word	0x200000f4

08001114 <X_back>:
{												  // speed_control = 8000  
 8001114:	b538      	push	{r3, r4, r5, lr}
 	out_port(M1_DIR_GPIO_Port, M1_DIR_Pin, ccw1); // m1
 8001116:	2200      	movs	r2, #0
{												  // speed_control = 8000  
 8001118:	4604      	mov	r4, r0
 800111a:	460d      	mov	r5, r1
 	out_port(M1_DIR_GPIO_Port, M1_DIR_Pin, ccw1); // m1
 800111c:	480a      	ldr	r0, [pc, #40]	; (8001148 <X_back+0x34>)
 800111e:	2120      	movs	r1, #32
 8001120:	f7ff fa08 	bl	8000534 <HAL_GPIO_WritePin>
 	out_port(M2_DIR_GPIO_Port, M2_DIR_Pin, ccw1); // m2
 8001124:	2200      	movs	r2, #0
 8001126:	2180      	movs	r1, #128	; 0x80
 8001128:	4807      	ldr	r0, [pc, #28]	; (8001148 <X_back+0x34>)
 800112a:	f7ff fa03 	bl	8000534 <HAL_GPIO_WritePin>
 	if(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 800112e:	2102      	movs	r1, #2
 8001130:	4806      	ldr	r0, [pc, #24]	; (800114c <X_back+0x38>)
 8001132:	f7ff f9f9 	bl	8000528 <HAL_GPIO_ReadPin>
 8001136:	2801      	cmp	r0, #1
 8001138:	d105      	bne.n	8001146 <X_back+0x32>
 800113a:	4629      	mov	r1, r5
 800113c:	4620      	mov	r0, r4
}
 800113e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001142:	f7ff bf0d 	b.w	8000f60 <X_back.part.2>
 8001146:	bd38      	pop	{r3, r4, r5, pc}
 8001148:	40010800 	.word	0x40010800
 800114c:	40011000 	.word	0x40011000

08001150 <Y_back>:

void Y_back(uint16_t speed_control, uint16_t step_control)// AGV , step_max    2STEP ,  1mm
{												  // speed_control = 8000  
 8001150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int step;

 	 // moter direction
 	out_port(M1_DIR_GPIO_Port, M1_DIR_Pin, ccw1); // m1
 8001154:	2200      	movs	r2, #0
{												  // speed_control = 8000  
 8001156:	4605      	mov	r5, r0
 8001158:	460f      	mov	r7, r1
 	out_port(M1_DIR_GPIO_Port, M1_DIR_Pin, ccw1); // m1
 800115a:	4818      	ldr	r0, [pc, #96]	; (80011bc <Y_back+0x6c>)
 800115c:	2120      	movs	r1, #32
 800115e:	f7ff f9e9 	bl	8000534 <HAL_GPIO_WritePin>
 	out_port(M2_DIR_GPIO_Port, M2_DIR_Pin, ccw1); // m2
 8001162:	2200      	movs	r2, #0
 8001164:	2180      	movs	r1, #128	; 0x80
 8001166:	4815      	ldr	r0, [pc, #84]	; (80011bc <Y_back+0x6c>)
 8001168:	f7ff f9e4 	bl	8000534 <HAL_GPIO_WritePin>
 	//if(HAL_GPIO_ReadPin(LIMIT_Y2_GPIO_Port, LIMIT_Y2_Pin) == 1)
 	//{
 		for(step=1; step <= step_control; step++)
 800116c:	2401      	movs	r4, #1
		{
	      //out_port(M1_CLK_GPIO_Port, M1_CLK_Pin, 1);
	      out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 1);
 800116e:	4e13      	ldr	r6, [pc, #76]	; (80011bc <Y_back+0x6c>)

	    	  for(speed =0; speed <= speed_control; speed++) // delay   .
 8001170:	f8df 804c 	ldr.w	r8, [pc, #76]	; 80011c0 <Y_back+0x70>
 		for(step=1; step <= step_control; step++)
 8001174:	42bc      	cmp	r4, r7
 8001176:	dd01      	ble.n	800117c <Y_back+0x2c>
	    	  }


		}
 	//}
}
 8001178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	      out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 1);
 800117c:	2201      	movs	r2, #1
 800117e:	2140      	movs	r1, #64	; 0x40
 8001180:	4630      	mov	r0, r6
 8001182:	f7ff f9d7 	bl	8000534 <HAL_GPIO_WritePin>
	    	  for(speed =0; speed <= speed_control; speed++) // delay   .
 8001186:	2300      	movs	r3, #0
 8001188:	461a      	mov	r2, r3
 800118a:	f8c8 3000 	str.w	r3, [r8]
 800118e:	4295      	cmp	r5, r2
 8001190:	d210      	bcs.n	80011b4 <Y_back+0x64>
 8001192:	b10b      	cbz	r3, 8001198 <Y_back+0x48>
 8001194:	f8c8 2000 	str.w	r2, [r8]
	    	  out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 0);
 8001198:	2200      	movs	r2, #0
 800119a:	2140      	movs	r1, #64	; 0x40
 800119c:	4630      	mov	r0, r6
 800119e:	f7ff f9c9 	bl	8000534 <HAL_GPIO_WritePin>
 80011a2:	2300      	movs	r3, #0
	    		  asm("nop");
 80011a4:	bf00      	nop
	    	  for(speed =0; speed <= speed_control; speed++)
 80011a6:	3301      	adds	r3, #1
 80011a8:	429d      	cmp	r5, r3
 80011aa:	d2fb      	bcs.n	80011a4 <Y_back+0x54>
 80011ac:	f8c8 3000 	str.w	r3, [r8]
 		for(step=1; step <= step_control; step++)
 80011b0:	3401      	adds	r4, #1
 80011b2:	e7df      	b.n	8001174 <Y_back+0x24>
	    		  asm("nop");
 80011b4:	bf00      	nop
 80011b6:	2301      	movs	r3, #1
	    	  for(speed =0; speed <= speed_control; speed++) // delay   .
 80011b8:	3201      	adds	r2, #1
 80011ba:	e7e8      	b.n	800118e <Y_back+0x3e>
 80011bc:	40010800 	.word	0x40010800
 80011c0:	200000f4 	.word	0x200000f4

080011c4 <Z_back>:
void Z_back(uint16_t speed_control, uint16_t step_control)// AGV , step_max    2STEP ,  1mm
{												  // speed_control = 8000  
 80011c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int step;

 	 // moter direction
 	out_port(M3_DIR_GPIO_Port, M3_DIR_Pin, ccw1); // m1
 80011c8:	2200      	movs	r2, #0
{												  // speed_control = 8000  
 80011ca:	4605      	mov	r5, r0
 80011cc:	460f      	mov	r7, r1
 	out_port(M3_DIR_GPIO_Port, M3_DIR_Pin, ccw1); // m1
 80011ce:	4816      	ldr	r0, [pc, #88]	; (8001228 <Z_back+0x64>)
 80011d0:	2104      	movs	r1, #4
 80011d2:	f7ff f9af 	bl	8000534 <HAL_GPIO_WritePin>
 	//out_port(M2_DIR_GPIO_Port, M2_DIR_Pin, ccw1); // m2
 	//if(HAL_GPIO_ReadPin(LIMIT_Z_GPIO_Port, LIMIT_Z_Pin) == 1)
 	{
 		for(step=1; step <= step_control; step++) //312
 80011d6:	2401      	movs	r4, #1
		{
	      out_port(M3_CLK_GPIO_Port, M3_CLK_Pin, 1);
 80011d8:	4e13      	ldr	r6, [pc, #76]	; (8001228 <Z_back+0x64>)
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 80011da:	f8df 8050 	ldr.w	r8, [pc, #80]	; 800122c <Z_back+0x68>
 		for(step=1; step <= step_control; step++) //312
 80011de:	42bc      	cmp	r4, r7
 80011e0:	dd01      	ble.n	80011e6 <Z_back+0x22>
	       {
	         asm("nop");
	       }
		}
 	}
}
 80011e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	      out_port(M3_CLK_GPIO_Port, M3_CLK_Pin, 1);
 80011e6:	2201      	movs	r2, #1
 80011e8:	2102      	movs	r1, #2
 80011ea:	4630      	mov	r0, r6
 80011ec:	f7ff f9a2 	bl	8000534 <HAL_GPIO_WritePin>
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 80011f0:	2300      	movs	r3, #0
 80011f2:	461a      	mov	r2, r3
 80011f4:	f8c8 3000 	str.w	r3, [r8]
 80011f8:	4295      	cmp	r5, r2
 80011fa:	d210      	bcs.n	800121e <Z_back+0x5a>
 80011fc:	b10b      	cbz	r3, 8001202 <Z_back+0x3e>
 80011fe:	f8c8 2000 	str.w	r2, [r8]
	      out_port(M3_CLK_GPIO_Port, M3_CLK_Pin, 0);
 8001202:	2200      	movs	r2, #0
 8001204:	2102      	movs	r1, #2
 8001206:	4630      	mov	r0, r6
 8001208:	f7ff f994 	bl	8000534 <HAL_GPIO_WritePin>
 800120c:	2300      	movs	r3, #0
	         asm("nop");
 800120e:	bf00      	nop
	      for(speed =0; speed <= speed_control; speed++)
 8001210:	3301      	adds	r3, #1
 8001212:	429d      	cmp	r5, r3
 8001214:	d2fb      	bcs.n	800120e <Z_back+0x4a>
 8001216:	f8c8 3000 	str.w	r3, [r8]
 		for(step=1; step <= step_control; step++) //312
 800121a:	3401      	adds	r4, #1
 800121c:	e7df      	b.n	80011de <Z_back+0x1a>
	        asm("nop");
 800121e:	bf00      	nop
 8001220:	2301      	movs	r3, #1
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 8001222:	3201      	adds	r2, #1
 8001224:	e7e8      	b.n	80011f8 <Z_back+0x34>
 8001226:	bf00      	nop
 8001228:	40010c00 	.word	0x40010c00
 800122c:	200000f4 	.word	0x200000f4

08001230 <Start_Point>:
    Z_back(8000, 11000);
    HAL_Delay(1000);
}

void Start_Point(uint16_t speed_control)
{
 8001230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	int step;

	    //X   moter direction
	 	out_port(M1_DIR_GPIO_Port, M1_DIR_Pin, ccw1); // m1 ()
 8001232:	2200      	movs	r2, #0
 8001234:	2120      	movs	r1, #32
{
 8001236:	4604      	mov	r4, r0
	 	out_port(M1_DIR_GPIO_Port, M1_DIR_Pin, ccw1); // m1 ()
 8001238:	4844      	ldr	r0, [pc, #272]	; (800134c <Start_Point+0x11c>)
 800123a:	f7ff f97b 	bl	8000534 <HAL_GPIO_WritePin>
	 	out_port(M2_DIR_GPIO_Port, M2_DIR_Pin, cw1);  // m2 ()
 800123e:	2201      	movs	r2, #1
 8001240:	2180      	movs	r1, #128	; 0x80
 8001242:	4842      	ldr	r0, [pc, #264]	; (800134c <Start_Point+0x11c>)
 8001244:	f7ff f976 	bl	8000534 <HAL_GPIO_WritePin>

	 		while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 8001248:	4f41      	ldr	r7, [pc, #260]	; (8001350 <Start_Point+0x120>)
	 		{
		      out_port(M1_CLK_GPIO_Port, M1_CLK_Pin, 1);
 800124a:	4e40      	ldr	r6, [pc, #256]	; (800134c <Start_Point+0x11c>)
		      for(speed =0; speed <= speed_control; speed++) // delay   .
 800124c:	4d41      	ldr	r5, [pc, #260]	; (8001354 <Start_Point+0x124>)
	 		while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 800124e:	2102      	movs	r1, #2
 8001250:	4638      	mov	r0, r7
 8001252:	f7ff f969 	bl	8000528 <HAL_GPIO_ReadPin>
 8001256:	2801      	cmp	r0, #1
 8001258:	4602      	mov	r2, r0
 800125a:	d025      	beq.n	80012a8 <Start_Point+0x78>
		       {
		         asm("nop");
		       }
	 		}

	 	HAL_Delay(1000); //1 
 800125c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001260:	f7fe ffbc 	bl	80001dc <HAL_Delay>




	 	//Y   moter direction
	 	while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1) //Y  
 8001264:	4f3a      	ldr	r7, [pc, #232]	; (8001350 <Start_Point+0x120>)
	 	{

	 			out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 1);
 8001266:	4e39      	ldr	r6, [pc, #228]	; (800134c <Start_Point+0x11c>)
	 			for(speed =0; speed <= speed_control; speed++) // delay   .
 8001268:	4d3a      	ldr	r5, [pc, #232]	; (8001354 <Start_Point+0x124>)
	 	while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1) //Y  
 800126a:	2108      	movs	r1, #8
 800126c:	4638      	mov	r0, r7
 800126e:	f7ff f95b 	bl	8000528 <HAL_GPIO_ReadPin>
 8001272:	2801      	cmp	r0, #1
 8001274:	4602      	mov	r2, r0
 8001276:	d032      	beq.n	80012de <Start_Point+0xae>
	 			{
	 				asm("nop");
	 			}

	 	}
	 	HAL_Delay(1000); //1 
 8001278:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800127c:	f7fe ffae 	bl	80001dc <HAL_Delay>
	 			 asm("nop");
	 		 }
	 	 }
*/
	 	 	//Z   moter direction
	 	out_port(M3_DIR_GPIO_Port, M3_DIR_Pin, ccw1); // m1
 8001280:	2200      	movs	r2, #0
 8001282:	2104      	movs	r1, #4
 8001284:	4834      	ldr	r0, [pc, #208]	; (8001358 <Start_Point+0x128>)
 8001286:	f7ff f955 	bl	8000534 <HAL_GPIO_WritePin>
	 	while(HAL_GPIO_ReadPin(LIMIT_Z_GPIO_Port, LIMIT_Z_Pin) == 1) //Z  
 800128a:	4e31      	ldr	r6, [pc, #196]	; (8001350 <Start_Point+0x120>)
	 	{

	 		 	out_port(M3_CLK_GPIO_Port, M3_CLK_Pin, 1);
	 		 	for(speed =0; speed <= speed_control; speed++) // delay   .
 800128c:	4d31      	ldr	r5, [pc, #196]	; (8001354 <Start_Point+0x124>)
	 	while(HAL_GPIO_ReadPin(LIMIT_Z_GPIO_Port, LIMIT_Z_Pin) == 1) //Z  
 800128e:	2120      	movs	r1, #32
 8001290:	4630      	mov	r0, r6
 8001292:	f7ff f949 	bl	8000528 <HAL_GPIO_ReadPin>
 8001296:	2801      	cmp	r0, #1
 8001298:	4602      	mov	r2, r0
 800129a:	d03b      	beq.n	8001314 <Start_Point+0xe4>
	 		 	{
	 		 		asm("nop");
	 		 	}

	 	}
	 	HAL_Delay(1000); //1 
 800129c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	 		{
	 		 	asm("nop");
	 		}
	 	}
*/
}
 80012a0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	 	HAL_Delay(1000); //1 
 80012a4:	f7fe bf9a 	b.w	80001dc <HAL_Delay>
		      out_port(M1_CLK_GPIO_Port, M1_CLK_Pin, 1);
 80012a8:	2110      	movs	r1, #16
 80012aa:	4630      	mov	r0, r6
 80012ac:	f7ff f942 	bl	8000534 <HAL_GPIO_WritePin>
		      for(speed =0; speed <= speed_control; speed++) // delay   .
 80012b0:	2300      	movs	r3, #0
 80012b2:	461a      	mov	r2, r3
 80012b4:	602b      	str	r3, [r5, #0]
 80012b6:	4294      	cmp	r4, r2
 80012b8:	d20d      	bcs.n	80012d6 <Start_Point+0xa6>
 80012ba:	b103      	cbz	r3, 80012be <Start_Point+0x8e>
 80012bc:	602a      	str	r2, [r5, #0]
		      out_port(M1_CLK_GPIO_Port, M1_CLK_Pin, 0);
 80012be:	2200      	movs	r2, #0
 80012c0:	2110      	movs	r1, #16
 80012c2:	4630      	mov	r0, r6
 80012c4:	f7ff f936 	bl	8000534 <HAL_GPIO_WritePin>
 80012c8:	2300      	movs	r3, #0
		         asm("nop");
 80012ca:	bf00      	nop
		      for(speed =0; speed <= speed_control; speed++)
 80012cc:	3301      	adds	r3, #1
 80012ce:	429c      	cmp	r4, r3
 80012d0:	d2fb      	bcs.n	80012ca <Start_Point+0x9a>
 80012d2:	602b      	str	r3, [r5, #0]
 80012d4:	e7bb      	b.n	800124e <Start_Point+0x1e>
		        asm("nop");
 80012d6:	bf00      	nop
 80012d8:	2301      	movs	r3, #1
		      for(speed =0; speed <= speed_control; speed++) // delay   .
 80012da:	3201      	adds	r2, #1
 80012dc:	e7eb      	b.n	80012b6 <Start_Point+0x86>
	 			out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 1);
 80012de:	2140      	movs	r1, #64	; 0x40
 80012e0:	4630      	mov	r0, r6
 80012e2:	f7ff f927 	bl	8000534 <HAL_GPIO_WritePin>
	 			for(speed =0; speed <= speed_control; speed++) // delay   .
 80012e6:	2300      	movs	r3, #0
 80012e8:	461a      	mov	r2, r3
 80012ea:	602b      	str	r3, [r5, #0]
 80012ec:	4294      	cmp	r4, r2
 80012ee:	d20d      	bcs.n	800130c <Start_Point+0xdc>
 80012f0:	b103      	cbz	r3, 80012f4 <Start_Point+0xc4>
 80012f2:	602a      	str	r2, [r5, #0]
	 			out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 0);
 80012f4:	2200      	movs	r2, #0
 80012f6:	2140      	movs	r1, #64	; 0x40
 80012f8:	4630      	mov	r0, r6
 80012fa:	f7ff f91b 	bl	8000534 <HAL_GPIO_WritePin>
 80012fe:	2300      	movs	r3, #0
	 				asm("nop");
 8001300:	bf00      	nop
	 			for(speed =0; speed <= speed_control; speed++)
 8001302:	3301      	adds	r3, #1
 8001304:	429c      	cmp	r4, r3
 8001306:	d2fb      	bcs.n	8001300 <Start_Point+0xd0>
 8001308:	602b      	str	r3, [r5, #0]
 800130a:	e7ae      	b.n	800126a <Start_Point+0x3a>
	 				asm("nop");
 800130c:	bf00      	nop
 800130e:	2301      	movs	r3, #1
	 			for(speed =0; speed <= speed_control; speed++) // delay   .
 8001310:	3201      	adds	r2, #1
 8001312:	e7eb      	b.n	80012ec <Start_Point+0xbc>
	 		 	out_port(M3_CLK_GPIO_Port, M3_CLK_Pin, 1);
 8001314:	2102      	movs	r1, #2
 8001316:	4810      	ldr	r0, [pc, #64]	; (8001358 <Start_Point+0x128>)
 8001318:	f7ff f90c 	bl	8000534 <HAL_GPIO_WritePin>
	 		 	for(speed =0; speed <= speed_control; speed++) // delay   .
 800131c:	2300      	movs	r3, #0
 800131e:	461a      	mov	r2, r3
 8001320:	602b      	str	r3, [r5, #0]
 8001322:	4294      	cmp	r4, r2
 8001324:	d20d      	bcs.n	8001342 <Start_Point+0x112>
 8001326:	b103      	cbz	r3, 800132a <Start_Point+0xfa>
 8001328:	602a      	str	r2, [r5, #0]
	 		 	out_port(M3_CLK_GPIO_Port, M3_CLK_Pin, 0);
 800132a:	2200      	movs	r2, #0
 800132c:	2102      	movs	r1, #2
 800132e:	480a      	ldr	r0, [pc, #40]	; (8001358 <Start_Point+0x128>)
 8001330:	f7ff f900 	bl	8000534 <HAL_GPIO_WritePin>
 8001334:	2300      	movs	r3, #0
	 		 		asm("nop");
 8001336:	bf00      	nop
	 		 	for(speed =0; speed <= speed_control; speed++)
 8001338:	3301      	adds	r3, #1
 800133a:	429c      	cmp	r4, r3
 800133c:	d2fb      	bcs.n	8001336 <Start_Point+0x106>
 800133e:	602b      	str	r3, [r5, #0]
 8001340:	e7a5      	b.n	800128e <Start_Point+0x5e>
	 		 		asm("nop");
 8001342:	bf00      	nop
 8001344:	2301      	movs	r3, #1
	 		 	for(speed =0; speed <= speed_control; speed++) // delay   .
 8001346:	3201      	adds	r2, #1
 8001348:	e7eb      	b.n	8001322 <Start_Point+0xf2>
 800134a:	bf00      	nop
 800134c:	40010800 	.word	0x40010800
 8001350:	40011000 	.word	0x40011000
 8001354:	200000f4 	.word	0x200000f4
 8001358:	40010c00 	.word	0x40010c00

0800135c <in_out>:
void in_out(void)
{
 800135c:	b508      	push	{r3, lr}
	Y_back(6000,200);
 800135e:	21c8      	movs	r1, #200	; 0xc8
 8001360:	f241 7070 	movw	r0, #6000	; 0x1770
 8001364:	f7ff fef4 	bl	8001150 <Y_back>
	delay_ms(500);
 8001368:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800136c:	f7fe ff36 	bl	80001dc <HAL_Delay>
	Z_go(6000,8000);
 8001370:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8001374:	f241 7070 	movw	r0, #6000	; 0x1770
 8001378:	f7ff fe96 	bl	80010a8 <Z_go>
	delay_ms(500);
 800137c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001380:	f7fe ff2c 	bl	80001dc <HAL_Delay>
	Y_go(6000,150);
 8001384:	2196      	movs	r1, #150	; 0x96
 8001386:	f241 7070 	movw	r0, #6000	; 0x1770
 800138a:	f7ff fe53 	bl	8001034 <Y_go>
	delay_ms(500);
 800138e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001392:	f7fe ff23 	bl	80001dc <HAL_Delay>
	Z_back(6000,8000);
 8001396:	f241 7070 	movw	r0, #6000	; 0x1770
 800139a:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 800139e:	f7ff ff11 	bl	80011c4 <Z_back>
	delay_ms(500);


}
 80013a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay_ms(500);
 80013a6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013aa:	f7fe bf17 	b.w	80001dc <HAL_Delay>

080013ae <out_in>:
void out_in(void)
{
 80013ae:	b508      	push	{r3, lr}
	Z_go(6000,8000);
 80013b0:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 80013b4:	f241 7070 	movw	r0, #6000	; 0x1770
 80013b8:	f7ff fe76 	bl	80010a8 <Z_go>
	delay_ms(500);
 80013bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013c0:	f7fe ff0c 	bl	80001dc <HAL_Delay>
	Y_back(6000,500);
 80013c4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80013c8:	f241 7070 	movw	r0, #6000	; 0x1770
 80013cc:	f7ff fec0 	bl	8001150 <Y_back>
	delay_ms(500);
 80013d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013d4:	f7fe ff02 	bl	80001dc <HAL_Delay>
	Z_back(6000,8000);
 80013d8:	f241 7070 	movw	r0, #6000	; 0x1770
 80013dc:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 80013e0:	f7ff fef0 	bl	80011c4 <Z_back>
	delay_ms(500);
	//Y_back(6000,500);
	//delay_ms(500);

}
 80013e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay_ms(500);
 80013e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013ec:	f7fe bef6 	b.w	80001dc <HAL_Delay>

080013f0 <ch_1_in>:
void ch_1_in(void)
{
 80013f0:	b510      	push	{r4, lr}

	while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 80013f2:	4c29      	ldr	r4, [pc, #164]	; (8001498 <ch_1_in+0xa8>)
 80013f4:	2102      	movs	r1, #2
 80013f6:	4620      	mov	r0, r4
 80013f8:	f7ff f896 	bl	8000528 <HAL_GPIO_ReadPin>
 80013fc:	2801      	cmp	r0, #1
 80013fe:	d039      	beq.n	8001474 <ch_1_in+0x84>
	{
			X_back(6000,2);
	}
	delay_ms(500);
 8001400:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001404:	f7fe feea 	bl	80001dc <HAL_Delay>

		Y_back(6000,900);//agv  
 8001408:	f44f 7161 	mov.w	r1, #900	; 0x384
 800140c:	f241 7070 	movw	r0, #6000	; 0x1770
 8001410:	f7ff fe9e 	bl	8001150 <Y_back>
		delay_ms(500);
 8001414:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001418:	f7fe fee0 	bl	80001dc <HAL_Delay>
		out_in();
 800141c:	f7ff ffc7 	bl	80013ae <out_in>
	while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1)
 8001420:	4c1d      	ldr	r4, [pc, #116]	; (8001498 <ch_1_in+0xa8>)
 8001422:	2108      	movs	r1, #8
 8001424:	4620      	mov	r0, r4
 8001426:	f7ff f87f 	bl	8000528 <HAL_GPIO_ReadPin>
 800142a:	2801      	cmp	r0, #1
 800142c:	d028      	beq.n	8001480 <ch_1_in+0x90>
		{
			Y_go(6000,2);
		}
	while(HAL_GPIO_ReadPin(LIMIT_X2_GPIO_Port, LIMIT_X2_Pin) == 1)
 800142e:	4c1a      	ldr	r4, [pc, #104]	; (8001498 <ch_1_in+0xa8>)
 8001430:	2104      	movs	r1, #4
 8001432:	4620      	mov	r0, r4
 8001434:	f7ff f878 	bl	8000528 <HAL_GPIO_ReadPin>
 8001438:	2801      	cmp	r0, #1
 800143a:	d027      	beq.n	800148c <ch_1_in+0x9c>
	{
		X_go(6000,2);
	}
	delay_ms(500);
 800143c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001440:	f7fe fecc 	bl	80001dc <HAL_Delay>
	Y_back(8000,1750);
 8001444:	f240 61d6 	movw	r1, #1750	; 0x6d6
 8001448:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 800144c:	f7ff fe80 	bl	8001150 <Y_back>
	delay_ms(500);
 8001450:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001454:	f7fe fec2 	bl	80001dc <HAL_Delay>
	in_out();
 8001458:	f7ff ff80 	bl	800135c <in_out>
	delay_ms(500);
 800145c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001460:	f7fe febc 	bl	80001dc <HAL_Delay>
	Start_Point(8000);
 8001464:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001468:	f7ff fee2 	bl	8001230 <Start_Point>
	Bluetooth = 'g';
 800146c:	2267      	movs	r2, #103	; 0x67
 800146e:	4b0b      	ldr	r3, [pc, #44]	; (800149c <ch_1_in+0xac>)
 8001470:	701a      	strb	r2, [r3, #0]
 8001472:	bd10      	pop	{r4, pc}
			X_back(6000,2);
 8001474:	2102      	movs	r1, #2
 8001476:	f241 7070 	movw	r0, #6000	; 0x1770
 800147a:	f7ff fe4b 	bl	8001114 <X_back>
 800147e:	e7b9      	b.n	80013f4 <ch_1_in+0x4>
			Y_go(6000,2);
 8001480:	2102      	movs	r1, #2
 8001482:	f241 7070 	movw	r0, #6000	; 0x1770
 8001486:	f7ff fdd5 	bl	8001034 <Y_go>
 800148a:	e7ca      	b.n	8001422 <ch_1_in+0x32>
		X_go(6000,2);
 800148c:	2102      	movs	r1, #2
 800148e:	f241 7070 	movw	r0, #6000	; 0x1770
 8001492:	f7ff fdb1 	bl	8000ff8 <X_go>
 8001496:	e7cb      	b.n	8001430 <ch_1_in+0x40>
 8001498:	40011000 	.word	0x40011000
 800149c:	200000df 	.word	0x200000df

080014a0 <ch_3_in>:
}
void ch_3_in(void)
{
 80014a0:	b510      	push	{r4, lr}

	while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 80014a2:	4c25      	ldr	r4, [pc, #148]	; (8001538 <ch_3_in+0x98>)
 80014a4:	2102      	movs	r1, #2
 80014a6:	4620      	mov	r0, r4
 80014a8:	f7ff f83e 	bl	8000528 <HAL_GPIO_ReadPin>
 80014ac:	2801      	cmp	r0, #1
 80014ae:	d036      	beq.n	800151e <ch_3_in+0x7e>
	{
			X_back(6000,2);
	}
	delay_ms(500);
 80014b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014b4:	f7fe fe92 	bl	80001dc <HAL_Delay>

		Y_back(6000,500);//agv  
 80014b8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80014bc:	f241 7070 	movw	r0, #6000	; 0x1770
 80014c0:	f7ff fe46 	bl	8001150 <Y_back>
		delay_ms(500);
 80014c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014c8:	f7fe fe88 	bl	80001dc <HAL_Delay>
		out_in();
 80014cc:	f7ff ff6f 	bl	80013ae <out_in>
	while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1)
 80014d0:	4c19      	ldr	r4, [pc, #100]	; (8001538 <ch_3_in+0x98>)
 80014d2:	2108      	movs	r1, #8
 80014d4:	4620      	mov	r0, r4
 80014d6:	f7ff f827 	bl	8000528 <HAL_GPIO_ReadPin>
 80014da:	2801      	cmp	r0, #1
 80014dc:	d025      	beq.n	800152a <ch_3_in+0x8a>
		{
			Y_go(6000,2);
		}
		X_go(6000,7440);
 80014de:	f641 5110 	movw	r1, #7440	; 0x1d10
 80014e2:	f241 7070 	movw	r0, #6000	; 0x1770
 80014e6:	f7ff fd87 	bl	8000ff8 <X_go>
	delay_ms(500);
 80014ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014ee:	f7fe fe75 	bl	80001dc <HAL_Delay>
	Y_back(8000,1700);
 80014f2:	f240 61a4 	movw	r1, #1700	; 0x6a4
 80014f6:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80014fa:	f7ff fe29 	bl	8001150 <Y_back>
	delay_ms(500);
 80014fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001502:	f7fe fe6b 	bl	80001dc <HAL_Delay>
	in_out();
 8001506:	f7ff ff29 	bl	800135c <in_out>
	delay_ms(500);
 800150a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800150e:	f7fe fe65 	bl	80001dc <HAL_Delay>
	Start_Point(8000);

}
 8001512:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Start_Point(8000);
 8001516:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 800151a:	f7ff be89 	b.w	8001230 <Start_Point>
			X_back(6000,2);
 800151e:	2102      	movs	r1, #2
 8001520:	f241 7070 	movw	r0, #6000	; 0x1770
 8001524:	f7ff fdf6 	bl	8001114 <X_back>
 8001528:	e7bc      	b.n	80014a4 <ch_3_in+0x4>
			Y_go(6000,2);
 800152a:	2102      	movs	r1, #2
 800152c:	f241 7070 	movw	r0, #6000	; 0x1770
 8001530:	f7ff fd80 	bl	8001034 <Y_go>
 8001534:	e7cd      	b.n	80014d2 <ch_3_in+0x32>
 8001536:	bf00      	nop
 8001538:	40011000 	.word	0x40011000

0800153c <ch_5_in>:
void ch_5_in(void)
{
 800153c:	b510      	push	{r4, lr}

	while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 800153e:	4c25      	ldr	r4, [pc, #148]	; (80015d4 <ch_5_in+0x98>)
 8001540:	2102      	movs	r1, #2
 8001542:	4620      	mov	r0, r4
 8001544:	f7fe fff0 	bl	8000528 <HAL_GPIO_ReadPin>
 8001548:	2801      	cmp	r0, #1
 800154a:	d036      	beq.n	80015ba <ch_5_in+0x7e>
	{
			X_back(6000,2);
	}
	delay_ms(500);
 800154c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001550:	f7fe fe44 	bl	80001dc <HAL_Delay>

		Y_back(6000,500);//agv  
 8001554:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001558:	f241 7070 	movw	r0, #6000	; 0x1770
 800155c:	f7ff fdf8 	bl	8001150 <Y_back>
		delay_ms(500);
 8001560:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001564:	f7fe fe3a 	bl	80001dc <HAL_Delay>
		out_in();
 8001568:	f7ff ff21 	bl	80013ae <out_in>
	while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1)
 800156c:	4c19      	ldr	r4, [pc, #100]	; (80015d4 <ch_5_in+0x98>)
 800156e:	2108      	movs	r1, #8
 8001570:	4620      	mov	r0, r4
 8001572:	f7fe ffd9 	bl	8000528 <HAL_GPIO_ReadPin>
 8001576:	2801      	cmp	r0, #1
 8001578:	d025      	beq.n	80015c6 <ch_5_in+0x8a>
		{
			Y_go(6000,2);
		}
	X_go(6000,4000);
 800157a:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 800157e:	f241 7070 	movw	r0, #6000	; 0x1770
 8001582:	f7ff fd39 	bl	8000ff8 <X_go>
	delay_ms(500);
 8001586:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800158a:	f7fe fe27 	bl	80001dc <HAL_Delay>
	Y_back(8000,1700);
 800158e:	f240 61a4 	movw	r1, #1700	; 0x6a4
 8001592:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001596:	f7ff fddb 	bl	8001150 <Y_back>
	delay_ms(500);
 800159a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800159e:	f7fe fe1d 	bl	80001dc <HAL_Delay>
	in_out();
 80015a2:	f7ff fedb 	bl	800135c <in_out>
	delay_ms(500);
 80015a6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015aa:	f7fe fe17 	bl	80001dc <HAL_Delay>
	Start_Point(8000);
}
 80015ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Start_Point(8000);
 80015b2:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80015b6:	f7ff be3b 	b.w	8001230 <Start_Point>
			X_back(6000,2);
 80015ba:	2102      	movs	r1, #2
 80015bc:	f241 7070 	movw	r0, #6000	; 0x1770
 80015c0:	f7ff fda8 	bl	8001114 <X_back>
 80015c4:	e7bc      	b.n	8001540 <ch_5_in+0x4>
			Y_go(6000,2);
 80015c6:	2102      	movs	r1, #2
 80015c8:	f241 7070 	movw	r0, #6000	; 0x1770
 80015cc:	f7ff fd32 	bl	8001034 <Y_go>
 80015d0:	e7cd      	b.n	800156e <ch_5_in+0x32>
 80015d2:	bf00      	nop
 80015d4:	40011000 	.word	0x40011000

080015d8 <ch_2_in>:
void ch_2_in(void)
{
 80015d8:	b510      	push	{r4, lr}

	while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 80015da:	4c28      	ldr	r4, [pc, #160]	; (800167c <ch_2_in+0xa4>)
 80015dc:	2102      	movs	r1, #2
 80015de:	4620      	mov	r0, r4
 80015e0:	f7fe ffa2 	bl	8000528 <HAL_GPIO_ReadPin>
 80015e4:	2801      	cmp	r0, #1
 80015e6:	d036      	beq.n	8001656 <ch_2_in+0x7e>
	{
			X_back(6000,2);
	}
	delay_ms(500);
 80015e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015ec:	f7fe fdf6 	bl	80001dc <HAL_Delay>

		Y_back(6000,500);//agv  
 80015f0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80015f4:	f241 7070 	movw	r0, #6000	; 0x1770
 80015f8:	f7ff fdaa 	bl	8001150 <Y_back>
		delay_ms(500);
 80015fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001600:	f7fe fdec 	bl	80001dc <HAL_Delay>
		out_in();
 8001604:	f7ff fed3 	bl	80013ae <out_in>
	while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1)
 8001608:	4c1c      	ldr	r4, [pc, #112]	; (800167c <ch_2_in+0xa4>)
 800160a:	2108      	movs	r1, #8
 800160c:	4620      	mov	r0, r4
 800160e:	f7fe ff8b 	bl	8000528 <HAL_GPIO_ReadPin>
 8001612:	2801      	cmp	r0, #1
 8001614:	d025      	beq.n	8001662 <ch_2_in+0x8a>
		{
			Y_go(6000,2);
		}
	while(HAL_GPIO_ReadPin(LIMIT_X2_GPIO_Port, LIMIT_X2_Pin) == 1)
 8001616:	4c19      	ldr	r4, [pc, #100]	; (800167c <ch_2_in+0xa4>)
 8001618:	2104      	movs	r1, #4
 800161a:	4620      	mov	r0, r4
 800161c:	f7fe ff84 	bl	8000528 <HAL_GPIO_ReadPin>
 8001620:	2801      	cmp	r0, #1
 8001622:	d024      	beq.n	800166e <ch_2_in+0x96>
	{
		X_go(6000,2);
	}
	delay_ms(500);
 8001624:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001628:	f7fe fdd8 	bl	80001dc <HAL_Delay>
	Y_back(8000,200);
 800162c:	21c8      	movs	r1, #200	; 0xc8
 800162e:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001632:	f7ff fd8d 	bl	8001150 <Y_back>
	delay_ms(500);
 8001636:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800163a:	f7fe fdcf 	bl	80001dc <HAL_Delay>
	in_out();
 800163e:	f7ff fe8d 	bl	800135c <in_out>
	delay_ms(500);
 8001642:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001646:	f7fe fdc9 	bl	80001dc <HAL_Delay>
	Start_Point(8000);
}
 800164a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Start_Point(8000);
 800164e:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001652:	f7ff bded 	b.w	8001230 <Start_Point>
			X_back(6000,2);
 8001656:	2102      	movs	r1, #2
 8001658:	f241 7070 	movw	r0, #6000	; 0x1770
 800165c:	f7ff fd5a 	bl	8001114 <X_back>
 8001660:	e7bc      	b.n	80015dc <ch_2_in+0x4>
			Y_go(6000,2);
 8001662:	2102      	movs	r1, #2
 8001664:	f241 7070 	movw	r0, #6000	; 0x1770
 8001668:	f7ff fce4 	bl	8001034 <Y_go>
 800166c:	e7cd      	b.n	800160a <ch_2_in+0x32>
		X_go(6000,2);
 800166e:	2102      	movs	r1, #2
 8001670:	f241 7070 	movw	r0, #6000	; 0x1770
 8001674:	f7ff fcc0 	bl	8000ff8 <X_go>
 8001678:	e7ce      	b.n	8001618 <ch_2_in+0x40>
 800167a:	bf00      	nop
 800167c:	40011000 	.word	0x40011000

08001680 <ch_4_in>:
void ch_4_in(void)
{
 8001680:	b510      	push	{r4, lr}

	while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 8001682:	4c24      	ldr	r4, [pc, #144]	; (8001714 <ch_4_in+0x94>)
 8001684:	2102      	movs	r1, #2
 8001686:	4620      	mov	r0, r4
 8001688:	f7fe ff4e 	bl	8000528 <HAL_GPIO_ReadPin>
 800168c:	2801      	cmp	r0, #1
 800168e:	d035      	beq.n	80016fc <ch_4_in+0x7c>
	{
			X_back(6000,2);
	}
	delay_ms(500);
 8001690:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001694:	f7fe fda2 	bl	80001dc <HAL_Delay>

		Y_back(6000,500);//agv  
 8001698:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800169c:	f241 7070 	movw	r0, #6000	; 0x1770
 80016a0:	f7ff fd56 	bl	8001150 <Y_back>
		delay_ms(500);
 80016a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016a8:	f7fe fd98 	bl	80001dc <HAL_Delay>
		out_in();
 80016ac:	f7ff fe7f 	bl	80013ae <out_in>
	while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1)
 80016b0:	4c18      	ldr	r4, [pc, #96]	; (8001714 <ch_4_in+0x94>)
 80016b2:	2108      	movs	r1, #8
 80016b4:	4620      	mov	r0, r4
 80016b6:	f7fe ff37 	bl	8000528 <HAL_GPIO_ReadPin>
 80016ba:	2801      	cmp	r0, #1
 80016bc:	d024      	beq.n	8001708 <ch_4_in+0x88>
		{
			Y_go(6000,2);
		}
		X_go(6000,7440);
 80016be:	f641 5110 	movw	r1, #7440	; 0x1d10
 80016c2:	f241 7070 	movw	r0, #6000	; 0x1770
 80016c6:	f7ff fc97 	bl	8000ff8 <X_go>
	delay_ms(500);
 80016ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016ce:	f7fe fd85 	bl	80001dc <HAL_Delay>
	Y_back(8000,200);
 80016d2:	21c8      	movs	r1, #200	; 0xc8
 80016d4:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80016d8:	f7ff fd3a 	bl	8001150 <Y_back>
	delay_ms(500);
 80016dc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016e0:	f7fe fd7c 	bl	80001dc <HAL_Delay>
	in_out();
 80016e4:	f7ff fe3a 	bl	800135c <in_out>
	delay_ms(500);
 80016e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016ec:	f7fe fd76 	bl	80001dc <HAL_Delay>
	Start_Point(8000);
}
 80016f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Start_Point(8000);
 80016f4:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80016f8:	f7ff bd9a 	b.w	8001230 <Start_Point>
			X_back(6000,2);
 80016fc:	2102      	movs	r1, #2
 80016fe:	f241 7070 	movw	r0, #6000	; 0x1770
 8001702:	f7ff fd07 	bl	8001114 <X_back>
 8001706:	e7bd      	b.n	8001684 <ch_4_in+0x4>
			Y_go(6000,2);
 8001708:	2102      	movs	r1, #2
 800170a:	f241 7070 	movw	r0, #6000	; 0x1770
 800170e:	f7ff fc91 	bl	8001034 <Y_go>
 8001712:	e7ce      	b.n	80016b2 <ch_4_in+0x32>
 8001714:	40011000 	.word	0x40011000

08001718 <ch_6_in>:
void ch_6_in(void)
{
 8001718:	b510      	push	{r4, lr}

	while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 800171a:	4c24      	ldr	r4, [pc, #144]	; (80017ac <ch_6_in+0x94>)
 800171c:	2102      	movs	r1, #2
 800171e:	4620      	mov	r0, r4
 8001720:	f7fe ff02 	bl	8000528 <HAL_GPIO_ReadPin>
 8001724:	2801      	cmp	r0, #1
 8001726:	d035      	beq.n	8001794 <ch_6_in+0x7c>
	{
			X_back(6000,2);
	}
	delay_ms(500);
 8001728:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800172c:	f7fe fd56 	bl	80001dc <HAL_Delay>

		Y_back(6000,500);//agv  
 8001730:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001734:	f241 7070 	movw	r0, #6000	; 0x1770
 8001738:	f7ff fd0a 	bl	8001150 <Y_back>
		delay_ms(500);
 800173c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001740:	f7fe fd4c 	bl	80001dc <HAL_Delay>
		out_in();
 8001744:	f7ff fe33 	bl	80013ae <out_in>
	while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1)
 8001748:	4c18      	ldr	r4, [pc, #96]	; (80017ac <ch_6_in+0x94>)
 800174a:	2108      	movs	r1, #8
 800174c:	4620      	mov	r0, r4
 800174e:	f7fe feeb 	bl	8000528 <HAL_GPIO_ReadPin>
 8001752:	2801      	cmp	r0, #1
 8001754:	d024      	beq.n	80017a0 <ch_6_in+0x88>
		{
			Y_go(6000,2);
		}
	X_go(6000,4000);
 8001756:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 800175a:	f241 7070 	movw	r0, #6000	; 0x1770
 800175e:	f7ff fc4b 	bl	8000ff8 <X_go>
	delay_ms(500);
 8001762:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001766:	f7fe fd39 	bl	80001dc <HAL_Delay>
	Y_back(8000,200);
 800176a:	21c8      	movs	r1, #200	; 0xc8
 800176c:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001770:	f7ff fcee 	bl	8001150 <Y_back>
	delay_ms(500);
 8001774:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001778:	f7fe fd30 	bl	80001dc <HAL_Delay>
	in_out();
 800177c:	f7ff fdee 	bl	800135c <in_out>
	delay_ms(500);
 8001780:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001784:	f7fe fd2a 	bl	80001dc <HAL_Delay>
	Start_Point(8000);
}
 8001788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Start_Point(8000);
 800178c:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001790:	f7ff bd4e 	b.w	8001230 <Start_Point>
			X_back(6000,2);
 8001794:	2102      	movs	r1, #2
 8001796:	f241 7070 	movw	r0, #6000	; 0x1770
 800179a:	f7ff fcbb 	bl	8001114 <X_back>
 800179e:	e7bd      	b.n	800171c <ch_6_in+0x4>
			Y_go(6000,2);
 80017a0:	2102      	movs	r1, #2
 80017a2:	f241 7070 	movw	r0, #6000	; 0x1770
 80017a6:	f7ff fc45 	bl	8001034 <Y_go>
 80017aa:	e7ce      	b.n	800174a <ch_6_in+0x32>
 80017ac:	40011000 	.word	0x40011000

080017b0 <ch_1_out>:
void ch_1_out(void)
{
 80017b0:	b510      	push	{r4, lr}

	while(HAL_GPIO_ReadPin(LIMIT_X2_GPIO_Port, LIMIT_X2_Pin) == 1)
 80017b2:	4c29      	ldr	r4, [pc, #164]	; (8001858 <ch_1_out+0xa8>)
 80017b4:	2104      	movs	r1, #4
 80017b6:	4620      	mov	r0, r4
 80017b8:	f7fe feb6 	bl	8000528 <HAL_GPIO_ReadPin>
 80017bc:	2801      	cmp	r0, #1
 80017be:	d039      	beq.n	8001834 <ch_1_out+0x84>
	{
			X_go(6000,2);
	}
	delay_ms(500);
 80017c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017c4:	f7fe fd0a 	bl	80001dc <HAL_Delay>

		Y_back(6000,1750);
 80017c8:	f240 61d6 	movw	r1, #1750	; 0x6d6
 80017cc:	f241 7070 	movw	r0, #6000	; 0x1770
 80017d0:	f7ff fcbe 	bl	8001150 <Y_back>
		delay_ms(500);
 80017d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017d8:	f7fe fd00 	bl	80001dc <HAL_Delay>
		in_out();
 80017dc:	f7ff fdbe 	bl	800135c <in_out>
	while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1)
 80017e0:	4c1d      	ldr	r4, [pc, #116]	; (8001858 <ch_1_out+0xa8>)
 80017e2:	2108      	movs	r1, #8
 80017e4:	4620      	mov	r0, r4
 80017e6:	f7fe fe9f 	bl	8000528 <HAL_GPIO_ReadPin>
 80017ea:	2801      	cmp	r0, #1
 80017ec:	d028      	beq.n	8001840 <ch_1_out+0x90>
		{
			Y_go(6000,2);
		}
	while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 80017ee:	4c1a      	ldr	r4, [pc, #104]	; (8001858 <ch_1_out+0xa8>)
 80017f0:	2102      	movs	r1, #2
 80017f2:	4620      	mov	r0, r4
 80017f4:	f7fe fe98 	bl	8000528 <HAL_GPIO_ReadPin>
 80017f8:	2801      	cmp	r0, #1
 80017fa:	d027      	beq.n	800184c <ch_1_out+0x9c>
	{
		X_back(6000,2);
	}
	delay_ms(500);
 80017fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001800:	f7fe fcec 	bl	80001dc <HAL_Delay>
	Y_back(8000,900);//agv
 8001804:	f44f 7161 	mov.w	r1, #900	; 0x384
 8001808:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 800180c:	f7ff fca0 	bl	8001150 <Y_back>
	delay_ms(500);
 8001810:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001814:	f7fe fce2 	bl	80001dc <HAL_Delay>
	out_in();
 8001818:	f7ff fdc9 	bl	80013ae <out_in>
	delay_ms(500);
 800181c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001820:	f7fe fcdc 	bl	80001dc <HAL_Delay>
	Start_Point(8000);
 8001824:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001828:	f7ff fd02 	bl	8001230 <Start_Point>
	Bluetooth = 'g';
 800182c:	2267      	movs	r2, #103	; 0x67
 800182e:	4b0b      	ldr	r3, [pc, #44]	; (800185c <ch_1_out+0xac>)
 8001830:	701a      	strb	r2, [r3, #0]
 8001832:	bd10      	pop	{r4, pc}
			X_go(6000,2);
 8001834:	2102      	movs	r1, #2
 8001836:	f241 7070 	movw	r0, #6000	; 0x1770
 800183a:	f7ff fbdd 	bl	8000ff8 <X_go>
 800183e:	e7b9      	b.n	80017b4 <ch_1_out+0x4>
			Y_go(6000,2);
 8001840:	2102      	movs	r1, #2
 8001842:	f241 7070 	movw	r0, #6000	; 0x1770
 8001846:	f7ff fbf5 	bl	8001034 <Y_go>
 800184a:	e7ca      	b.n	80017e2 <ch_1_out+0x32>
		X_back(6000,2);
 800184c:	2102      	movs	r1, #2
 800184e:	f241 7070 	movw	r0, #6000	; 0x1770
 8001852:	f7ff fc5f 	bl	8001114 <X_back>
 8001856:	e7cb      	b.n	80017f0 <ch_1_out+0x40>
 8001858:	40011000 	.word	0x40011000
 800185c:	200000df 	.word	0x200000df

08001860 <ch_3_out>:
}
void ch_3_out(void)
{
 8001860:	b510      	push	{r4, lr}


		X_go(12000,7440);
 8001862:	f641 5110 	movw	r1, #7440	; 0x1d10
 8001866:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800186a:	f7ff fbc5 	bl	8000ff8 <X_go>

		delay_ms(500);
 800186e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001872:	f7fe fcb3 	bl	80001dc <HAL_Delay>

		Y_back(6000,1700);
 8001876:	f240 61a4 	movw	r1, #1700	; 0x6a4
 800187a:	f241 7070 	movw	r0, #6000	; 0x1770
 800187e:	f7ff fc67 	bl	8001150 <Y_back>
			delay_ms(500);
 8001882:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001886:	f7fe fca9 	bl	80001dc <HAL_Delay>
			out_in();
 800188a:	f7ff fd90 	bl	80013ae <out_in>
		while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1)
 800188e:	4c1a      	ldr	r4, [pc, #104]	; (80018f8 <ch_3_out+0x98>)
 8001890:	2108      	movs	r1, #8
 8001892:	4620      	mov	r0, r4
 8001894:	f7fe fe48 	bl	8000528 <HAL_GPIO_ReadPin>
 8001898:	2801      	cmp	r0, #1
 800189a:	d020      	beq.n	80018de <ch_3_out+0x7e>
			{
				Y_go(6000,2);
			}
		while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 800189c:	4c16      	ldr	r4, [pc, #88]	; (80018f8 <ch_3_out+0x98>)
 800189e:	2102      	movs	r1, #2
 80018a0:	4620      	mov	r0, r4
 80018a2:	f7fe fe41 	bl	8000528 <HAL_GPIO_ReadPin>
 80018a6:	2801      	cmp	r0, #1
 80018a8:	d01f      	beq.n	80018ea <ch_3_out+0x8a>
		{
			X_back(6000,2);
		}
		delay_ms(500);
 80018aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018ae:	f7fe fc95 	bl	80001dc <HAL_Delay>
		Y_back(8000,800);//agv
 80018b2:	f44f 7148 	mov.w	r1, #800	; 0x320
 80018b6:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80018ba:	f7ff fc49 	bl	8001150 <Y_back>
		delay_ms(500);
 80018be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018c2:	f7fe fc8b 	bl	80001dc <HAL_Delay>
		in_out();
 80018c6:	f7ff fd49 	bl	800135c <in_out>
		delay_ms(500);
 80018ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018ce:	f7fe fc85 	bl	80001dc <HAL_Delay>
		Start_Point(8000);
}
 80018d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Start_Point(8000);
 80018d6:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80018da:	f7ff bca9 	b.w	8001230 <Start_Point>
				Y_go(6000,2);
 80018de:	2102      	movs	r1, #2
 80018e0:	f241 7070 	movw	r0, #6000	; 0x1770
 80018e4:	f7ff fba6 	bl	8001034 <Y_go>
 80018e8:	e7d2      	b.n	8001890 <ch_3_out+0x30>
			X_back(6000,2);
 80018ea:	2102      	movs	r1, #2
 80018ec:	f241 7070 	movw	r0, #6000	; 0x1770
 80018f0:	f7ff fc10 	bl	8001114 <X_back>
 80018f4:	e7d3      	b.n	800189e <ch_3_out+0x3e>
 80018f6:	bf00      	nop
 80018f8:	40011000 	.word	0x40011000

080018fc <ch_5_out>:
void ch_5_out(void)
{
 80018fc:	b510      	push	{r4, lr}


		X_go(12000,4040);
 80018fe:	f640 71c8 	movw	r1, #4040	; 0xfc8
 8001902:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001906:	f7ff fb77 	bl	8000ff8 <X_go>

		delay_ms(500);
 800190a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800190e:	f7fe fc65 	bl	80001dc <HAL_Delay>

		Y_back(6000,1700);
 8001912:	f240 61a4 	movw	r1, #1700	; 0x6a4
 8001916:	f241 7070 	movw	r0, #6000	; 0x1770
 800191a:	f7ff fc19 	bl	8001150 <Y_back>
			delay_ms(500);
 800191e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001922:	f7fe fc5b 	bl	80001dc <HAL_Delay>
			out_in();
 8001926:	f7ff fd42 	bl	80013ae <out_in>
		while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1)
 800192a:	4c1a      	ldr	r4, [pc, #104]	; (8001994 <ch_5_out+0x98>)
 800192c:	2108      	movs	r1, #8
 800192e:	4620      	mov	r0, r4
 8001930:	f7fe fdfa 	bl	8000528 <HAL_GPIO_ReadPin>
 8001934:	2801      	cmp	r0, #1
 8001936:	d020      	beq.n	800197a <ch_5_out+0x7e>
			{
				Y_go(6000,2);
			}
		while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 8001938:	4c16      	ldr	r4, [pc, #88]	; (8001994 <ch_5_out+0x98>)
 800193a:	2102      	movs	r1, #2
 800193c:	4620      	mov	r0, r4
 800193e:	f7fe fdf3 	bl	8000528 <HAL_GPIO_ReadPin>
 8001942:	2801      	cmp	r0, #1
 8001944:	d01f      	beq.n	8001986 <ch_5_out+0x8a>
		{
			X_back(6000,2);
		}
		delay_ms(500);
 8001946:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800194a:	f7fe fc47 	bl	80001dc <HAL_Delay>
		Y_back(8000,800);//agv
 800194e:	f44f 7148 	mov.w	r1, #800	; 0x320
 8001952:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001956:	f7ff fbfb 	bl	8001150 <Y_back>
		delay_ms(500);
 800195a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800195e:	f7fe fc3d 	bl	80001dc <HAL_Delay>
		in_out();
 8001962:	f7ff fcfb 	bl	800135c <in_out>
		delay_ms(500);
 8001966:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800196a:	f7fe fc37 	bl	80001dc <HAL_Delay>
		Start_Point(8000);
}
 800196e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Start_Point(8000);
 8001972:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001976:	f7ff bc5b 	b.w	8001230 <Start_Point>
				Y_go(6000,2);
 800197a:	2102      	movs	r1, #2
 800197c:	f241 7070 	movw	r0, #6000	; 0x1770
 8001980:	f7ff fb58 	bl	8001034 <Y_go>
 8001984:	e7d2      	b.n	800192c <ch_5_out+0x30>
			X_back(6000,2);
 8001986:	2102      	movs	r1, #2
 8001988:	f241 7070 	movw	r0, #6000	; 0x1770
 800198c:	f7ff fbc2 	bl	8001114 <X_back>
 8001990:	e7d3      	b.n	800193a <ch_5_out+0x3e>
 8001992:	bf00      	nop
 8001994:	40011000 	.word	0x40011000

08001998 <ch_2_out>:
void ch_2_out(void)
{
 8001998:	b510      	push	{r4, lr}

	while(HAL_GPIO_ReadPin(LIMIT_X2_GPIO_Port, LIMIT_X2_Pin) == 1)
 800199a:	4c28      	ldr	r4, [pc, #160]	; (8001a3c <ch_2_out+0xa4>)
 800199c:	2104      	movs	r1, #4
 800199e:	4620      	mov	r0, r4
 80019a0:	f7fe fdc2 	bl	8000528 <HAL_GPIO_ReadPin>
 80019a4:	2801      	cmp	r0, #1
 80019a6:	d036      	beq.n	8001a16 <ch_2_out+0x7e>
	{
			X_go(6000,2);
	}
	delay_ms(500);
 80019a8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019ac:	f7fe fc16 	bl	80001dc <HAL_Delay>

		Y_back(6000,200);
 80019b0:	21c8      	movs	r1, #200	; 0xc8
 80019b2:	f241 7070 	movw	r0, #6000	; 0x1770
 80019b6:	f7ff fbcb 	bl	8001150 <Y_back>
		delay_ms(500);
 80019ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019be:	f7fe fc0d 	bl	80001dc <HAL_Delay>
		in_out();
 80019c2:	f7ff fccb 	bl	800135c <in_out>
	while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1)
 80019c6:	4c1d      	ldr	r4, [pc, #116]	; (8001a3c <ch_2_out+0xa4>)
 80019c8:	2108      	movs	r1, #8
 80019ca:	4620      	mov	r0, r4
 80019cc:	f7fe fdac 	bl	8000528 <HAL_GPIO_ReadPin>
 80019d0:	2801      	cmp	r0, #1
 80019d2:	d026      	beq.n	8001a22 <ch_2_out+0x8a>
		{
			Y_go(6000,2);
		}
	while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 80019d4:	4c19      	ldr	r4, [pc, #100]	; (8001a3c <ch_2_out+0xa4>)
 80019d6:	2102      	movs	r1, #2
 80019d8:	4620      	mov	r0, r4
 80019da:	f7fe fda5 	bl	8000528 <HAL_GPIO_ReadPin>
 80019de:	2801      	cmp	r0, #1
 80019e0:	d025      	beq.n	8001a2e <ch_2_out+0x96>
	{
		X_back(6000,2);
	}
	delay_ms(500);
 80019e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019e6:	f7fe fbf9 	bl	80001dc <HAL_Delay>
	Y_back(8000,800);//agv
 80019ea:	f44f 7148 	mov.w	r1, #800	; 0x320
 80019ee:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80019f2:	f7ff fbad 	bl	8001150 <Y_back>
	delay_ms(500);
 80019f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019fa:	f7fe fbef 	bl	80001dc <HAL_Delay>
	out_in();
 80019fe:	f7ff fcd6 	bl	80013ae <out_in>
	delay_ms(500);
 8001a02:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a06:	f7fe fbe9 	bl	80001dc <HAL_Delay>
	Start_Point(8000);
}
 8001a0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Start_Point(8000);
 8001a0e:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001a12:	f7ff bc0d 	b.w	8001230 <Start_Point>
			X_go(6000,2);
 8001a16:	2102      	movs	r1, #2
 8001a18:	f241 7070 	movw	r0, #6000	; 0x1770
 8001a1c:	f7ff faec 	bl	8000ff8 <X_go>
 8001a20:	e7bc      	b.n	800199c <ch_2_out+0x4>
			Y_go(6000,2);
 8001a22:	2102      	movs	r1, #2
 8001a24:	f241 7070 	movw	r0, #6000	; 0x1770
 8001a28:	f7ff fb04 	bl	8001034 <Y_go>
 8001a2c:	e7cc      	b.n	80019c8 <ch_2_out+0x30>
		X_back(6000,2);
 8001a2e:	2102      	movs	r1, #2
 8001a30:	f241 7070 	movw	r0, #6000	; 0x1770
 8001a34:	f7ff fb6e 	bl	8001114 <X_back>
 8001a38:	e7cd      	b.n	80019d6 <ch_2_out+0x3e>
 8001a3a:	bf00      	nop
 8001a3c:	40011000 	.word	0x40011000

08001a40 <ch_4_out>:
void ch_4_out(void)
{
 8001a40:	b510      	push	{r4, lr}


		X_go(12000,7440);
 8001a42:	f641 5110 	movw	r1, #7440	; 0x1d10
 8001a46:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001a4a:	f7ff fad5 	bl	8000ff8 <X_go>

		delay_ms(500);
 8001a4e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a52:	f7fe fbc3 	bl	80001dc <HAL_Delay>

		Y_back(6000,200);
 8001a56:	21c8      	movs	r1, #200	; 0xc8
 8001a58:	f241 7070 	movw	r0, #6000	; 0x1770
 8001a5c:	f7ff fb78 	bl	8001150 <Y_back>
			delay_ms(500);
 8001a60:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a64:	f7fe fbba 	bl	80001dc <HAL_Delay>
			out_in();
 8001a68:	f7ff fca1 	bl	80013ae <out_in>
		while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1)
 8001a6c:	4c19      	ldr	r4, [pc, #100]	; (8001ad4 <ch_4_out+0x94>)
 8001a6e:	2108      	movs	r1, #8
 8001a70:	4620      	mov	r0, r4
 8001a72:	f7fe fd59 	bl	8000528 <HAL_GPIO_ReadPin>
 8001a76:	2801      	cmp	r0, #1
 8001a78:	d020      	beq.n	8001abc <ch_4_out+0x7c>
			{
				Y_go(6000,2);
			}
		while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 8001a7a:	4c16      	ldr	r4, [pc, #88]	; (8001ad4 <ch_4_out+0x94>)
 8001a7c:	2102      	movs	r1, #2
 8001a7e:	4620      	mov	r0, r4
 8001a80:	f7fe fd52 	bl	8000528 <HAL_GPIO_ReadPin>
 8001a84:	2801      	cmp	r0, #1
 8001a86:	d01f      	beq.n	8001ac8 <ch_4_out+0x88>
		{
			X_back(6000,2);
		}
		delay_ms(500);
 8001a88:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a8c:	f7fe fba6 	bl	80001dc <HAL_Delay>
		Y_back(8000,800);//agv
 8001a90:	f44f 7148 	mov.w	r1, #800	; 0x320
 8001a94:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001a98:	f7ff fb5a 	bl	8001150 <Y_back>
		delay_ms(500);
 8001a9c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001aa0:	f7fe fb9c 	bl	80001dc <HAL_Delay>
		in_out();
 8001aa4:	f7ff fc5a 	bl	800135c <in_out>
		delay_ms(500);
 8001aa8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001aac:	f7fe fb96 	bl	80001dc <HAL_Delay>
		Start_Point(8000);
}
 8001ab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Start_Point(8000);
 8001ab4:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001ab8:	f7ff bbba 	b.w	8001230 <Start_Point>
				Y_go(6000,2);
 8001abc:	2102      	movs	r1, #2
 8001abe:	f241 7070 	movw	r0, #6000	; 0x1770
 8001ac2:	f7ff fab7 	bl	8001034 <Y_go>
 8001ac6:	e7d2      	b.n	8001a6e <ch_4_out+0x2e>
			X_back(6000,2);
 8001ac8:	2102      	movs	r1, #2
 8001aca:	f241 7070 	movw	r0, #6000	; 0x1770
 8001ace:	f7ff fb21 	bl	8001114 <X_back>
 8001ad2:	e7d3      	b.n	8001a7c <ch_4_out+0x3c>
 8001ad4:	40011000 	.word	0x40011000

08001ad8 <ch_6_out>:
void ch_6_out(void)
{
 8001ad8:	b510      	push	{r4, lr}


		X_go(12000,4040);
 8001ada:	f640 71c8 	movw	r1, #4040	; 0xfc8
 8001ade:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001ae2:	f7ff fa89 	bl	8000ff8 <X_go>

		delay_ms(500);
 8001ae6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001aea:	f7fe fb77 	bl	80001dc <HAL_Delay>

		Y_back(6000,200);
 8001aee:	21c8      	movs	r1, #200	; 0xc8
 8001af0:	f241 7070 	movw	r0, #6000	; 0x1770
 8001af4:	f7ff fb2c 	bl	8001150 <Y_back>
			delay_ms(500);
 8001af8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001afc:	f7fe fb6e 	bl	80001dc <HAL_Delay>
			out_in();
 8001b00:	f7ff fc55 	bl	80013ae <out_in>
		while(HAL_GPIO_ReadPin(LIMIT_Y1_GPIO_Port, LIMIT_Y1_Pin) == 1)
 8001b04:	4c19      	ldr	r4, [pc, #100]	; (8001b6c <ch_6_out+0x94>)
 8001b06:	2108      	movs	r1, #8
 8001b08:	4620      	mov	r0, r4
 8001b0a:	f7fe fd0d 	bl	8000528 <HAL_GPIO_ReadPin>
 8001b0e:	2801      	cmp	r0, #1
 8001b10:	d020      	beq.n	8001b54 <ch_6_out+0x7c>
			{
				Y_go(6000,2);
			}
		while(HAL_GPIO_ReadPin(LIMIT_X1_GPIO_Port, LIMIT_X1_Pin) == 1)
 8001b12:	4c16      	ldr	r4, [pc, #88]	; (8001b6c <ch_6_out+0x94>)
 8001b14:	2102      	movs	r1, #2
 8001b16:	4620      	mov	r0, r4
 8001b18:	f7fe fd06 	bl	8000528 <HAL_GPIO_ReadPin>
 8001b1c:	2801      	cmp	r0, #1
 8001b1e:	d01f      	beq.n	8001b60 <ch_6_out+0x88>
		{
			X_back(6000,2);
		}
		delay_ms(500);
 8001b20:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b24:	f7fe fb5a 	bl	80001dc <HAL_Delay>
		Y_back(8000,800);//agv
 8001b28:	f44f 7148 	mov.w	r1, #800	; 0x320
 8001b2c:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001b30:	f7ff fb0e 	bl	8001150 <Y_back>
		delay_ms(500);
 8001b34:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b38:	f7fe fb50 	bl	80001dc <HAL_Delay>
		in_out();
 8001b3c:	f7ff fc0e 	bl	800135c <in_out>
		delay_ms(500);
 8001b40:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b44:	f7fe fb4a 	bl	80001dc <HAL_Delay>
		Start_Point(8000);
}
 8001b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Start_Point(8000);
 8001b4c:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001b50:	f7ff bb6e 	b.w	8001230 <Start_Point>
				Y_go(6000,2);
 8001b54:	2102      	movs	r1, #2
 8001b56:	f241 7070 	movw	r0, #6000	; 0x1770
 8001b5a:	f7ff fa6b 	bl	8001034 <Y_go>
 8001b5e:	e7d2      	b.n	8001b06 <ch_6_out+0x2e>
			X_back(6000,2);
 8001b60:	2102      	movs	r1, #2
 8001b62:	f241 7070 	movw	r0, #6000	; 0x1770
 8001b66:	f7ff fad5 	bl	8001114 <X_back>
 8001b6a:	e7d3      	b.n	8001b14 <ch_6_out+0x3c>
 8001b6c:	40011000 	.word	0x40011000

08001b70 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, unsigned char* p, int len)
{
 8001b70:	b510      	push	{r4, lr}
 8001b72:	4614      	mov	r4, r2
  HAL_UART_Transmit(&huart1, p, len, 1);
 8001b74:	2301      	movs	r3, #1
 8001b76:	b292      	uxth	r2, r2
 8001b78:	4802      	ldr	r0, [pc, #8]	; (8001b84 <_write+0x14>)
 8001b7a:	f7ff f817 	bl	8000bac <HAL_UART_Transmit>
  return len;
}
 8001b7e:	4620      	mov	r0, r4
 8001b80:	bd10      	pop	{r4, pc}
 8001b82:	bf00      	nop
 8001b84:	20000114 	.word	0x20000114

08001b88 <HAL_UART_RxCpltCallback>:

// usart RX INT func
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
  if(huart -> Instance == USART1)
 8001b88:	6803      	ldr	r3, [r0, #0]
 8001b8a:	4a27      	ldr	r2, [pc, #156]	; (8001c28 <HAL_UART_RxCpltCallback+0xa0>)
{
 8001b8c:	b513      	push	{r0, r1, r4, lr}
  if(huart -> Instance == USART1)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d123      	bne.n	8001bda <HAL_UART_RxCpltCallback+0x52>
   {
	 // uart 1 rx int == pc system
     if(Rx_data_1[0] == CR)
 8001b92:	4b26      	ldr	r3, [pc, #152]	; (8001c2c <HAL_UART_RxCpltCallback+0xa4>)
 8001b94:	4a26      	ldr	r2, [pc, #152]	; (8001c30 <HAL_UART_RxCpltCallback+0xa8>)
 8001b96:	7818      	ldrb	r0, [r3, #0]
 8001b98:	280d      	cmp	r0, #13
 8001b9a:	d119      	bne.n	8001bd0 <HAL_UART_RxCpltCallback+0x48>
      {
       	rx_end_flag_1 = 1;
 8001b9c:	2001      	movs	r0, #1
 8001b9e:	4925      	ldr	r1, [pc, #148]	; (8001c34 <HAL_UART_RxCpltCallback+0xac>)
 8001ba0:	7008      	strb	r0, [r1, #0]
       	rx_cnt_1 = 0;
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	7011      	strb	r1, [r2, #0]
     else
      {
    	Rx_data_1[rx_cnt_1++] = Rx_data_1[0];
      }

      Bluetooth = Rx_data_1[0];
 8001ba6:	7818      	ldrb	r0, [r3, #0]
 8001ba8:	4b23      	ldr	r3, [pc, #140]	; (8001c38 <HAL_UART_RxCpltCallback+0xb0>)
      tx_send(Rx_data_1[0],1);
 8001baa:	2101      	movs	r1, #1
      Bluetooth = Rx_data_1[0];
 8001bac:	7018      	strb	r0, [r3, #0]
      tx_send(Rx_data_1[0],1);
 8001bae:	f7ff fa07 	bl	8000fc0 <tx_send>


	  // init flag clr
	   __HAL_UART_CLEAR_PEFLAG(&huart1);
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	4821      	ldr	r0, [pc, #132]	; (8001c3c <HAL_UART_RxCpltCallback+0xb4>)
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	6803      	ldr	r3, [r0, #0]

	 //    =  
	 HAL_UART_Receive_IT(&huart1, (uint8_t *)Rx_data_1, 1);
 8001bba:	491c      	ldr	r1, [pc, #112]	; (8001c2c <HAL_UART_RxCpltCallback+0xa4>)
	   __HAL_UART_CLEAR_PEFLAG(&huart1);
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	9200      	str	r2, [sp, #0]
	 HAL_UART_Receive_IT(&huart1, (uint8_t *)Rx_data_1, 1);
 8001bc0:	2201      	movs	r2, #1
	   __HAL_UART_CLEAR_PEFLAG(&huart1);
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	9b00      	ldr	r3, [sp, #0]

	 // init flag clr
	 __HAL_UART_CLEAR_PEFLAG(&huart2);

	 //    =   =   main   =  
	 HAL_UART_Receive_IT(&huart2, (uint8_t *)Rx_data_2, 1);
 8001bc8:	f7ff f84c 	bl	8000c64 <HAL_UART_Receive_IT>

	   //     
	 //    =  
	 //HAL_UART_Receive_IT(&huart3, (uint8_t *)Rx_data_3, 1);
   }
}
 8001bcc:	b002      	add	sp, #8
 8001bce:	bd10      	pop	{r4, pc}
    	Rx_data_1[rx_cnt_1++] = Rx_data_1[0];
 8001bd0:	7811      	ldrb	r1, [r2, #0]
 8001bd2:	1c4c      	adds	r4, r1, #1
 8001bd4:	7014      	strb	r4, [r2, #0]
 8001bd6:	5458      	strb	r0, [r3, r1]
 8001bd8:	e7e5      	b.n	8001ba6 <HAL_UART_RxCpltCallback+0x1e>
  else if(huart -> Instance == USART2)
 8001bda:	4a19      	ldr	r2, [pc, #100]	; (8001c40 <HAL_UART_RxCpltCallback+0xb8>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d1f5      	bne.n	8001bcc <HAL_UART_RxCpltCallback+0x44>
	 if(Rx_data_2[0] == CR)
 8001be0:	4c18      	ldr	r4, [pc, #96]	; (8001c44 <HAL_UART_RxCpltCallback+0xbc>)
 8001be2:	4b19      	ldr	r3, [pc, #100]	; (8001c48 <HAL_UART_RxCpltCallback+0xc0>)
 8001be4:	7821      	ldrb	r1, [r4, #0]
 8001be6:	290d      	cmp	r1, #13
 8001be8:	d118      	bne.n	8001c1c <HAL_UART_RxCpltCallback+0x94>
	  	 rx_end_flag_2 = 1;
 8001bea:	2101      	movs	r1, #1
 8001bec:	4a17      	ldr	r2, [pc, #92]	; (8001c4c <HAL_UART_RxCpltCallback+0xc4>)
 8001bee:	7011      	strb	r1, [r2, #0]
	     rx_cnt_2 = 0;
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	701a      	strb	r2, [r3, #0]
	  tx_send(Rx_data_2[0], 2); // echo tx
 8001bf4:	2102      	movs	r1, #2
 8001bf6:	7820      	ldrb	r0, [r4, #0]
 8001bf8:	f7ff f9e2 	bl	8000fc0 <tx_send>
	  tx_send(Rx_data_2[0],1);
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	7820      	ldrb	r0, [r4, #0]
 8001c00:	f7ff f9de 	bl	8000fc0 <tx_send>
	 __HAL_UART_CLEAR_PEFLAG(&huart2);
 8001c04:	2300      	movs	r3, #0
 8001c06:	4812      	ldr	r0, [pc, #72]	; (8001c50 <HAL_UART_RxCpltCallback+0xc8>)
 8001c08:	9301      	str	r3, [sp, #4]
 8001c0a:	6803      	ldr	r3, [r0, #0]
	 HAL_UART_Receive_IT(&huart2, (uint8_t *)Rx_data_2, 1);
 8001c0c:	490d      	ldr	r1, [pc, #52]	; (8001c44 <HAL_UART_RxCpltCallback+0xbc>)
	 __HAL_UART_CLEAR_PEFLAG(&huart2);
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	9201      	str	r2, [sp, #4]
 8001c12:	685b      	ldr	r3, [r3, #4]
	 HAL_UART_Receive_IT(&huart2, (uint8_t *)Rx_data_2, 1);
 8001c14:	2201      	movs	r2, #1
	 __HAL_UART_CLEAR_PEFLAG(&huart2);
 8001c16:	9301      	str	r3, [sp, #4]
 8001c18:	9b01      	ldr	r3, [sp, #4]
 8001c1a:	e7d5      	b.n	8001bc8 <HAL_UART_RxCpltCallback+0x40>
	  	Rx_data_2[rx_cnt_2++] = Rx_data_2[0];
 8001c1c:	781a      	ldrb	r2, [r3, #0]
 8001c1e:	1c50      	adds	r0, r2, #1
 8001c20:	7018      	strb	r0, [r3, #0]
 8001c22:	54a1      	strb	r1, [r4, r2]
 8001c24:	e7e6      	b.n	8001bf4 <HAL_UART_RxCpltCallback+0x6c>
 8001c26:	bf00      	nop
 8001c28:	40013800 	.word	0x40013800
 8001c2c:	200000f9 	.word	0x200000f9
 8001c30:	2000008c 	.word	0x2000008c
 8001c34:	2000008e 	.word	0x2000008e
 8001c38:	200000df 	.word	0x200000df
 8001c3c:	20000114 	.word	0x20000114
 8001c40:	40004400 	.word	0x40004400
 8001c44:	200000c8 	.word	0x200000c8
 8001c48:	2000008d 	.word	0x2000008d
 8001c4c:	2000008f 	.word	0x2000008f
 8001c50:	20000154 	.word	0x20000154

08001c54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c54:	b510      	push	{r4, lr}
 8001c56:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c58:	2228      	movs	r2, #40	; 0x28
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	a806      	add	r0, sp, #24
 8001c5e:	f000 fa4b 	bl	80020f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c62:	2100      	movs	r1, #0
 8001c64:	2214      	movs	r2, #20
 8001c66:	a801      	add	r0, sp, #4
 8001c68:	f000 fa46 	bl	80020f8 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c70:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c72:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c74:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c76:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001c78:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c7c:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c7e:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c80:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001c82:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c84:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c86:	f7fe fc5b 	bl	8000540 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c8a:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c8c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c90:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c92:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c94:	4621      	mov	r1, r4
 8001c96:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c98:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c9a:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c9c:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c9e:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ca0:	f7fe fe28 	bl	80008f4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001ca4:	b010      	add	sp, #64	; 0x40
 8001ca6:	bd10      	pop	{r4, pc}

08001ca8 <main>:
{
 8001ca8:	b583      	push	{r0, r1, r7, lr}
  HAL_Init();
 8001caa:	f7fe fa73 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 8001cae:	f7ff ffd1 	bl	8001c54 <SystemClock_Config>
  MX_GPIO_Init();
 8001cb2:	f7ff f8e7 	bl	8000e84 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001cb6:	f000 f93b 	bl	8001f30 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001cba:	f000 f91d 	bl	8001ef8 <MX_USART1_UART_Init>
  out_port(M_EN_GPIO_Port,  M_EN_Pin,  1);//stepping motor enable
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	483c      	ldr	r0, [pc, #240]	; (8001db4 <main+0x10c>)
 8001cc2:	4611      	mov	r1, r2
 8001cc4:	f7fe fc36 	bl	8000534 <HAL_GPIO_WritePin>
  out_port(M3_EN_GPIO_Port, M3_EN_Pin, 1);//stepping motor enable
 8001cc8:	2201      	movs	r2, #1
 8001cca:	483b      	ldr	r0, [pc, #236]	; (8001db8 <main+0x110>)
 8001ccc:	4611      	mov	r1, r2
 8001cce:	f7fe fc31 	bl	8000534 <HAL_GPIO_WritePin>
  setvbuf(stdout, NULL, _IONBF, 0);
 8001cd2:	4b3a      	ldr	r3, [pc, #232]	; (8001dbc <main+0x114>)
    HAL_UART_Receive_IT(&huart1, (uint8_t *)Rx_data_1, 2); // uart ch1
 8001cd4:	4e3a      	ldr	r6, [pc, #232]	; (8001dc0 <main+0x118>)
  setvbuf(stdout, NULL, _IONBF, 0);
 8001cd6:	6818      	ldr	r0, [r3, #0]
 8001cd8:	2300      	movs	r3, #0
    HAL_UART_Receive_IT(&huart1, (uint8_t *)Rx_data_1, 2); // uart ch1
 8001cda:	4f3a      	ldr	r7, [pc, #232]	; (8001dc4 <main+0x11c>)
  setvbuf(stdout, NULL, _IONBF, 0);
 8001cdc:	4619      	mov	r1, r3
    HAL_UART_Receive_IT(&huart2, (uint8_t *)Rx_data_2, 1); // uart ch2
 8001cde:	4c3a      	ldr	r4, [pc, #232]	; (8001dc8 <main+0x120>)
  setvbuf(stdout, NULL, _IONBF, 0);
 8001ce0:	2202      	movs	r2, #2
    HAL_UART_Receive_IT(&huart2, (uint8_t *)Rx_data_2, 1); // uart ch2
 8001ce2:	4d3a      	ldr	r5, [pc, #232]	; (8001dcc <main+0x124>)
  setvbuf(stdout, NULL, _IONBF, 0);
 8001ce4:	6880      	ldr	r0, [r0, #8]
 8001ce6:	f000 fa0f 	bl	8002108 <setvbuf>
    HAL_UART_Receive_IT(&huart1, (uint8_t *)Rx_data_1, 2); // uart ch1
 8001cea:	2202      	movs	r2, #2
 8001cec:	4631      	mov	r1, r6
 8001cee:	4638      	mov	r0, r7
 8001cf0:	f7fe ffb8 	bl	8000c64 <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(&huart2, (uint8_t *)Rx_data_2, 1); // uart ch2
 8001cf4:	4621      	mov	r1, r4
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	4628      	mov	r0, r5
 8001cfa:	f7fe ffb3 	bl	8000c64 <HAL_UART_Receive_IT>
    __HAL_UART_CLEAR_PEFLAG(&huart1);
 8001cfe:	2300      	movs	r3, #0
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	9300      	str	r3, [sp, #0]
 8001d04:	6811      	ldr	r1, [r2, #0]
 8001d06:	9100      	str	r1, [sp, #0]
 8001d08:	6852      	ldr	r2, [r2, #4]
     Rx_data_1[0] = 0;
 8001d0a:	7033      	strb	r3, [r6, #0]
    __HAL_UART_CLEAR_PEFLAG(&huart1);
 8001d0c:	9200      	str	r2, [sp, #0]
 8001d0e:	9a00      	ldr	r2, [sp, #0]
    __HAL_UART_CLEAR_PEFLAG(&huart2);
 8001d10:	682a      	ldr	r2, [r5, #0]
 8001d12:	9301      	str	r3, [sp, #4]
 8001d14:	6811      	ldr	r1, [r2, #0]
 8001d16:	9101      	str	r1, [sp, #4]
 8001d18:	6852      	ldr	r2, [r2, #4]
    Rx_data_2[0] = 0;
 8001d1a:	7023      	strb	r3, [r4, #0]
    __HAL_UART_CLEAR_PEFLAG(&huart2);
 8001d1c:	9201      	str	r2, [sp, #4]
 8001d1e:	9a01      	ldr	r2, [sp, #4]
	  switch(Bluetooth)
 8001d20:	4c2b      	ldr	r4, [pc, #172]	; (8001dd0 <main+0x128>)
 8001d22:	7823      	ldrb	r3, [r4, #0]
 8001d24:	2b36      	cmp	r3, #54	; 0x36
 8001d26:	d035      	beq.n	8001d94 <main+0xec>
 8001d28:	d810      	bhi.n	8001d4c <main+0xa4>
 8001d2a:	2b32      	cmp	r3, #50	; 0x32
 8001d2c:	d029      	beq.n	8001d82 <main+0xda>
 8001d2e:	d807      	bhi.n	8001d40 <main+0x98>
 8001d30:	2b30      	cmp	r3, #48	; 0x30
 8001d32:	d01e      	beq.n	8001d72 <main+0xca>
 8001d34:	2b31      	cmp	r3, #49	; 0x31
 8001d36:	d021      	beq.n	8001d7c <main+0xd4>
	  delay_ms(1);
 8001d38:	2001      	movs	r0, #1
 8001d3a:	f7fe fa4f 	bl	80001dc <HAL_Delay>
	  switch(Bluetooth)
 8001d3e:	e7f0      	b.n	8001d22 <main+0x7a>
 8001d40:	2b34      	cmp	r3, #52	; 0x34
 8001d42:	d024      	beq.n	8001d8e <main+0xe6>
 8001d44:	d920      	bls.n	8001d88 <main+0xe0>
	  case '5':  ch_5_in(); break;
 8001d46:	f7ff fbf9 	bl	800153c <ch_5_in>
 8001d4a:	e7f5      	b.n	8001d38 <main+0x90>
	  switch(Bluetooth)
 8001d4c:	2b39      	cmp	r3, #57	; 0x39
 8001d4e:	d027      	beq.n	8001da0 <main+0xf8>
 8001d50:	d806      	bhi.n	8001d60 <main+0xb8>
 8001d52:	2b37      	cmp	r3, #55	; 0x37
 8001d54:	d021      	beq.n	8001d9a <main+0xf2>
 8001d56:	2b38      	cmp	r3, #56	; 0x38
 8001d58:	d1ee      	bne.n	8001d38 <main+0x90>
	  case '8':  ch_2_out(); break;
 8001d5a:	f7ff fe1d 	bl	8001998 <ch_2_out>
 8001d5e:	e7eb      	b.n	8001d38 <main+0x90>
	  switch(Bluetooth)
 8001d60:	2b62      	cmp	r3, #98	; 0x62
 8001d62:	d020      	beq.n	8001da6 <main+0xfe>
 8001d64:	2b63      	cmp	r3, #99	; 0x63
 8001d66:	d021      	beq.n	8001dac <main+0x104>
 8001d68:	2b61      	cmp	r3, #97	; 0x61
 8001d6a:	d1e5      	bne.n	8001d38 <main+0x90>
	  case 'a':  ch_4_out(); break;
 8001d6c:	f7ff fe68 	bl	8001a40 <ch_4_out>
 8001d70:	e7e2      	b.n	8001d38 <main+0x90>
	  case '0':  Start_Point(8000);
 8001d72:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001d76:	f7ff fa5b 	bl	8001230 <Start_Point>
	  break;
 8001d7a:	e7dd      	b.n	8001d38 <main+0x90>
	  case '1':  ch_1_in(); break;
 8001d7c:	f7ff fb38 	bl	80013f0 <ch_1_in>
 8001d80:	e7da      	b.n	8001d38 <main+0x90>
	  case '2':  ch_2_in(); break;
 8001d82:	f7ff fc29 	bl	80015d8 <ch_2_in>
 8001d86:	e7d7      	b.n	8001d38 <main+0x90>
	  case '3':  ch_3_in(); break;
 8001d88:	f7ff fb8a 	bl	80014a0 <ch_3_in>
 8001d8c:	e7d4      	b.n	8001d38 <main+0x90>
	  case '4':  ch_4_in(); break;
 8001d8e:	f7ff fc77 	bl	8001680 <ch_4_in>
 8001d92:	e7d1      	b.n	8001d38 <main+0x90>
	  case '6':  ch_6_in(); break;
 8001d94:	f7ff fcc0 	bl	8001718 <ch_6_in>
 8001d98:	e7ce      	b.n	8001d38 <main+0x90>
	  case '7':  ch_1_out(); break;
 8001d9a:	f7ff fd09 	bl	80017b0 <ch_1_out>
 8001d9e:	e7cb      	b.n	8001d38 <main+0x90>
	  case '9':  ch_3_out(); break;
 8001da0:	f7ff fd5e 	bl	8001860 <ch_3_out>
 8001da4:	e7c8      	b.n	8001d38 <main+0x90>
	  case 'b':  ch_5_out(); break;
 8001da6:	f7ff fda9 	bl	80018fc <ch_5_out>
 8001daa:	e7c5      	b.n	8001d38 <main+0x90>
	  case 'c':  ch_6_out(); break;
 8001dac:	f7ff fe94 	bl	8001ad8 <ch_6_out>
 8001db0:	e7c2      	b.n	8001d38 <main+0x90>
 8001db2:	bf00      	nop
 8001db4:	40010800 	.word	0x40010800
 8001db8:	40010c00 	.word	0x40010c00
 8001dbc:	2000000c 	.word	0x2000000c
 8001dc0:	200000f9 	.word	0x200000f9
 8001dc4:	20000114 	.word	0x20000114
 8001dc8:	200000c8 	.word	0x200000c8
 8001dcc:	20000154 	.word	0x20000154
 8001dd0:	200000df 	.word	0x200000df

08001dd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dd4:	4770      	bx	lr
	...

08001dd8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001dd8:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <HAL_MspInit+0x3c>)
{
 8001dda:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ddc:	699a      	ldr	r2, [r3, #24]
 8001dde:	f042 0201 	orr.w	r2, r2, #1
 8001de2:	619a      	str	r2, [r3, #24]
 8001de4:	699a      	ldr	r2, [r3, #24]
 8001de6:	f002 0201 	and.w	r2, r2, #1
 8001dea:	9200      	str	r2, [sp, #0]
 8001dec:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dee:	69da      	ldr	r2, [r3, #28]
 8001df0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001df4:	61da      	str	r2, [r3, #28]
 8001df6:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001df8:	4a07      	ldr	r2, [pc, #28]	; (8001e18 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfe:	9301      	str	r3, [sp, #4]
 8001e00:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e02:	6853      	ldr	r3, [r2, #4]
 8001e04:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e08:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e0c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e0e:	b002      	add	sp, #8
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40010000 	.word	0x40010000

08001e1c <NMI_Handler>:
 8001e1c:	4770      	bx	lr

08001e1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e1e:	e7fe      	b.n	8001e1e <HardFault_Handler>

08001e20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e20:	e7fe      	b.n	8001e20 <MemManage_Handler>

08001e22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e22:	e7fe      	b.n	8001e22 <BusFault_Handler>

08001e24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e24:	e7fe      	b.n	8001e24 <UsageFault_Handler>

08001e26 <SVC_Handler>:
 8001e26:	4770      	bx	lr

08001e28 <DebugMon_Handler>:
 8001e28:	4770      	bx	lr

08001e2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e2a:	4770      	bx	lr

08001e2c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e2c:	f7fe b9c4 	b.w	80001b8 <HAL_IncTick>

08001e30 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001e30:	4801      	ldr	r0, [pc, #4]	; (8001e38 <USART1_IRQHandler+0x8>)
 8001e32:	f7fe bf7f 	b.w	8000d34 <HAL_UART_IRQHandler>
 8001e36:	bf00      	nop
 8001e38:	20000114 	.word	0x20000114

08001e3c <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e3c:	4801      	ldr	r0, [pc, #4]	; (8001e44 <USART2_IRQHandler+0x8>)
 8001e3e:	f7fe bf79 	b.w	8000d34 <HAL_UART_IRQHandler>
 8001e42:	bf00      	nop
 8001e44:	20000154 	.word	0x20000154

08001e48 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e48:	b570      	push	{r4, r5, r6, lr}
 8001e4a:	460e      	mov	r6, r1
 8001e4c:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e4e:	460c      	mov	r4, r1
 8001e50:	1ba3      	subs	r3, r4, r6
 8001e52:	429d      	cmp	r5, r3
 8001e54:	dc01      	bgt.n	8001e5a <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001e56:	4628      	mov	r0, r5
 8001e58:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8001e5a:	f3af 8000 	nop.w
 8001e5e:	f804 0b01 	strb.w	r0, [r4], #1
 8001e62:	e7f5      	b.n	8001e50 <_read+0x8>

08001e64 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001e64:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001e66:	4b0a      	ldr	r3, [pc, #40]	; (8001e90 <_sbrk+0x2c>)
{
 8001e68:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001e6a:	6819      	ldr	r1, [r3, #0]
 8001e6c:	b909      	cbnz	r1, 8001e72 <_sbrk+0xe>
		heap_end = &end;
 8001e6e:	4909      	ldr	r1, [pc, #36]	; (8001e94 <_sbrk+0x30>)
 8001e70:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8001e72:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8001e74:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001e76:	4402      	add	r2, r0
 8001e78:	428a      	cmp	r2, r1
 8001e7a:	d906      	bls.n	8001e8a <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001e7c:	f000 f912 	bl	80020a4 <__errno>
 8001e80:	230c      	movs	r3, #12
 8001e82:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001e84:	f04f 30ff 	mov.w	r0, #4294967295
 8001e88:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8001e8a:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8001e8c:	bd08      	pop	{r3, pc}
 8001e8e:	bf00      	nop
 8001e90:	20000090 	.word	0x20000090
 8001e94:	20000198 	.word	0x20000198

08001e98 <_close>:

int _close(int file)
{
	return -1;
}
 8001e98:	f04f 30ff 	mov.w	r0, #4294967295
 8001e9c:	4770      	bx	lr

08001e9e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001e9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8001ea2:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8001ea4:	604b      	str	r3, [r1, #4]
}
 8001ea6:	4770      	bx	lr

08001ea8 <_lseek>:
}

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001ea8:	2000      	movs	r0, #0
 8001eaa:	4770      	bx	lr

08001eac <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001eac:	4b0f      	ldr	r3, [pc, #60]	; (8001eec <SystemInit+0x40>)
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	f042 0201 	orr.w	r2, r2, #1
 8001eb4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001eb6:	6859      	ldr	r1, [r3, #4]
 8001eb8:	4a0d      	ldr	r2, [pc, #52]	; (8001ef0 <SystemInit+0x44>)
 8001eba:	400a      	ands	r2, r1
 8001ebc:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001ec4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ec8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ed0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001ed2:	685a      	ldr	r2, [r3, #4]
 8001ed4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001ed8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001eda:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001ede:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001ee0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ee4:	4b03      	ldr	r3, [pc, #12]	; (8001ef4 <SystemInit+0x48>)
 8001ee6:	609a      	str	r2, [r3, #8]
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	f8ff0000 	.word	0xf8ff0000
 8001ef4:	e000ed00 	.word	0xe000ed00

08001ef8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ef8:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 9600;
 8001efa:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
  huart1.Instance = USART1;
 8001efe:	480a      	ldr	r0, [pc, #40]	; (8001f28 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 9600;
 8001f00:	4b0a      	ldr	r3, [pc, #40]	; (8001f2c <MX_USART1_UART_Init+0x34>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f02:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 9600;
 8001f04:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f08:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f0a:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f0c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f0e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f10:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f12:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f14:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f16:	f7fe fe1b 	bl	8000b50 <HAL_UART_Init>
 8001f1a:	b118      	cbz	r0, 8001f24 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001f1c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001f20:	f7ff bf58 	b.w	8001dd4 <Error_Handler>
 8001f24:	bd08      	pop	{r3, pc}
 8001f26:	bf00      	nop
 8001f28:	20000114 	.word	0x20000114
 8001f2c:	40013800 	.word	0x40013800

08001f30 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001f30:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 9600;
 8001f32:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
  huart2.Instance = USART2;
 8001f36:	480a      	ldr	r0, [pc, #40]	; (8001f60 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 9600;
 8001f38:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <MX_USART2_UART_Init+0x34>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f3a:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 9600;
 8001f3c:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f40:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f42:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f44:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f46:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f48:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f4a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f4c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f4e:	f7fe fdff 	bl	8000b50 <HAL_UART_Init>
 8001f52:	b118      	cbz	r0, 8001f5c <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001f54:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001f58:	f7ff bf3c 	b.w	8001dd4 <Error_Handler>
 8001f5c:	bd08      	pop	{r3, pc}
 8001f5e:	bf00      	nop
 8001f60:	20000154 	.word	0x20000154
 8001f64:	40004400 	.word	0x40004400

08001f68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f68:	2210      	movs	r2, #16
{
 8001f6a:	b510      	push	{r4, lr}
 8001f6c:	4604      	mov	r4, r0
 8001f6e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f70:	eb0d 0002 	add.w	r0, sp, r2
 8001f74:	2100      	movs	r1, #0
 8001f76:	f000 f8bf 	bl	80020f8 <memset>
  if(uartHandle->Instance==USART1)
 8001f7a:	6823      	ldr	r3, [r4, #0]
 8001f7c:	4a32      	ldr	r2, [pc, #200]	; (8002048 <HAL_UART_MspInit+0xe0>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d131      	bne.n	8001fe6 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f82:	4b32      	ldr	r3, [pc, #200]	; (800204c <HAL_UART_MspInit+0xe4>)
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f84:	a904      	add	r1, sp, #16
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f86:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f88:	4831      	ldr	r0, [pc, #196]	; (8002050 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f8e:	619a      	str	r2, [r3, #24]
 8001f90:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f92:	2400      	movs	r4, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f94:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001f98:	9200      	str	r2, [sp, #0]
 8001f9a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9c:	699a      	ldr	r2, [r3, #24]
 8001f9e:	f042 0204 	orr.w	r2, r2, #4
 8001fa2:	619a      	str	r2, [r3, #24]
 8001fa4:	699b      	ldr	r3, [r3, #24]
 8001fa6:	f003 0304 	and.w	r3, r3, #4
 8001faa:	9301      	str	r3, [sp, #4]
 8001fac:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fb2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fbc:	f7fe f9d2 	bl	8000364 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc4:	a904      	add	r1, sp, #16
 8001fc6:	4822      	ldr	r0, [pc, #136]	; (8002050 <HAL_UART_MspInit+0xe8>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fc8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fca:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fcc:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fce:	f7fe f9c9 	bl	8000364 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001fd2:	2025      	movs	r0, #37	; 0x25
 8001fd4:	4622      	mov	r2, r4
 8001fd6:	4621      	mov	r1, r4
 8001fd8:	f7fe f924 	bl	8000224 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001fdc:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001fde:	f7fe f955 	bl	800028c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001fe2:	b008      	add	sp, #32
 8001fe4:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART2)
 8001fe6:	4a1b      	ldr	r2, [pc, #108]	; (8002054 <HAL_UART_MspInit+0xec>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d1fa      	bne.n	8001fe2 <HAL_UART_MspInit+0x7a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fec:	4b17      	ldr	r3, [pc, #92]	; (800204c <HAL_UART_MspInit+0xe4>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fee:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ff0:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff2:	4817      	ldr	r0, [pc, #92]	; (8002050 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ff4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001ff8:	61da      	str	r2, [r3, #28]
 8001ffa:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ffc:	2400      	movs	r4, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ffe:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002002:	9202      	str	r2, [sp, #8]
 8002004:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002006:	699a      	ldr	r2, [r3, #24]
 8002008:	f042 0204 	orr.w	r2, r2, #4
 800200c:	619a      	str	r2, [r3, #24]
 800200e:	699b      	ldr	r3, [r3, #24]
 8002010:	f003 0304 	and.w	r3, r3, #4
 8002014:	9303      	str	r3, [sp, #12]
 8002016:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002018:	2304      	movs	r3, #4
 800201a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201c:	2302      	movs	r3, #2
 800201e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002020:	2303      	movs	r3, #3
 8002022:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002024:	f7fe f99e 	bl	8000364 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002028:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202a:	a904      	add	r1, sp, #16
 800202c:	4808      	ldr	r0, [pc, #32]	; (8002050 <HAL_UART_MspInit+0xe8>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800202e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002030:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002034:	f7fe f996 	bl	8000364 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002038:	2026      	movs	r0, #38	; 0x26
 800203a:	4622      	mov	r2, r4
 800203c:	4621      	mov	r1, r4
 800203e:	f7fe f8f1 	bl	8000224 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002042:	2026      	movs	r0, #38	; 0x26
 8002044:	e7cb      	b.n	8001fde <HAL_UART_MspInit+0x76>
 8002046:	bf00      	nop
 8002048:	40013800 	.word	0x40013800
 800204c:	40021000 	.word	0x40021000
 8002050:	40010800 	.word	0x40010800
 8002054:	40004400 	.word	0x40004400

08002058 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002058:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800205a:	e003      	b.n	8002064 <LoopCopyDataInit>

0800205c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800205c:	4b0b      	ldr	r3, [pc, #44]	; (800208c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800205e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002060:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002062:	3104      	adds	r1, #4

08002064 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002064:	480a      	ldr	r0, [pc, #40]	; (8002090 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002066:	4b0b      	ldr	r3, [pc, #44]	; (8002094 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002068:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800206a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800206c:	d3f6      	bcc.n	800205c <CopyDataInit>
  ldr r2, =_sbss
 800206e:	4a0a      	ldr	r2, [pc, #40]	; (8002098 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002070:	e002      	b.n	8002078 <LoopFillZerobss>

08002072 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002072:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002074:	f842 3b04 	str.w	r3, [r2], #4

08002078 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002078:	4b08      	ldr	r3, [pc, #32]	; (800209c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800207a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800207c:	d3f9      	bcc.n	8002072 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800207e:	f7ff ff15 	bl	8001eac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002082:	f000 f815 	bl	80020b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002086:	f7ff fe0f 	bl	8001ca8 <main>
  bx lr
 800208a:	4770      	bx	lr
  ldr r3, =_sidata
 800208c:	08002910 	.word	0x08002910
  ldr r0, =_sdata
 8002090:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002094:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8002098:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 800209c:	20000198 	.word	0x20000198

080020a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020a0:	e7fe      	b.n	80020a0 <ADC1_2_IRQHandler>
	...

080020a4 <__errno>:
 80020a4:	4b01      	ldr	r3, [pc, #4]	; (80020ac <__errno+0x8>)
 80020a6:	6818      	ldr	r0, [r3, #0]
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	2000000c 	.word	0x2000000c

080020b0 <__libc_init_array>:
 80020b0:	b570      	push	{r4, r5, r6, lr}
 80020b2:	2500      	movs	r5, #0
 80020b4:	4e0c      	ldr	r6, [pc, #48]	; (80020e8 <__libc_init_array+0x38>)
 80020b6:	4c0d      	ldr	r4, [pc, #52]	; (80020ec <__libc_init_array+0x3c>)
 80020b8:	1ba4      	subs	r4, r4, r6
 80020ba:	10a4      	asrs	r4, r4, #2
 80020bc:	42a5      	cmp	r5, r4
 80020be:	d109      	bne.n	80020d4 <__libc_init_array+0x24>
 80020c0:	f000 fbd0 	bl	8002864 <_init>
 80020c4:	2500      	movs	r5, #0
 80020c6:	4e0a      	ldr	r6, [pc, #40]	; (80020f0 <__libc_init_array+0x40>)
 80020c8:	4c0a      	ldr	r4, [pc, #40]	; (80020f4 <__libc_init_array+0x44>)
 80020ca:	1ba4      	subs	r4, r4, r6
 80020cc:	10a4      	asrs	r4, r4, #2
 80020ce:	42a5      	cmp	r5, r4
 80020d0:	d105      	bne.n	80020de <__libc_init_array+0x2e>
 80020d2:	bd70      	pop	{r4, r5, r6, pc}
 80020d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80020d8:	4798      	blx	r3
 80020da:	3501      	adds	r5, #1
 80020dc:	e7ee      	b.n	80020bc <__libc_init_array+0xc>
 80020de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80020e2:	4798      	blx	r3
 80020e4:	3501      	adds	r5, #1
 80020e6:	e7f2      	b.n	80020ce <__libc_init_array+0x1e>
 80020e8:	08002908 	.word	0x08002908
 80020ec:	08002908 	.word	0x08002908
 80020f0:	08002908 	.word	0x08002908
 80020f4:	0800290c 	.word	0x0800290c

080020f8 <memset>:
 80020f8:	4603      	mov	r3, r0
 80020fa:	4402      	add	r2, r0
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d100      	bne.n	8002102 <memset+0xa>
 8002100:	4770      	bx	lr
 8002102:	f803 1b01 	strb.w	r1, [r3], #1
 8002106:	e7f9      	b.n	80020fc <memset+0x4>

08002108 <setvbuf>:
 8002108:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800210c:	461d      	mov	r5, r3
 800210e:	4b51      	ldr	r3, [pc, #324]	; (8002254 <setvbuf+0x14c>)
 8002110:	4604      	mov	r4, r0
 8002112:	681e      	ldr	r6, [r3, #0]
 8002114:	460f      	mov	r7, r1
 8002116:	4690      	mov	r8, r2
 8002118:	b126      	cbz	r6, 8002124 <setvbuf+0x1c>
 800211a:	69b3      	ldr	r3, [r6, #24]
 800211c:	b913      	cbnz	r3, 8002124 <setvbuf+0x1c>
 800211e:	4630      	mov	r0, r6
 8002120:	f000 f992 	bl	8002448 <__sinit>
 8002124:	4b4c      	ldr	r3, [pc, #304]	; (8002258 <setvbuf+0x150>)
 8002126:	429c      	cmp	r4, r3
 8002128:	d152      	bne.n	80021d0 <setvbuf+0xc8>
 800212a:	6874      	ldr	r4, [r6, #4]
 800212c:	f1b8 0f02 	cmp.w	r8, #2
 8002130:	d006      	beq.n	8002140 <setvbuf+0x38>
 8002132:	f1b8 0f01 	cmp.w	r8, #1
 8002136:	f200 8089 	bhi.w	800224c <setvbuf+0x144>
 800213a:	2d00      	cmp	r5, #0
 800213c:	f2c0 8086 	blt.w	800224c <setvbuf+0x144>
 8002140:	4621      	mov	r1, r4
 8002142:	4630      	mov	r0, r6
 8002144:	f000 f916 	bl	8002374 <_fflush_r>
 8002148:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800214a:	b141      	cbz	r1, 800215e <setvbuf+0x56>
 800214c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002150:	4299      	cmp	r1, r3
 8002152:	d002      	beq.n	800215a <setvbuf+0x52>
 8002154:	4630      	mov	r0, r6
 8002156:	f000 fa2d 	bl	80025b4 <_free_r>
 800215a:	2300      	movs	r3, #0
 800215c:	6363      	str	r3, [r4, #52]	; 0x34
 800215e:	2300      	movs	r3, #0
 8002160:	61a3      	str	r3, [r4, #24]
 8002162:	6063      	str	r3, [r4, #4]
 8002164:	89a3      	ldrh	r3, [r4, #12]
 8002166:	061b      	lsls	r3, r3, #24
 8002168:	d503      	bpl.n	8002172 <setvbuf+0x6a>
 800216a:	6921      	ldr	r1, [r4, #16]
 800216c:	4630      	mov	r0, r6
 800216e:	f000 fa21 	bl	80025b4 <_free_r>
 8002172:	89a3      	ldrh	r3, [r4, #12]
 8002174:	f1b8 0f02 	cmp.w	r8, #2
 8002178:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800217c:	f023 0303 	bic.w	r3, r3, #3
 8002180:	81a3      	strh	r3, [r4, #12]
 8002182:	d05d      	beq.n	8002240 <setvbuf+0x138>
 8002184:	ab01      	add	r3, sp, #4
 8002186:	466a      	mov	r2, sp
 8002188:	4621      	mov	r1, r4
 800218a:	4630      	mov	r0, r6
 800218c:	f000 f9e6 	bl	800255c <__swhatbuf_r>
 8002190:	89a3      	ldrh	r3, [r4, #12]
 8002192:	4318      	orrs	r0, r3
 8002194:	81a0      	strh	r0, [r4, #12]
 8002196:	bb2d      	cbnz	r5, 80021e4 <setvbuf+0xdc>
 8002198:	9d00      	ldr	r5, [sp, #0]
 800219a:	4628      	mov	r0, r5
 800219c:	f000 fa02 	bl	80025a4 <malloc>
 80021a0:	4607      	mov	r7, r0
 80021a2:	2800      	cmp	r0, #0
 80021a4:	d14e      	bne.n	8002244 <setvbuf+0x13c>
 80021a6:	f8dd 9000 	ldr.w	r9, [sp]
 80021aa:	45a9      	cmp	r9, r5
 80021ac:	d13c      	bne.n	8002228 <setvbuf+0x120>
 80021ae:	f04f 30ff 	mov.w	r0, #4294967295
 80021b2:	89a3      	ldrh	r3, [r4, #12]
 80021b4:	f043 0302 	orr.w	r3, r3, #2
 80021b8:	81a3      	strh	r3, [r4, #12]
 80021ba:	2300      	movs	r3, #0
 80021bc:	60a3      	str	r3, [r4, #8]
 80021be:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80021c2:	6023      	str	r3, [r4, #0]
 80021c4:	6123      	str	r3, [r4, #16]
 80021c6:	2301      	movs	r3, #1
 80021c8:	6163      	str	r3, [r4, #20]
 80021ca:	b003      	add	sp, #12
 80021cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80021d0:	4b22      	ldr	r3, [pc, #136]	; (800225c <setvbuf+0x154>)
 80021d2:	429c      	cmp	r4, r3
 80021d4:	d101      	bne.n	80021da <setvbuf+0xd2>
 80021d6:	68b4      	ldr	r4, [r6, #8]
 80021d8:	e7a8      	b.n	800212c <setvbuf+0x24>
 80021da:	4b21      	ldr	r3, [pc, #132]	; (8002260 <setvbuf+0x158>)
 80021dc:	429c      	cmp	r4, r3
 80021de:	bf08      	it	eq
 80021e0:	68f4      	ldreq	r4, [r6, #12]
 80021e2:	e7a3      	b.n	800212c <setvbuf+0x24>
 80021e4:	2f00      	cmp	r7, #0
 80021e6:	d0d8      	beq.n	800219a <setvbuf+0x92>
 80021e8:	69b3      	ldr	r3, [r6, #24]
 80021ea:	b913      	cbnz	r3, 80021f2 <setvbuf+0xea>
 80021ec:	4630      	mov	r0, r6
 80021ee:	f000 f92b 	bl	8002448 <__sinit>
 80021f2:	f1b8 0f01 	cmp.w	r8, #1
 80021f6:	bf08      	it	eq
 80021f8:	89a3      	ldrheq	r3, [r4, #12]
 80021fa:	6027      	str	r7, [r4, #0]
 80021fc:	bf04      	itt	eq
 80021fe:	f043 0301 	orreq.w	r3, r3, #1
 8002202:	81a3      	strheq	r3, [r4, #12]
 8002204:	89a3      	ldrh	r3, [r4, #12]
 8002206:	6127      	str	r7, [r4, #16]
 8002208:	f013 0008 	ands.w	r0, r3, #8
 800220c:	6165      	str	r5, [r4, #20]
 800220e:	d01b      	beq.n	8002248 <setvbuf+0x140>
 8002210:	f013 0001 	ands.w	r0, r3, #1
 8002214:	f04f 0300 	mov.w	r3, #0
 8002218:	bf1f      	itttt	ne
 800221a:	426d      	negne	r5, r5
 800221c:	60a3      	strne	r3, [r4, #8]
 800221e:	61a5      	strne	r5, [r4, #24]
 8002220:	4618      	movne	r0, r3
 8002222:	bf08      	it	eq
 8002224:	60a5      	streq	r5, [r4, #8]
 8002226:	e7d0      	b.n	80021ca <setvbuf+0xc2>
 8002228:	4648      	mov	r0, r9
 800222a:	f000 f9bb 	bl	80025a4 <malloc>
 800222e:	4607      	mov	r7, r0
 8002230:	2800      	cmp	r0, #0
 8002232:	d0bc      	beq.n	80021ae <setvbuf+0xa6>
 8002234:	89a3      	ldrh	r3, [r4, #12]
 8002236:	464d      	mov	r5, r9
 8002238:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800223c:	81a3      	strh	r3, [r4, #12]
 800223e:	e7d3      	b.n	80021e8 <setvbuf+0xe0>
 8002240:	2000      	movs	r0, #0
 8002242:	e7b6      	b.n	80021b2 <setvbuf+0xaa>
 8002244:	46a9      	mov	r9, r5
 8002246:	e7f5      	b.n	8002234 <setvbuf+0x12c>
 8002248:	60a0      	str	r0, [r4, #8]
 800224a:	e7be      	b.n	80021ca <setvbuf+0xc2>
 800224c:	f04f 30ff 	mov.w	r0, #4294967295
 8002250:	e7bb      	b.n	80021ca <setvbuf+0xc2>
 8002252:	bf00      	nop
 8002254:	2000000c 	.word	0x2000000c
 8002258:	080028c8 	.word	0x080028c8
 800225c:	080028e8 	.word	0x080028e8
 8002260:	080028a8 	.word	0x080028a8

08002264 <__sflush_r>:
 8002264:	898a      	ldrh	r2, [r1, #12]
 8002266:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800226a:	4605      	mov	r5, r0
 800226c:	0710      	lsls	r0, r2, #28
 800226e:	460c      	mov	r4, r1
 8002270:	d45a      	bmi.n	8002328 <__sflush_r+0xc4>
 8002272:	684b      	ldr	r3, [r1, #4]
 8002274:	2b00      	cmp	r3, #0
 8002276:	dc05      	bgt.n	8002284 <__sflush_r+0x20>
 8002278:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800227a:	2b00      	cmp	r3, #0
 800227c:	dc02      	bgt.n	8002284 <__sflush_r+0x20>
 800227e:	2000      	movs	r0, #0
 8002280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002284:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002286:	2e00      	cmp	r6, #0
 8002288:	d0f9      	beq.n	800227e <__sflush_r+0x1a>
 800228a:	2300      	movs	r3, #0
 800228c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002290:	682f      	ldr	r7, [r5, #0]
 8002292:	602b      	str	r3, [r5, #0]
 8002294:	d033      	beq.n	80022fe <__sflush_r+0x9a>
 8002296:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002298:	89a3      	ldrh	r3, [r4, #12]
 800229a:	075a      	lsls	r2, r3, #29
 800229c:	d505      	bpl.n	80022aa <__sflush_r+0x46>
 800229e:	6863      	ldr	r3, [r4, #4]
 80022a0:	1ac0      	subs	r0, r0, r3
 80022a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80022a4:	b10b      	cbz	r3, 80022aa <__sflush_r+0x46>
 80022a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80022a8:	1ac0      	subs	r0, r0, r3
 80022aa:	2300      	movs	r3, #0
 80022ac:	4602      	mov	r2, r0
 80022ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80022b0:	6a21      	ldr	r1, [r4, #32]
 80022b2:	4628      	mov	r0, r5
 80022b4:	47b0      	blx	r6
 80022b6:	1c43      	adds	r3, r0, #1
 80022b8:	89a3      	ldrh	r3, [r4, #12]
 80022ba:	d106      	bne.n	80022ca <__sflush_r+0x66>
 80022bc:	6829      	ldr	r1, [r5, #0]
 80022be:	291d      	cmp	r1, #29
 80022c0:	d84b      	bhi.n	800235a <__sflush_r+0xf6>
 80022c2:	4a2b      	ldr	r2, [pc, #172]	; (8002370 <__sflush_r+0x10c>)
 80022c4:	40ca      	lsrs	r2, r1
 80022c6:	07d6      	lsls	r6, r2, #31
 80022c8:	d547      	bpl.n	800235a <__sflush_r+0xf6>
 80022ca:	2200      	movs	r2, #0
 80022cc:	6062      	str	r2, [r4, #4]
 80022ce:	6922      	ldr	r2, [r4, #16]
 80022d0:	04d9      	lsls	r1, r3, #19
 80022d2:	6022      	str	r2, [r4, #0]
 80022d4:	d504      	bpl.n	80022e0 <__sflush_r+0x7c>
 80022d6:	1c42      	adds	r2, r0, #1
 80022d8:	d101      	bne.n	80022de <__sflush_r+0x7a>
 80022da:	682b      	ldr	r3, [r5, #0]
 80022dc:	b903      	cbnz	r3, 80022e0 <__sflush_r+0x7c>
 80022de:	6560      	str	r0, [r4, #84]	; 0x54
 80022e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80022e2:	602f      	str	r7, [r5, #0]
 80022e4:	2900      	cmp	r1, #0
 80022e6:	d0ca      	beq.n	800227e <__sflush_r+0x1a>
 80022e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80022ec:	4299      	cmp	r1, r3
 80022ee:	d002      	beq.n	80022f6 <__sflush_r+0x92>
 80022f0:	4628      	mov	r0, r5
 80022f2:	f000 f95f 	bl	80025b4 <_free_r>
 80022f6:	2000      	movs	r0, #0
 80022f8:	6360      	str	r0, [r4, #52]	; 0x34
 80022fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022fe:	6a21      	ldr	r1, [r4, #32]
 8002300:	2301      	movs	r3, #1
 8002302:	4628      	mov	r0, r5
 8002304:	47b0      	blx	r6
 8002306:	1c41      	adds	r1, r0, #1
 8002308:	d1c6      	bne.n	8002298 <__sflush_r+0x34>
 800230a:	682b      	ldr	r3, [r5, #0]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0c3      	beq.n	8002298 <__sflush_r+0x34>
 8002310:	2b1d      	cmp	r3, #29
 8002312:	d001      	beq.n	8002318 <__sflush_r+0xb4>
 8002314:	2b16      	cmp	r3, #22
 8002316:	d101      	bne.n	800231c <__sflush_r+0xb8>
 8002318:	602f      	str	r7, [r5, #0]
 800231a:	e7b0      	b.n	800227e <__sflush_r+0x1a>
 800231c:	89a3      	ldrh	r3, [r4, #12]
 800231e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002322:	81a3      	strh	r3, [r4, #12]
 8002324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002328:	690f      	ldr	r7, [r1, #16]
 800232a:	2f00      	cmp	r7, #0
 800232c:	d0a7      	beq.n	800227e <__sflush_r+0x1a>
 800232e:	0793      	lsls	r3, r2, #30
 8002330:	bf18      	it	ne
 8002332:	2300      	movne	r3, #0
 8002334:	680e      	ldr	r6, [r1, #0]
 8002336:	bf08      	it	eq
 8002338:	694b      	ldreq	r3, [r1, #20]
 800233a:	eba6 0807 	sub.w	r8, r6, r7
 800233e:	600f      	str	r7, [r1, #0]
 8002340:	608b      	str	r3, [r1, #8]
 8002342:	f1b8 0f00 	cmp.w	r8, #0
 8002346:	dd9a      	ble.n	800227e <__sflush_r+0x1a>
 8002348:	4643      	mov	r3, r8
 800234a:	463a      	mov	r2, r7
 800234c:	6a21      	ldr	r1, [r4, #32]
 800234e:	4628      	mov	r0, r5
 8002350:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002352:	47b0      	blx	r6
 8002354:	2800      	cmp	r0, #0
 8002356:	dc07      	bgt.n	8002368 <__sflush_r+0x104>
 8002358:	89a3      	ldrh	r3, [r4, #12]
 800235a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800235e:	81a3      	strh	r3, [r4, #12]
 8002360:	f04f 30ff 	mov.w	r0, #4294967295
 8002364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002368:	4407      	add	r7, r0
 800236a:	eba8 0800 	sub.w	r8, r8, r0
 800236e:	e7e8      	b.n	8002342 <__sflush_r+0xde>
 8002370:	20400001 	.word	0x20400001

08002374 <_fflush_r>:
 8002374:	b538      	push	{r3, r4, r5, lr}
 8002376:	690b      	ldr	r3, [r1, #16]
 8002378:	4605      	mov	r5, r0
 800237a:	460c      	mov	r4, r1
 800237c:	b1db      	cbz	r3, 80023b6 <_fflush_r+0x42>
 800237e:	b118      	cbz	r0, 8002388 <_fflush_r+0x14>
 8002380:	6983      	ldr	r3, [r0, #24]
 8002382:	b90b      	cbnz	r3, 8002388 <_fflush_r+0x14>
 8002384:	f000 f860 	bl	8002448 <__sinit>
 8002388:	4b0c      	ldr	r3, [pc, #48]	; (80023bc <_fflush_r+0x48>)
 800238a:	429c      	cmp	r4, r3
 800238c:	d109      	bne.n	80023a2 <_fflush_r+0x2e>
 800238e:	686c      	ldr	r4, [r5, #4]
 8002390:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002394:	b17b      	cbz	r3, 80023b6 <_fflush_r+0x42>
 8002396:	4621      	mov	r1, r4
 8002398:	4628      	mov	r0, r5
 800239a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800239e:	f7ff bf61 	b.w	8002264 <__sflush_r>
 80023a2:	4b07      	ldr	r3, [pc, #28]	; (80023c0 <_fflush_r+0x4c>)
 80023a4:	429c      	cmp	r4, r3
 80023a6:	d101      	bne.n	80023ac <_fflush_r+0x38>
 80023a8:	68ac      	ldr	r4, [r5, #8]
 80023aa:	e7f1      	b.n	8002390 <_fflush_r+0x1c>
 80023ac:	4b05      	ldr	r3, [pc, #20]	; (80023c4 <_fflush_r+0x50>)
 80023ae:	429c      	cmp	r4, r3
 80023b0:	bf08      	it	eq
 80023b2:	68ec      	ldreq	r4, [r5, #12]
 80023b4:	e7ec      	b.n	8002390 <_fflush_r+0x1c>
 80023b6:	2000      	movs	r0, #0
 80023b8:	bd38      	pop	{r3, r4, r5, pc}
 80023ba:	bf00      	nop
 80023bc:	080028c8 	.word	0x080028c8
 80023c0:	080028e8 	.word	0x080028e8
 80023c4:	080028a8 	.word	0x080028a8

080023c8 <_cleanup_r>:
 80023c8:	4901      	ldr	r1, [pc, #4]	; (80023d0 <_cleanup_r+0x8>)
 80023ca:	f000 b8a9 	b.w	8002520 <_fwalk_reent>
 80023ce:	bf00      	nop
 80023d0:	08002375 	.word	0x08002375

080023d4 <std.isra.0>:
 80023d4:	2300      	movs	r3, #0
 80023d6:	b510      	push	{r4, lr}
 80023d8:	4604      	mov	r4, r0
 80023da:	6003      	str	r3, [r0, #0]
 80023dc:	6043      	str	r3, [r0, #4]
 80023de:	6083      	str	r3, [r0, #8]
 80023e0:	8181      	strh	r1, [r0, #12]
 80023e2:	6643      	str	r3, [r0, #100]	; 0x64
 80023e4:	81c2      	strh	r2, [r0, #14]
 80023e6:	6103      	str	r3, [r0, #16]
 80023e8:	6143      	str	r3, [r0, #20]
 80023ea:	6183      	str	r3, [r0, #24]
 80023ec:	4619      	mov	r1, r3
 80023ee:	2208      	movs	r2, #8
 80023f0:	305c      	adds	r0, #92	; 0x5c
 80023f2:	f7ff fe81 	bl	80020f8 <memset>
 80023f6:	4b05      	ldr	r3, [pc, #20]	; (800240c <std.isra.0+0x38>)
 80023f8:	6224      	str	r4, [r4, #32]
 80023fa:	6263      	str	r3, [r4, #36]	; 0x24
 80023fc:	4b04      	ldr	r3, [pc, #16]	; (8002410 <std.isra.0+0x3c>)
 80023fe:	62a3      	str	r3, [r4, #40]	; 0x28
 8002400:	4b04      	ldr	r3, [pc, #16]	; (8002414 <std.isra.0+0x40>)
 8002402:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002404:	4b04      	ldr	r3, [pc, #16]	; (8002418 <std.isra.0+0x44>)
 8002406:	6323      	str	r3, [r4, #48]	; 0x30
 8002408:	bd10      	pop	{r4, pc}
 800240a:	bf00      	nop
 800240c:	08002729 	.word	0x08002729
 8002410:	0800274b 	.word	0x0800274b
 8002414:	08002783 	.word	0x08002783
 8002418:	080027a7 	.word	0x080027a7

0800241c <__sfmoreglue>:
 800241c:	b570      	push	{r4, r5, r6, lr}
 800241e:	2568      	movs	r5, #104	; 0x68
 8002420:	1e4a      	subs	r2, r1, #1
 8002422:	4355      	muls	r5, r2
 8002424:	460e      	mov	r6, r1
 8002426:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800242a:	f000 f90f 	bl	800264c <_malloc_r>
 800242e:	4604      	mov	r4, r0
 8002430:	b140      	cbz	r0, 8002444 <__sfmoreglue+0x28>
 8002432:	2100      	movs	r1, #0
 8002434:	e880 0042 	stmia.w	r0, {r1, r6}
 8002438:	300c      	adds	r0, #12
 800243a:	60a0      	str	r0, [r4, #8]
 800243c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002440:	f7ff fe5a 	bl	80020f8 <memset>
 8002444:	4620      	mov	r0, r4
 8002446:	bd70      	pop	{r4, r5, r6, pc}

08002448 <__sinit>:
 8002448:	6983      	ldr	r3, [r0, #24]
 800244a:	b510      	push	{r4, lr}
 800244c:	4604      	mov	r4, r0
 800244e:	bb33      	cbnz	r3, 800249e <__sinit+0x56>
 8002450:	6483      	str	r3, [r0, #72]	; 0x48
 8002452:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002454:	6503      	str	r3, [r0, #80]	; 0x50
 8002456:	4b12      	ldr	r3, [pc, #72]	; (80024a0 <__sinit+0x58>)
 8002458:	4a12      	ldr	r2, [pc, #72]	; (80024a4 <__sinit+0x5c>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	6282      	str	r2, [r0, #40]	; 0x28
 800245e:	4298      	cmp	r0, r3
 8002460:	bf04      	itt	eq
 8002462:	2301      	moveq	r3, #1
 8002464:	6183      	streq	r3, [r0, #24]
 8002466:	f000 f81f 	bl	80024a8 <__sfp>
 800246a:	6060      	str	r0, [r4, #4]
 800246c:	4620      	mov	r0, r4
 800246e:	f000 f81b 	bl	80024a8 <__sfp>
 8002472:	60a0      	str	r0, [r4, #8]
 8002474:	4620      	mov	r0, r4
 8002476:	f000 f817 	bl	80024a8 <__sfp>
 800247a:	2200      	movs	r2, #0
 800247c:	60e0      	str	r0, [r4, #12]
 800247e:	2104      	movs	r1, #4
 8002480:	6860      	ldr	r0, [r4, #4]
 8002482:	f7ff ffa7 	bl	80023d4 <std.isra.0>
 8002486:	2201      	movs	r2, #1
 8002488:	2109      	movs	r1, #9
 800248a:	68a0      	ldr	r0, [r4, #8]
 800248c:	f7ff ffa2 	bl	80023d4 <std.isra.0>
 8002490:	2202      	movs	r2, #2
 8002492:	2112      	movs	r1, #18
 8002494:	68e0      	ldr	r0, [r4, #12]
 8002496:	f7ff ff9d 	bl	80023d4 <std.isra.0>
 800249a:	2301      	movs	r3, #1
 800249c:	61a3      	str	r3, [r4, #24]
 800249e:	bd10      	pop	{r4, pc}
 80024a0:	080028a4 	.word	0x080028a4
 80024a4:	080023c9 	.word	0x080023c9

080024a8 <__sfp>:
 80024a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024aa:	4b1c      	ldr	r3, [pc, #112]	; (800251c <__sfp+0x74>)
 80024ac:	4607      	mov	r7, r0
 80024ae:	681e      	ldr	r6, [r3, #0]
 80024b0:	69b3      	ldr	r3, [r6, #24]
 80024b2:	b913      	cbnz	r3, 80024ba <__sfp+0x12>
 80024b4:	4630      	mov	r0, r6
 80024b6:	f7ff ffc7 	bl	8002448 <__sinit>
 80024ba:	3648      	adds	r6, #72	; 0x48
 80024bc:	68b4      	ldr	r4, [r6, #8]
 80024be:	6873      	ldr	r3, [r6, #4]
 80024c0:	3b01      	subs	r3, #1
 80024c2:	d503      	bpl.n	80024cc <__sfp+0x24>
 80024c4:	6833      	ldr	r3, [r6, #0]
 80024c6:	b133      	cbz	r3, 80024d6 <__sfp+0x2e>
 80024c8:	6836      	ldr	r6, [r6, #0]
 80024ca:	e7f7      	b.n	80024bc <__sfp+0x14>
 80024cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80024d0:	b16d      	cbz	r5, 80024ee <__sfp+0x46>
 80024d2:	3468      	adds	r4, #104	; 0x68
 80024d4:	e7f4      	b.n	80024c0 <__sfp+0x18>
 80024d6:	2104      	movs	r1, #4
 80024d8:	4638      	mov	r0, r7
 80024da:	f7ff ff9f 	bl	800241c <__sfmoreglue>
 80024de:	6030      	str	r0, [r6, #0]
 80024e0:	2800      	cmp	r0, #0
 80024e2:	d1f1      	bne.n	80024c8 <__sfp+0x20>
 80024e4:	230c      	movs	r3, #12
 80024e6:	4604      	mov	r4, r0
 80024e8:	603b      	str	r3, [r7, #0]
 80024ea:	4620      	mov	r0, r4
 80024ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024f2:	81e3      	strh	r3, [r4, #14]
 80024f4:	2301      	movs	r3, #1
 80024f6:	6665      	str	r5, [r4, #100]	; 0x64
 80024f8:	81a3      	strh	r3, [r4, #12]
 80024fa:	6025      	str	r5, [r4, #0]
 80024fc:	60a5      	str	r5, [r4, #8]
 80024fe:	6065      	str	r5, [r4, #4]
 8002500:	6125      	str	r5, [r4, #16]
 8002502:	6165      	str	r5, [r4, #20]
 8002504:	61a5      	str	r5, [r4, #24]
 8002506:	2208      	movs	r2, #8
 8002508:	4629      	mov	r1, r5
 800250a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800250e:	f7ff fdf3 	bl	80020f8 <memset>
 8002512:	6365      	str	r5, [r4, #52]	; 0x34
 8002514:	63a5      	str	r5, [r4, #56]	; 0x38
 8002516:	64a5      	str	r5, [r4, #72]	; 0x48
 8002518:	64e5      	str	r5, [r4, #76]	; 0x4c
 800251a:	e7e6      	b.n	80024ea <__sfp+0x42>
 800251c:	080028a4 	.word	0x080028a4

08002520 <_fwalk_reent>:
 8002520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002524:	4680      	mov	r8, r0
 8002526:	4689      	mov	r9, r1
 8002528:	2600      	movs	r6, #0
 800252a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800252e:	b914      	cbnz	r4, 8002536 <_fwalk_reent+0x16>
 8002530:	4630      	mov	r0, r6
 8002532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002536:	68a5      	ldr	r5, [r4, #8]
 8002538:	6867      	ldr	r7, [r4, #4]
 800253a:	3f01      	subs	r7, #1
 800253c:	d501      	bpl.n	8002542 <_fwalk_reent+0x22>
 800253e:	6824      	ldr	r4, [r4, #0]
 8002540:	e7f5      	b.n	800252e <_fwalk_reent+0xe>
 8002542:	89ab      	ldrh	r3, [r5, #12]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d907      	bls.n	8002558 <_fwalk_reent+0x38>
 8002548:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800254c:	3301      	adds	r3, #1
 800254e:	d003      	beq.n	8002558 <_fwalk_reent+0x38>
 8002550:	4629      	mov	r1, r5
 8002552:	4640      	mov	r0, r8
 8002554:	47c8      	blx	r9
 8002556:	4306      	orrs	r6, r0
 8002558:	3568      	adds	r5, #104	; 0x68
 800255a:	e7ee      	b.n	800253a <_fwalk_reent+0x1a>

0800255c <__swhatbuf_r>:
 800255c:	b570      	push	{r4, r5, r6, lr}
 800255e:	460e      	mov	r6, r1
 8002560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002564:	b090      	sub	sp, #64	; 0x40
 8002566:	2900      	cmp	r1, #0
 8002568:	4614      	mov	r4, r2
 800256a:	461d      	mov	r5, r3
 800256c:	da07      	bge.n	800257e <__swhatbuf_r+0x22>
 800256e:	2300      	movs	r3, #0
 8002570:	602b      	str	r3, [r5, #0]
 8002572:	89b3      	ldrh	r3, [r6, #12]
 8002574:	061a      	lsls	r2, r3, #24
 8002576:	d410      	bmi.n	800259a <__swhatbuf_r+0x3e>
 8002578:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800257c:	e00e      	b.n	800259c <__swhatbuf_r+0x40>
 800257e:	aa01      	add	r2, sp, #4
 8002580:	f000 f938 	bl	80027f4 <_fstat_r>
 8002584:	2800      	cmp	r0, #0
 8002586:	dbf2      	blt.n	800256e <__swhatbuf_r+0x12>
 8002588:	9a02      	ldr	r2, [sp, #8]
 800258a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800258e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002592:	425a      	negs	r2, r3
 8002594:	415a      	adcs	r2, r3
 8002596:	602a      	str	r2, [r5, #0]
 8002598:	e7ee      	b.n	8002578 <__swhatbuf_r+0x1c>
 800259a:	2340      	movs	r3, #64	; 0x40
 800259c:	2000      	movs	r0, #0
 800259e:	6023      	str	r3, [r4, #0]
 80025a0:	b010      	add	sp, #64	; 0x40
 80025a2:	bd70      	pop	{r4, r5, r6, pc}

080025a4 <malloc>:
 80025a4:	4b02      	ldr	r3, [pc, #8]	; (80025b0 <malloc+0xc>)
 80025a6:	4601      	mov	r1, r0
 80025a8:	6818      	ldr	r0, [r3, #0]
 80025aa:	f000 b84f 	b.w	800264c <_malloc_r>
 80025ae:	bf00      	nop
 80025b0:	2000000c 	.word	0x2000000c

080025b4 <_free_r>:
 80025b4:	b538      	push	{r3, r4, r5, lr}
 80025b6:	4605      	mov	r5, r0
 80025b8:	2900      	cmp	r1, #0
 80025ba:	d043      	beq.n	8002644 <_free_r+0x90>
 80025bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80025c0:	1f0c      	subs	r4, r1, #4
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	bfb8      	it	lt
 80025c6:	18e4      	addlt	r4, r4, r3
 80025c8:	f000 f938 	bl	800283c <__malloc_lock>
 80025cc:	4a1e      	ldr	r2, [pc, #120]	; (8002648 <_free_r+0x94>)
 80025ce:	6813      	ldr	r3, [r2, #0]
 80025d0:	4610      	mov	r0, r2
 80025d2:	b933      	cbnz	r3, 80025e2 <_free_r+0x2e>
 80025d4:	6063      	str	r3, [r4, #4]
 80025d6:	6014      	str	r4, [r2, #0]
 80025d8:	4628      	mov	r0, r5
 80025da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80025de:	f000 b92e 	b.w	800283e <__malloc_unlock>
 80025e2:	42a3      	cmp	r3, r4
 80025e4:	d90b      	bls.n	80025fe <_free_r+0x4a>
 80025e6:	6821      	ldr	r1, [r4, #0]
 80025e8:	1862      	adds	r2, r4, r1
 80025ea:	4293      	cmp	r3, r2
 80025ec:	bf01      	itttt	eq
 80025ee:	681a      	ldreq	r2, [r3, #0]
 80025f0:	685b      	ldreq	r3, [r3, #4]
 80025f2:	1852      	addeq	r2, r2, r1
 80025f4:	6022      	streq	r2, [r4, #0]
 80025f6:	6063      	str	r3, [r4, #4]
 80025f8:	6004      	str	r4, [r0, #0]
 80025fa:	e7ed      	b.n	80025d8 <_free_r+0x24>
 80025fc:	4613      	mov	r3, r2
 80025fe:	685a      	ldr	r2, [r3, #4]
 8002600:	b10a      	cbz	r2, 8002606 <_free_r+0x52>
 8002602:	42a2      	cmp	r2, r4
 8002604:	d9fa      	bls.n	80025fc <_free_r+0x48>
 8002606:	6819      	ldr	r1, [r3, #0]
 8002608:	1858      	adds	r0, r3, r1
 800260a:	42a0      	cmp	r0, r4
 800260c:	d10b      	bne.n	8002626 <_free_r+0x72>
 800260e:	6820      	ldr	r0, [r4, #0]
 8002610:	4401      	add	r1, r0
 8002612:	1858      	adds	r0, r3, r1
 8002614:	4282      	cmp	r2, r0
 8002616:	6019      	str	r1, [r3, #0]
 8002618:	d1de      	bne.n	80025d8 <_free_r+0x24>
 800261a:	6810      	ldr	r0, [r2, #0]
 800261c:	6852      	ldr	r2, [r2, #4]
 800261e:	4401      	add	r1, r0
 8002620:	6019      	str	r1, [r3, #0]
 8002622:	605a      	str	r2, [r3, #4]
 8002624:	e7d8      	b.n	80025d8 <_free_r+0x24>
 8002626:	d902      	bls.n	800262e <_free_r+0x7a>
 8002628:	230c      	movs	r3, #12
 800262a:	602b      	str	r3, [r5, #0]
 800262c:	e7d4      	b.n	80025d8 <_free_r+0x24>
 800262e:	6820      	ldr	r0, [r4, #0]
 8002630:	1821      	adds	r1, r4, r0
 8002632:	428a      	cmp	r2, r1
 8002634:	bf01      	itttt	eq
 8002636:	6811      	ldreq	r1, [r2, #0]
 8002638:	6852      	ldreq	r2, [r2, #4]
 800263a:	1809      	addeq	r1, r1, r0
 800263c:	6021      	streq	r1, [r4, #0]
 800263e:	6062      	str	r2, [r4, #4]
 8002640:	605c      	str	r4, [r3, #4]
 8002642:	e7c9      	b.n	80025d8 <_free_r+0x24>
 8002644:	bd38      	pop	{r3, r4, r5, pc}
 8002646:	bf00      	nop
 8002648:	20000094 	.word	0x20000094

0800264c <_malloc_r>:
 800264c:	b570      	push	{r4, r5, r6, lr}
 800264e:	1ccd      	adds	r5, r1, #3
 8002650:	f025 0503 	bic.w	r5, r5, #3
 8002654:	3508      	adds	r5, #8
 8002656:	2d0c      	cmp	r5, #12
 8002658:	bf38      	it	cc
 800265a:	250c      	movcc	r5, #12
 800265c:	2d00      	cmp	r5, #0
 800265e:	4606      	mov	r6, r0
 8002660:	db01      	blt.n	8002666 <_malloc_r+0x1a>
 8002662:	42a9      	cmp	r1, r5
 8002664:	d903      	bls.n	800266e <_malloc_r+0x22>
 8002666:	230c      	movs	r3, #12
 8002668:	6033      	str	r3, [r6, #0]
 800266a:	2000      	movs	r0, #0
 800266c:	bd70      	pop	{r4, r5, r6, pc}
 800266e:	f000 f8e5 	bl	800283c <__malloc_lock>
 8002672:	4a23      	ldr	r2, [pc, #140]	; (8002700 <_malloc_r+0xb4>)
 8002674:	6814      	ldr	r4, [r2, #0]
 8002676:	4621      	mov	r1, r4
 8002678:	b991      	cbnz	r1, 80026a0 <_malloc_r+0x54>
 800267a:	4c22      	ldr	r4, [pc, #136]	; (8002704 <_malloc_r+0xb8>)
 800267c:	6823      	ldr	r3, [r4, #0]
 800267e:	b91b      	cbnz	r3, 8002688 <_malloc_r+0x3c>
 8002680:	4630      	mov	r0, r6
 8002682:	f000 f841 	bl	8002708 <_sbrk_r>
 8002686:	6020      	str	r0, [r4, #0]
 8002688:	4629      	mov	r1, r5
 800268a:	4630      	mov	r0, r6
 800268c:	f000 f83c 	bl	8002708 <_sbrk_r>
 8002690:	1c43      	adds	r3, r0, #1
 8002692:	d126      	bne.n	80026e2 <_malloc_r+0x96>
 8002694:	230c      	movs	r3, #12
 8002696:	4630      	mov	r0, r6
 8002698:	6033      	str	r3, [r6, #0]
 800269a:	f000 f8d0 	bl	800283e <__malloc_unlock>
 800269e:	e7e4      	b.n	800266a <_malloc_r+0x1e>
 80026a0:	680b      	ldr	r3, [r1, #0]
 80026a2:	1b5b      	subs	r3, r3, r5
 80026a4:	d41a      	bmi.n	80026dc <_malloc_r+0x90>
 80026a6:	2b0b      	cmp	r3, #11
 80026a8:	d90f      	bls.n	80026ca <_malloc_r+0x7e>
 80026aa:	600b      	str	r3, [r1, #0]
 80026ac:	18cc      	adds	r4, r1, r3
 80026ae:	50cd      	str	r5, [r1, r3]
 80026b0:	4630      	mov	r0, r6
 80026b2:	f000 f8c4 	bl	800283e <__malloc_unlock>
 80026b6:	f104 000b 	add.w	r0, r4, #11
 80026ba:	1d23      	adds	r3, r4, #4
 80026bc:	f020 0007 	bic.w	r0, r0, #7
 80026c0:	1ac3      	subs	r3, r0, r3
 80026c2:	d01b      	beq.n	80026fc <_malloc_r+0xb0>
 80026c4:	425a      	negs	r2, r3
 80026c6:	50e2      	str	r2, [r4, r3]
 80026c8:	bd70      	pop	{r4, r5, r6, pc}
 80026ca:	428c      	cmp	r4, r1
 80026cc:	bf0b      	itete	eq
 80026ce:	6863      	ldreq	r3, [r4, #4]
 80026d0:	684b      	ldrne	r3, [r1, #4]
 80026d2:	6013      	streq	r3, [r2, #0]
 80026d4:	6063      	strne	r3, [r4, #4]
 80026d6:	bf18      	it	ne
 80026d8:	460c      	movne	r4, r1
 80026da:	e7e9      	b.n	80026b0 <_malloc_r+0x64>
 80026dc:	460c      	mov	r4, r1
 80026de:	6849      	ldr	r1, [r1, #4]
 80026e0:	e7ca      	b.n	8002678 <_malloc_r+0x2c>
 80026e2:	1cc4      	adds	r4, r0, #3
 80026e4:	f024 0403 	bic.w	r4, r4, #3
 80026e8:	42a0      	cmp	r0, r4
 80026ea:	d005      	beq.n	80026f8 <_malloc_r+0xac>
 80026ec:	1a21      	subs	r1, r4, r0
 80026ee:	4630      	mov	r0, r6
 80026f0:	f000 f80a 	bl	8002708 <_sbrk_r>
 80026f4:	3001      	adds	r0, #1
 80026f6:	d0cd      	beq.n	8002694 <_malloc_r+0x48>
 80026f8:	6025      	str	r5, [r4, #0]
 80026fa:	e7d9      	b.n	80026b0 <_malloc_r+0x64>
 80026fc:	bd70      	pop	{r4, r5, r6, pc}
 80026fe:	bf00      	nop
 8002700:	20000094 	.word	0x20000094
 8002704:	20000098 	.word	0x20000098

08002708 <_sbrk_r>:
 8002708:	b538      	push	{r3, r4, r5, lr}
 800270a:	2300      	movs	r3, #0
 800270c:	4c05      	ldr	r4, [pc, #20]	; (8002724 <_sbrk_r+0x1c>)
 800270e:	4605      	mov	r5, r0
 8002710:	4608      	mov	r0, r1
 8002712:	6023      	str	r3, [r4, #0]
 8002714:	f7ff fba6 	bl	8001e64 <_sbrk>
 8002718:	1c43      	adds	r3, r0, #1
 800271a:	d102      	bne.n	8002722 <_sbrk_r+0x1a>
 800271c:	6823      	ldr	r3, [r4, #0]
 800271e:	b103      	cbz	r3, 8002722 <_sbrk_r+0x1a>
 8002720:	602b      	str	r3, [r5, #0]
 8002722:	bd38      	pop	{r3, r4, r5, pc}
 8002724:	20000194 	.word	0x20000194

08002728 <__sread>:
 8002728:	b510      	push	{r4, lr}
 800272a:	460c      	mov	r4, r1
 800272c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002730:	f000 f886 	bl	8002840 <_read_r>
 8002734:	2800      	cmp	r0, #0
 8002736:	bfab      	itete	ge
 8002738:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800273a:	89a3      	ldrhlt	r3, [r4, #12]
 800273c:	181b      	addge	r3, r3, r0
 800273e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002742:	bfac      	ite	ge
 8002744:	6563      	strge	r3, [r4, #84]	; 0x54
 8002746:	81a3      	strhlt	r3, [r4, #12]
 8002748:	bd10      	pop	{r4, pc}

0800274a <__swrite>:
 800274a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800274e:	461f      	mov	r7, r3
 8002750:	898b      	ldrh	r3, [r1, #12]
 8002752:	4605      	mov	r5, r0
 8002754:	05db      	lsls	r3, r3, #23
 8002756:	460c      	mov	r4, r1
 8002758:	4616      	mov	r6, r2
 800275a:	d505      	bpl.n	8002768 <__swrite+0x1e>
 800275c:	2302      	movs	r3, #2
 800275e:	2200      	movs	r2, #0
 8002760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002764:	f000 f858 	bl	8002818 <_lseek_r>
 8002768:	89a3      	ldrh	r3, [r4, #12]
 800276a:	4632      	mov	r2, r6
 800276c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002770:	81a3      	strh	r3, [r4, #12]
 8002772:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002776:	463b      	mov	r3, r7
 8002778:	4628      	mov	r0, r5
 800277a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800277e:	f000 b817 	b.w	80027b0 <_write_r>

08002782 <__sseek>:
 8002782:	b510      	push	{r4, lr}
 8002784:	460c      	mov	r4, r1
 8002786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800278a:	f000 f845 	bl	8002818 <_lseek_r>
 800278e:	1c43      	adds	r3, r0, #1
 8002790:	89a3      	ldrh	r3, [r4, #12]
 8002792:	bf15      	itete	ne
 8002794:	6560      	strne	r0, [r4, #84]	; 0x54
 8002796:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800279a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800279e:	81a3      	strheq	r3, [r4, #12]
 80027a0:	bf18      	it	ne
 80027a2:	81a3      	strhne	r3, [r4, #12]
 80027a4:	bd10      	pop	{r4, pc}

080027a6 <__sclose>:
 80027a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027aa:	f000 b813 	b.w	80027d4 <_close_r>
	...

080027b0 <_write_r>:
 80027b0:	b538      	push	{r3, r4, r5, lr}
 80027b2:	4605      	mov	r5, r0
 80027b4:	4608      	mov	r0, r1
 80027b6:	4611      	mov	r1, r2
 80027b8:	2200      	movs	r2, #0
 80027ba:	4c05      	ldr	r4, [pc, #20]	; (80027d0 <_write_r+0x20>)
 80027bc:	6022      	str	r2, [r4, #0]
 80027be:	461a      	mov	r2, r3
 80027c0:	f7ff f9d6 	bl	8001b70 <_write>
 80027c4:	1c43      	adds	r3, r0, #1
 80027c6:	d102      	bne.n	80027ce <_write_r+0x1e>
 80027c8:	6823      	ldr	r3, [r4, #0]
 80027ca:	b103      	cbz	r3, 80027ce <_write_r+0x1e>
 80027cc:	602b      	str	r3, [r5, #0]
 80027ce:	bd38      	pop	{r3, r4, r5, pc}
 80027d0:	20000194 	.word	0x20000194

080027d4 <_close_r>:
 80027d4:	b538      	push	{r3, r4, r5, lr}
 80027d6:	2300      	movs	r3, #0
 80027d8:	4c05      	ldr	r4, [pc, #20]	; (80027f0 <_close_r+0x1c>)
 80027da:	4605      	mov	r5, r0
 80027dc:	4608      	mov	r0, r1
 80027de:	6023      	str	r3, [r4, #0]
 80027e0:	f7ff fb5a 	bl	8001e98 <_close>
 80027e4:	1c43      	adds	r3, r0, #1
 80027e6:	d102      	bne.n	80027ee <_close_r+0x1a>
 80027e8:	6823      	ldr	r3, [r4, #0]
 80027ea:	b103      	cbz	r3, 80027ee <_close_r+0x1a>
 80027ec:	602b      	str	r3, [r5, #0]
 80027ee:	bd38      	pop	{r3, r4, r5, pc}
 80027f0:	20000194 	.word	0x20000194

080027f4 <_fstat_r>:
 80027f4:	b538      	push	{r3, r4, r5, lr}
 80027f6:	2300      	movs	r3, #0
 80027f8:	4c06      	ldr	r4, [pc, #24]	; (8002814 <_fstat_r+0x20>)
 80027fa:	4605      	mov	r5, r0
 80027fc:	4608      	mov	r0, r1
 80027fe:	4611      	mov	r1, r2
 8002800:	6023      	str	r3, [r4, #0]
 8002802:	f7ff fb4c 	bl	8001e9e <_fstat>
 8002806:	1c43      	adds	r3, r0, #1
 8002808:	d102      	bne.n	8002810 <_fstat_r+0x1c>
 800280a:	6823      	ldr	r3, [r4, #0]
 800280c:	b103      	cbz	r3, 8002810 <_fstat_r+0x1c>
 800280e:	602b      	str	r3, [r5, #0]
 8002810:	bd38      	pop	{r3, r4, r5, pc}
 8002812:	bf00      	nop
 8002814:	20000194 	.word	0x20000194

08002818 <_lseek_r>:
 8002818:	b538      	push	{r3, r4, r5, lr}
 800281a:	4605      	mov	r5, r0
 800281c:	4608      	mov	r0, r1
 800281e:	4611      	mov	r1, r2
 8002820:	2200      	movs	r2, #0
 8002822:	4c05      	ldr	r4, [pc, #20]	; (8002838 <_lseek_r+0x20>)
 8002824:	6022      	str	r2, [r4, #0]
 8002826:	461a      	mov	r2, r3
 8002828:	f7ff fb3e 	bl	8001ea8 <_lseek>
 800282c:	1c43      	adds	r3, r0, #1
 800282e:	d102      	bne.n	8002836 <_lseek_r+0x1e>
 8002830:	6823      	ldr	r3, [r4, #0]
 8002832:	b103      	cbz	r3, 8002836 <_lseek_r+0x1e>
 8002834:	602b      	str	r3, [r5, #0]
 8002836:	bd38      	pop	{r3, r4, r5, pc}
 8002838:	20000194 	.word	0x20000194

0800283c <__malloc_lock>:
 800283c:	4770      	bx	lr

0800283e <__malloc_unlock>:
 800283e:	4770      	bx	lr

08002840 <_read_r>:
 8002840:	b538      	push	{r3, r4, r5, lr}
 8002842:	4605      	mov	r5, r0
 8002844:	4608      	mov	r0, r1
 8002846:	4611      	mov	r1, r2
 8002848:	2200      	movs	r2, #0
 800284a:	4c05      	ldr	r4, [pc, #20]	; (8002860 <_read_r+0x20>)
 800284c:	6022      	str	r2, [r4, #0]
 800284e:	461a      	mov	r2, r3
 8002850:	f7ff fafa 	bl	8001e48 <_read>
 8002854:	1c43      	adds	r3, r0, #1
 8002856:	d102      	bne.n	800285e <_read_r+0x1e>
 8002858:	6823      	ldr	r3, [r4, #0]
 800285a:	b103      	cbz	r3, 800285e <_read_r+0x1e>
 800285c:	602b      	str	r3, [r5, #0]
 800285e:	bd38      	pop	{r3, r4, r5, pc}
 8002860:	20000194 	.word	0x20000194

08002864 <_init>:
 8002864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002866:	bf00      	nop
 8002868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800286a:	bc08      	pop	{r3}
 800286c:	469e      	mov	lr, r3
 800286e:	4770      	bx	lr

08002870 <_fini>:
 8002870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002872:	bf00      	nop
 8002874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002876:	bc08      	pop	{r3}
 8002878:	469e      	mov	lr, r3
 800287a:	4770      	bx	lr
