library IEEE;
use IEEE.std_logic_1164.all;

entity tricky_one is
  port(
    a, b, c, d : in std_logic;
    tricky_0, tricky_1 : out std_logic
  );
end tricky_one;

architecture behavioural of tricky_one is
begin

  tricky_0 <= (not a and not c) or (a and b and d);
  tricky_1 <= (a and b) or (b and d);

end behavioural;
