{
  "name": "ostd::<irq::level::InterruptLevel as core::cmp::PartialEq>::eq",
  "span": "ostd/src/irq/level.rs:19:30: 19:39",
  "mir": "fn ostd::<irq::level::InterruptLevel as core::cmp::PartialEq>::eq(_1: &irq::level::InterruptLevel, _2: &irq::level::InterruptLevel) -> bool {\n    let mut _0: bool;\n    let  _3: isize;\n    let  _4: isize;\n    let mut _5: bool;\n    let mut _6: (&irq::level::InterruptLevel, &irq::level::InterruptLevel);\n    let mut _7: isize;\n    let mut _8: isize;\n    let  _9: &cpu::PrivilegeLevel;\n    let  _10: &cpu::PrivilegeLevel;\n    let mut _11: &&cpu::PrivilegeLevel;\n    let mut _12: &&cpu::PrivilegeLevel;\n    let mut _13: &irq::level::InterruptLevel;\n    let mut _14: &irq::level::InterruptLevel;\n    let mut _15: &irq::level::InterruptLevel;\n    let mut _16: &irq::level::InterruptLevel;\n    debug self => _1;\n    debug other => _2;\n    debug __self_discr => _3;\n    debug __arg1_discr => _4;\n    debug __self_0 => _9;\n    debug __arg1_0 => _10;\n    bb0: {\n        _3 = discriminant((*_1));\n        _4 = discriminant((*_2));\n        StorageLive(_5);\n        _5 = Eq(_3, _4);\n        switchInt(move _5) -> [0: bb2, otherwise: bb1];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = (_1, _2);\n        _13 = (_6.0: &irq::level::InterruptLevel);\n        _8 = discriminant((*_13));\n        switchInt(move _8) -> [1: bb4, otherwise: bb3];\n    }\n    bb2: {\n        _0 = false;\n        goto -> bb8;\n    }\n    bb3: {\n        _0 = true;\n        goto -> bb7;\n    }\n    bb4: {\n        _14 = (_6.1: &irq::level::InterruptLevel);\n        _7 = discriminant((*_14));\n        switchInt(move _7) -> [1: bb5, otherwise: bb3];\n    }\n    bb5: {\n        StorageLive(_9);\n        _15 = (_6.0: &irq::level::InterruptLevel);\n        _9 = &(((*_15) as variant#1).0: cpu::PrivilegeLevel);\n        StorageLive(_10);\n        _16 = (_6.1: &irq::level::InterruptLevel);\n        _10 = &(((*_16) as variant#1).0: cpu::PrivilegeLevel);\n        StorageLive(_11);\n        _11 = &_9;\n        StorageLive(_12);\n        _12 = &_10;\n        _0 = <&cpu::PrivilegeLevel as core::cmp::PartialEq>::eq(move _11, move _12) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_12);\n        StorageDead(_11);\n        StorageDead(_10);\n        StorageDead(_9);\n        goto -> bb7;\n    }\n    bb7: {\n        StorageDead(_6);\n        goto -> bb8;\n    }\n    bb8: {\n        StorageDead(_5);\n        return;\n    }\n}\n"
}