INFO: [VRFC 10-2263] Analyzing Verilog file "D:/users/ezek/downloads/project_6/project_6.srcs/sources_1/new/PixelAddress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PixelAddress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/users/ezek/downloads/project_6/project_6.srcs/sources_1/new/Syncs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Syncs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/users/ezek/downloads/project_6/project_6.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/users/ezek/downloads/project_6/project_6.srcs/sources_1/imports/new/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/users/ezek/downloads/project_6/project_6.srcs/sources_1/imports/Downloads/labVGA_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labVGA_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/users/ezek/downloads/project_6/project_6.srcs/sources_1/new/topdown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topdown
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/users/ezek/downloads/project_6/project_6.srcs/sim_1/imports/downloads/testSyncs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
