<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ldpc_encoder.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ldpc_encoder.vhd" target="rtwreport_document_frame" id="linkToText_plain">ldpc_encoder.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/ldpc_encoder.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2021-02-07 12:50:38</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 1</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        1</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- out_rsvd                      ce_out        1</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- valid_out                     ce_out        1</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- </span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="29">   29   </a>
</span><span><a class="LN" id="30">   30   </a>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- </span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- Module: ldpc_encoder</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- Source Path: ldpc_dvbs2_model_v2/ldpc_encoder</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- </span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="38">   38   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="39">   39   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="40">   40   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="41">   41   </a><span class="KW">USE</span> work.ldpc_encoder_pac.<span class="KW">ALL</span>;
</span><span><a class="LN" id="42">   42   </a>
</span><span><a class="LN" id="43">   43   </a><span class="KW">ENTITY</span> ldpc_encoder <span class="KW">IS</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="45">   45   </a>        reset_x                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="46">   46   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>        input_bit                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>        valid_in                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="49">   49   </a>        start                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="50">   50   </a>        end_of_frame                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="51">   51   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="52">   52   </a>        out_rsvd                          :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="53">   53   </a>        valid_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="54">   54   </a>        );
</span><span><a class="LN" id="55">   55   </a><span class="KW">END</span> ldpc_encoder;
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>
</span><span><a class="LN" id="58">   58   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ldpc_encoder <span class="KW">IS</span>
</span><span><a class="LN" id="59">   59   </a>
</span><span><a class="LN" id="60">   60   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">COMPONENT</span> address_calculator
</span><span><a class="LN" id="62">   62   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="63">   63   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="64">   64   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="65">   65   </a>          rst                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="66">   66   </a>          addresses1                      :   <span class="KW">OUT</span>   vector_of_std_logic_vector14(0 <span class="KW">TO</span> 11)  <span class="CT">-- ufix14 [12]</span>
</span><span><a class="LN" id="67">   67   </a>          );
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="69">   69   </a>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">COMPONENT</span> select_address
</span><span><a class="LN" id="71">   71   </a>    <span class="KW">PORT</span>( addresses                       :   <span class="KW">IN</span>    vector_of_std_logic_vector14(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix14 [12]</span>
</span><span><a class="LN" id="72">   72   </a>          a1                              :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="73">   73   </a>          a2                              :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="74">   74   </a>          a3                              :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="75">   75   </a>          a4                              :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="76">   76   </a>          a5                              :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="77">   77   </a>          a6                              :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="78">   78   </a>          a7                              :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="79">   79   </a>          a8                              :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="80">   80   </a>          a9                              :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="81">   81   </a>          a10                             :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="82">   82   </a>          a11                             :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="83">   83   </a>          a12                             :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="84">   84   </a>          );
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="86">   86   </a>
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">COMPONENT</span> ram_bank
</span><span><a class="LN" id="88">   88   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="89">   89   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="90">   90   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="91">   91   </a>          input                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="92">   92   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="93">   93   </a>          address                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="94">   94   </a>          address1                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="95">   95   </a>          address2                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="96">   96   </a>          address3                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="97">   97   </a>          address4                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="98">   98   </a>          address5                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="99">   99   </a>          address6                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="100">  100   </a>          address7                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="101">  101   </a>          address8                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="102">  102   </a>          address9                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="103">  103   </a>          address10                       :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="104">  104   </a>          address11                       :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="105">  105   </a>          bit_out                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="106">  106   </a>          bit_out1                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="107">  107   </a>          bit_out2                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="108">  108   </a>          bit_out3                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="109">  109   </a>          bit_out4                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="110">  110   </a>          bit_out5                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="111">  111   </a>          bit_out6                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="112">  112   </a>          bit_out7                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="113">  113   </a>          bit_out8                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="114">  114   </a>          bit_out9                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="115">  115   </a>          bit_out10                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="116">  116   </a>          bit_out11                       :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="117">  117   </a>          );
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="119">  119   </a>
</span><span><a class="LN" id="120">  120   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : address_calculator
</span><span><a class="LN" id="122">  122   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.address_calculator(rtl);
</span><span><a class="LN" id="123">  123   </a>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : select_address
</span><span><a class="LN" id="125">  125   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.select_address(rtl);
</span><span><a class="LN" id="126">  126   </a>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ram_bank
</span><span><a class="LN" id="128">  128   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ram_bank(rtl);
</span><span><a class="LN" id="129">  129   </a>
</span><span><a class="LN" id="130">  130   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">SIGNAL</span> frame_counter_out1               : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1         : std_logic;
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> ended_flag_iv                    : std_logic;
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> ended_flag_out1                  : std_logic;
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : std_logic;
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> ended_flag_toDel                 : std_logic;
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> ended_flag_delOut                : std_logic;
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> Delay_reg                        : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : std_logic;
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1           : std_logic;
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> addresses                        : vector_of_std_logic_vector14(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix14 [12]</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> a1                               : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> a2                               : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> a3                               : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">SIGNAL</span> a4                               : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">SIGNAL</span> a5                               : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">SIGNAL</span> a6                               : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">SIGNAL</span> a7                               : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">SIGNAL</span> a8                               : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">SIGNAL</span> a9                               : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">SIGNAL</span> a10                              : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">SIGNAL</span> a11                              : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">SIGNAL</span> a12                              : std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">SIGNAL</span> a1_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">SIGNAL</span> Switch2_out1                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">SIGNAL</span> a2_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">SIGNAL</span> Switch3_out1                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="159">  159   </a>  <span class="KW">SIGNAL</span> a3_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="160">  160   </a>  <span class="KW">SIGNAL</span> Switch4_out1                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="161">  161   </a>  <span class="KW">SIGNAL</span> a4_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">SIGNAL</span> Switch5_out1                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="163">  163   </a>  <span class="KW">SIGNAL</span> a5_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">SIGNAL</span> Switch6_out1                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="KW">SIGNAL</span> a6_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="166">  166   </a>  <span class="KW">SIGNAL</span> Switch7_out1                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">SIGNAL</span> a7_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">SIGNAL</span> Switch8_out1                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="169">  169   </a>  <span class="KW">SIGNAL</span> a8_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">SIGNAL</span> Switch9_out1                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="171">  171   </a>  <span class="KW">SIGNAL</span> a9_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="172">  172   </a>  <span class="KW">SIGNAL</span> Switch10_out1                    : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="173">  173   </a>  <span class="KW">SIGNAL</span> a10_unsigned                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="174">  174   </a>  <span class="KW">SIGNAL</span> Switch11_out1                    : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="175">  175   </a>  <span class="KW">SIGNAL</span> a11_unsigned                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="176">  176   </a>  <span class="KW">SIGNAL</span> Switch12_out1                    : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="177">  177   </a>  <span class="KW">SIGNAL</span> a12_unsigned                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="178">  178   </a>  <span class="KW">SIGNAL</span> Switch13_out1                    : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="179">  179   </a>  <span class="KW">SIGNAL</span> ram_bank_out1                    : std_logic;
</span><span><a class="LN" id="180">  180   </a>  <span class="KW">SIGNAL</span> ram_bank_out2                    : std_logic;
</span><span><a class="LN" id="181">  181   </a>  <span class="KW">SIGNAL</span> ram_bank_out3                    : std_logic;
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">SIGNAL</span> ram_bank_out4                    : std_logic;
</span><span><a class="LN" id="183">  183   </a>  <span class="KW">SIGNAL</span> ram_bank_out5                    : std_logic;
</span><span><a class="LN" id="184">  184   </a>  <span class="KW">SIGNAL</span> ram_bank_out6                    : std_logic;
</span><span><a class="LN" id="185">  185   </a>  <span class="KW">SIGNAL</span> ram_bank_out7                    : std_logic;
</span><span><a class="LN" id="186">  186   </a>  <span class="KW">SIGNAL</span> ram_bank_out8                    : std_logic;
</span><span><a class="LN" id="187">  187   </a>  <span class="KW">SIGNAL</span> ram_bank_out9                    : std_logic;
</span><span><a class="LN" id="188">  188   </a>  <span class="KW">SIGNAL</span> ram_bank_out10                   : std_logic;
</span><span><a class="LN" id="189">  189   </a>  <span class="KW">SIGNAL</span> ram_bank_out11                   : std_logic;
</span><span><a class="LN" id="190">  190   </a>  <span class="KW">SIGNAL</span> ram_bank_out12                   : std_logic;
</span><span><a class="LN" id="191">  191   </a>  <span class="KW">SIGNAL</span> global_xor_out1                  : std_logic;
</span><span><a class="LN" id="192">  192   </a>  <span class="KW">SIGNAL</span> global_xor2_out1                 : std_logic;
</span><span><a class="LN" id="193">  193   </a>  <span class="KW">SIGNAL</span> global_xor4_out1                 : std_logic;
</span><span><a class="LN" id="194">  194   </a>  <span class="KW">SIGNAL</span> global_xor1_out1                 : std_logic;
</span><span><a class="LN" id="195">  195   </a>  <span class="KW">SIGNAL</span> global_xor9_out1                 : std_logic;
</span><span><a class="LN" id="196">  196   </a>  <span class="KW">SIGNAL</span> global_xor3_out1                 : std_logic;
</span><span><a class="LN" id="197">  197   </a>  <span class="KW">SIGNAL</span> global_xor7_out1                 : std_logic;
</span><span><a class="LN" id="198">  198   </a>  <span class="KW">SIGNAL</span> global_xor5_out1                 : std_logic;
</span><span><a class="LN" id="199">  199   </a>  <span class="KW">SIGNAL</span> global_xor8_out1                 : std_logic;
</span><span><a class="LN" id="200">  200   </a>  <span class="KW">SIGNAL</span> global_xor10_out1                : std_logic;
</span><span><a class="LN" id="201">  201   </a>  <span class="KW">SIGNAL</span> global_xor11_out1                : std_logic;
</span><span><a class="LN" id="202">  202   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="203">  203   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="204">  204   </a>  <span class="KW">SIGNAL</span> Delay1_delOut                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="205">  205   </a>  <span class="KW">SIGNAL</span> Delay1_ectrl                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="206">  206   </a>  <span class="KW">SIGNAL</span> Delay1_last_value                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="207">  207   </a>
</span><span><a class="LN" id="208">  208   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="209">  209   </a>  <span class="CT">-- Sequential xor</span>
</span><span><a class="LN" id="210">  210   </a>
</span><span><a class="LN" id="211" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:77')" name="code2model">  211   </a>  u_address_calculator : address_calculator
</span><span><a class="LN" id="212" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:77')" name="code2model">  212   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="213" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:77')" name="code2model">  213   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="214" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:77')" name="code2model">  214   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="215" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:77')" name="code2model">  215   </a>              rst =&gt; start,
</span><span><a class="LN" id="216" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:77')" name="code2model">  216   </a>              addresses1 =&gt; addresses  <span class="CT">-- ufix14 [12]</span>
</span><span><a class="LN" id="217" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:77')" name="code2model">  217   </a>              );
</span><span><a class="LN" id="218">  218   </a>
</span><span><a class="LN" id="219" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  219   </a>  u_select_address : select_address
</span><span><a class="LN" id="220" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  220   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( addresses =&gt; addresses,  <span class="CT">-- ufix14 [12]</span>
</span><span><a class="LN" id="221" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  221   </a>              a1 =&gt; a1,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="222" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  222   </a>              a2 =&gt; a2,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="223" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  223   </a>              a3 =&gt; a3,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="224" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  224   </a>              a4 =&gt; a4,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="225" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  225   </a>              a5 =&gt; a5,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="226" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  226   </a>              a6 =&gt; a6,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="227" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  227   </a>              a7 =&gt; a7,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="228" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  228   </a>              a8 =&gt; a8,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="229" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  229   </a>              a9 =&gt; a9,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="230" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  230   </a>              a10 =&gt; a10,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="231" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  231   </a>              a11 =&gt; a11,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="232" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  232   </a>              a12 =&gt; a12  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="233" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111')" name="code2model">  233   </a>              );
</span><span><a class="LN" id="234">  234   </a>
</span><span><a class="LN" id="235" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  235   </a>  u_ram_bank : ram_bank
</span><span><a class="LN" id="236" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  236   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="237" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  237   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="238" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  238   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="239" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  239   </a>              input =&gt; input_bit,
</span><span><a class="LN" id="240" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  240   </a>              enable =&gt; Logical_Operator1_out1,
</span><span><a class="LN" id="241" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  241   </a>              address =&gt; std_logic_vector(Switch2_out1),  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="242" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  242   </a>              address1 =&gt; std_logic_vector(Switch3_out1),  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="243" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  243   </a>              address2 =&gt; std_logic_vector(Switch4_out1),  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="244" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  244   </a>              address3 =&gt; std_logic_vector(Switch5_out1),  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="245" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  245   </a>              address4 =&gt; std_logic_vector(Switch6_out1),  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="246" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  246   </a>              address5 =&gt; std_logic_vector(Switch7_out1),  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="247" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  247   </a>              address6 =&gt; std_logic_vector(Switch8_out1),  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="248" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  248   </a>              address7 =&gt; std_logic_vector(Switch9_out1),  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="249" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  249   </a>              address8 =&gt; std_logic_vector(Switch10_out1),  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="250" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  250   </a>              address9 =&gt; std_logic_vector(Switch11_out1),  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="251" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  251   </a>              address10 =&gt; std_logic_vector(Switch12_out1),  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="252" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  252   </a>              address11 =&gt; std_logic_vector(Switch13_out1),  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="253" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  253   </a>              bit_out =&gt; ram_bank_out1,
</span><span><a class="LN" id="254" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  254   </a>              bit_out1 =&gt; ram_bank_out2,
</span><span><a class="LN" id="255" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  255   </a>              bit_out2 =&gt; ram_bank_out3,
</span><span><a class="LN" id="256" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  256   </a>              bit_out3 =&gt; ram_bank_out4,
</span><span><a class="LN" id="257" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  257   </a>              bit_out4 =&gt; ram_bank_out5,
</span><span><a class="LN" id="258" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  258   </a>              bit_out5 =&gt; ram_bank_out6,
</span><span><a class="LN" id="259" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  259   </a>              bit_out6 =&gt; ram_bank_out7,
</span><span><a class="LN" id="260" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  260   </a>              bit_out7 =&gt; ram_bank_out8,
</span><span><a class="LN" id="261" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  261   </a>              bit_out8 =&gt; ram_bank_out9,
</span><span><a class="LN" id="262" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  262   </a>              bit_out9 =&gt; ram_bank_out10,
</span><span><a class="LN" id="263" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  263   </a>              bit_out10 =&gt; ram_bank_out11,
</span><span><a class="LN" id="264" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  264   </a>              bit_out11 =&gt; ram_bank_out12
</span><span><a class="LN" id="265" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:503','ldpc_dvbs2_model_v2:67','ldpc_dvbs2_model_v2:68','ldpc_dvbs2_model_v2:107','ldpc_dvbs2_model_v2:431'})" name="code2model">  265   </a>              );
</span><span><a class="LN" id="266">  266   </a>
</span><span><a class="LN" id="267">  267   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" id="268">  268   </a>
</span><span><a class="LN" id="269">  269   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="270">  270   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="271">  271   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="272">  272   </a>  <span class="CT">--  count to value  = 16200</span>
</span><span><a class="LN" id="273" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  273   </a>  frame_counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="274" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  274   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="275" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  275   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="276" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  276   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="277" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  277   </a>        frame_counter_out1 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" id="278" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  278   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="279" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  279   </a>        <span class="KW">IF</span> end_of_frame = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="280" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  280   </a>          frame_counter_out1 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" id="281" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  281   </a>        <span class="KW">ELSIF</span> frame_counter_out1 &gt;= to_unsigned(16#3F48#, 14) <span class="KW">THEN</span>
</span><span><a class="LN" id="282" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  282   </a>          frame_counter_out1 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" id="283" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  283   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="284" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  284   </a>          frame_counter_out1 &lt;= frame_counter_out1 + to_unsigned(16#0001#, 14);
</span><span><a class="LN" id="285" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  285   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="286" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  286   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="287" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  287   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="288" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:140','ldpc_dvbs2_model_v2:261','ldpc_dvbs2_model_v2:273','ldpc_dvbs2_model_v2:275','ldpc_dvbs2_model_v2:279','ldpc_dvbs2_model_v2:281','ldpc_dvbs2_model_v2:282','ldpc_dvbs2_model_v2:284','ldpc_dvbs2_model_v2:262','ldpc_dvbs2_model_v2:286','ldpc_dvbs2_model_v2:288','ldpc_dvbs2_model_v2:264','ldpc_dvbs2_model_v2:267','ldpc_dvbs2_model_v2:269'})" name="code2model">  288   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> frame_counter_process;
</span><span><a class="LN" id="289">  289   </a>
</span><span><a class="LN" id="290">  290   </a>
</span><span><a class="LN" id="291">  291   </a>
</span><span><a class="LN" id="292" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:139')" name="code2model">  292   </a>  Compare_To_Constant_out1 &lt;= '1' <span class="KW">WHEN</span> frame_counter_out1 = to_unsigned(16#3F48#, 14) <span class="KW">ELSE</span>
</span><span><a class="LN" id="293" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:139')" name="code2model">  293   </a>      '0';
</span><span><a class="LN" id="294">  294   </a>
</span><span><a class="LN" id="295">  295   </a>  ended_flag_iv &lt;= '0';
</span><span><a class="LN" id="296">  296   </a>
</span><span><a class="LN" id="297">  297   </a>
</span><span><a class="LN" id="298" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:137')" name="code2model">  298   </a>  Switch1_out1 &lt;= end_of_frame <span class="KW">WHEN</span> ended_flag_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="299" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:137')" name="code2model">  299   </a>      ended_flag_out1;
</span><span><a class="LN" id="300">  300   </a>
</span><span><a class="LN" id="301">  301   </a>
</span><span><a class="LN" id="302">  302   </a>  ended_flag_toDel &lt;= Switch1_out1 <span class="KW">WHEN</span> Compare_To_Constant_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="303">  303   </a>      ended_flag_iv;
</span><span><a class="LN" id="304">  304   </a>
</span><span><a class="LN" id="305" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:138')" name="code2model">  305   </a>  ended_flag_lowered_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="306" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:138')" name="code2model">  306   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="307" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:138')" name="code2model">  307   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="308" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:138')" name="code2model">  308   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="309" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:138')" name="code2model">  309   </a>        ended_flag_delOut &lt;= '0';
</span><span><a class="LN" id="310" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:138')" name="code2model">  310   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="311" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:138')" name="code2model">  311   </a>        ended_flag_delOut &lt;= ended_flag_toDel;
</span><span><a class="LN" id="312" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:138')" name="code2model">  312   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="313" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:138')" name="code2model">  313   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="314" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:138')" name="code2model">  314   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> ended_flag_lowered_process;
</span><span><a class="LN" id="315">  315   </a>
</span><span><a class="LN" id="316">  316   </a>
</span><span><a class="LN" id="317">  317   </a>
</span><span><a class="LN" id="318" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:258','ldpc_dvbs2_model_v2:260','ldpc_dvbs2_model_v2:274','ldpc_dvbs2_model_v2:278','ldpc_dvbs2_model_v2:280','ldpc_dvbs2_model_v2:283','ldpc_dvbs2_model_v2:285','ldpc_dvbs2_model_v2:287','ldpc_dvbs2_model_v2:289','ldpc_dvbs2_model_v2:449','ldpc_dvbs2_model_v2:263','ldpc_dvbs2_model_v2:266','ldpc_dvbs2_model_v2:268','ldpc_dvbs2_model_v2:272'})" name="code2model">  318   </a>  ended_flag_out1 &lt;= ended_flag_delOut <span class="KW">WHEN</span> Compare_To_Constant_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="319" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:258','ldpc_dvbs2_model_v2:260','ldpc_dvbs2_model_v2:274','ldpc_dvbs2_model_v2:278','ldpc_dvbs2_model_v2:280','ldpc_dvbs2_model_v2:283','ldpc_dvbs2_model_v2:285','ldpc_dvbs2_model_v2:287','ldpc_dvbs2_model_v2:289','ldpc_dvbs2_model_v2:449','ldpc_dvbs2_model_v2:263','ldpc_dvbs2_model_v2:266','ldpc_dvbs2_model_v2:268','ldpc_dvbs2_model_v2:272'})" name="code2model">  319   </a>      ended_flag_iv;
</span><span><a class="LN" id="320">  320   </a>
</span><span><a class="LN" id="321" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:845')" name="code2model">  321   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="322" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:845')" name="code2model">  322   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="323" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:845')" name="code2model">  323   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="324" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:845')" name="code2model">  324   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="325" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:845')" name="code2model">  325   </a>        Delay_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="326" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:845')" name="code2model">  326   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="327" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:845')" name="code2model">  327   </a>        Delay_reg(0) &lt;= ended_flag_out1;
</span><span><a class="LN" id="328" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:845')" name="code2model">  328   </a>        Delay_reg(1) &lt;= Delay_reg(0);
</span><span><a class="LN" id="329" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:845')" name="code2model">  329   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="330" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:845')" name="code2model">  330   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="331" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:845')" name="code2model">  331   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="332">  332   </a>
</span><span><a class="LN" id="333" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:845')" name="code2model">  333   </a>  Delay_out1 &lt;= Delay_reg(1);
</span><span><a class="LN" id="334">  334   </a>
</span><span><a class="LN" id="335" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:448')" name="code2model">  335   </a>  Logical_Operator1_out1 &lt;=  <span class="KW">NOT</span> ended_flag_out1;
</span><span><a class="LN" id="336">  336   </a>
</span><span><a class="LN" id="337">  337   </a>  a1_unsigned &lt;= unsigned(a1);
</span><span><a class="LN" id="338">  338   </a>
</span><span><a class="LN" id="339">  339   </a>
</span><span><a class="LN" id="340" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:257')" name="code2model">  340   </a>  Switch2_out1 &lt;= a1_unsigned <span class="KW">WHEN</span> ended_flag_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="341" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:257')" name="code2model">  341   </a>      frame_counter_out1;
</span><span><a class="LN" id="342">  342   </a>
</span><span><a class="LN" id="343">  343   </a>  a2_unsigned &lt;= unsigned(a2);
</span><span><a class="LN" id="344">  344   </a>
</span><span><a class="LN" id="345">  345   </a>
</span><span><a class="LN" id="346" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:265')" name="code2model">  346   </a>  Switch3_out1 &lt;= a2_unsigned <span class="KW">WHEN</span> ended_flag_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="347" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:265')" name="code2model">  347   </a>      frame_counter_out1;
</span><span><a class="LN" id="348">  348   </a>
</span><span><a class="LN" id="349">  349   </a>  a3_unsigned &lt;= unsigned(a3);
</span><span><a class="LN" id="350">  350   </a>
</span><span><a class="LN" id="351">  351   </a>
</span><span><a class="LN" id="352" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:270')" name="code2model">  352   </a>  Switch4_out1 &lt;= a3_unsigned <span class="KW">WHEN</span> ended_flag_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="353" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:270')" name="code2model">  353   </a>      frame_counter_out1;
</span><span><a class="LN" id="354">  354   </a>
</span><span><a class="LN" id="355">  355   </a>  a4_unsigned &lt;= unsigned(a4);
</span><span><a class="LN" id="356">  356   </a>
</span><span><a class="LN" id="357">  357   </a>
</span><span><a class="LN" id="358" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:271')" name="code2model">  358   </a>  Switch5_out1 &lt;= a4_unsigned <span class="KW">WHEN</span> ended_flag_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="359" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:271')" name="code2model">  359   </a>      frame_counter_out1;
</span><span><a class="LN" id="360">  360   </a>
</span><span><a class="LN" id="361">  361   </a>  a5_unsigned &lt;= unsigned(a5);
</span><span><a class="LN" id="362">  362   </a>
</span><span><a class="LN" id="363">  363   </a>
</span><span><a class="LN" id="364" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:276')" name="code2model">  364   </a>  Switch6_out1 &lt;= a5_unsigned <span class="KW">WHEN</span> ended_flag_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="365" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:276')" name="code2model">  365   </a>      frame_counter_out1;
</span><span><a class="LN" id="366">  366   </a>
</span><span><a class="LN" id="367">  367   </a>  a6_unsigned &lt;= unsigned(a6);
</span><span><a class="LN" id="368">  368   </a>
</span><span><a class="LN" id="369">  369   </a>
</span><span><a class="LN" id="370" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:277')" name="code2model">  370   </a>  Switch7_out1 &lt;= a6_unsigned <span class="KW">WHEN</span> ended_flag_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="371" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:277')" name="code2model">  371   </a>      frame_counter_out1;
</span><span><a class="LN" id="372">  372   </a>
</span><span><a class="LN" id="373">  373   </a>  a7_unsigned &lt;= unsigned(a7);
</span><span><a class="LN" id="374">  374   </a>
</span><span><a class="LN" id="375">  375   </a>
</span><span><a class="LN" id="376" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:290')" name="code2model">  376   </a>  Switch8_out1 &lt;= a7_unsigned <span class="KW">WHEN</span> ended_flag_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="377" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:290')" name="code2model">  377   </a>      frame_counter_out1;
</span><span><a class="LN" id="378">  378   </a>
</span><span><a class="LN" id="379">  379   </a>  a8_unsigned &lt;= unsigned(a8);
</span><span><a class="LN" id="380">  380   </a>
</span><span><a class="LN" id="381">  381   </a>
</span><span><a class="LN" id="382" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:291')" name="code2model">  382   </a>  Switch9_out1 &lt;= a8_unsigned <span class="KW">WHEN</span> ended_flag_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="383" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:291')" name="code2model">  383   </a>      frame_counter_out1;
</span><span><a class="LN" id="384">  384   </a>
</span><span><a class="LN" id="385">  385   </a>  a9_unsigned &lt;= unsigned(a9);
</span><span><a class="LN" id="386">  386   </a>
</span><span><a class="LN" id="387">  387   </a>
</span><span><a class="LN" id="388" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:292')" name="code2model">  388   </a>  Switch10_out1 &lt;= a9_unsigned <span class="KW">WHEN</span> ended_flag_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="389" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:292')" name="code2model">  389   </a>      frame_counter_out1;
</span><span><a class="LN" id="390">  390   </a>
</span><span><a class="LN" id="391">  391   </a>  a10_unsigned &lt;= unsigned(a10);
</span><span><a class="LN" id="392">  392   </a>
</span><span><a class="LN" id="393">  393   </a>
</span><span><a class="LN" id="394" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:293')" name="code2model">  394   </a>  Switch11_out1 &lt;= a10_unsigned <span class="KW">WHEN</span> ended_flag_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="395" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:293')" name="code2model">  395   </a>      frame_counter_out1;
</span><span><a class="LN" id="396">  396   </a>
</span><span><a class="LN" id="397">  397   </a>  a11_unsigned &lt;= unsigned(a11);
</span><span><a class="LN" id="398">  398   </a>
</span><span><a class="LN" id="399">  399   </a>
</span><span><a class="LN" id="400" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:294')" name="code2model">  400   </a>  Switch12_out1 &lt;= a11_unsigned <span class="KW">WHEN</span> ended_flag_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="401" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:294')" name="code2model">  401   </a>      frame_counter_out1;
</span><span><a class="LN" id="402">  402   </a>
</span><span><a class="LN" id="403">  403   </a>  a12_unsigned &lt;= unsigned(a12);
</span><span><a class="LN" id="404">  404   </a>
</span><span><a class="LN" id="405">  405   </a>
</span><span><a class="LN" id="406" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:295')" name="code2model">  406   </a>  Switch13_out1 &lt;= a12_unsigned <span class="KW">WHEN</span> ended_flag_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="407" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:295')" name="code2model">  407   </a>      frame_counter_out1;
</span><span><a class="LN" id="408">  408   </a>
</span><span><a class="LN" id="409" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:124')" name="code2model">  409   </a>  global_xor_out1 &lt;= ram_bank_out1 <span class="KW">XOR</span> ram_bank_out2;
</span><span><a class="LN" id="410">  410   </a>
</span><span><a class="LN" id="411" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:436')" name="code2model">  411   </a>  global_xor2_out1 &lt;= ram_bank_out5 <span class="KW">XOR</span> ram_bank_out6;
</span><span><a class="LN" id="412">  412   </a>
</span><span><a class="LN" id="413" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:438')" name="code2model">  413   </a>  global_xor4_out1 &lt;= ram_bank_out9 <span class="KW">XOR</span> ram_bank_out10;
</span><span><a class="LN" id="414">  414   </a>
</span><span><a class="LN" id="415" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:434')" name="code2model">  415   </a>  global_xor1_out1 &lt;= ram_bank_out3 <span class="KW">XOR</span> ram_bank_out4;
</span><span><a class="LN" id="416">  416   </a>
</span><span><a class="LN" id="417" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:443')" name="code2model">  417   </a>  global_xor9_out1 &lt;= global_xor_out1 <span class="KW">XOR</span> global_xor1_out1;
</span><span><a class="LN" id="418">  418   </a>
</span><span><a class="LN" id="419" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:437')" name="code2model">  419   </a>  global_xor3_out1 &lt;= ram_bank_out7 <span class="KW">XOR</span> ram_bank_out8;
</span><span><a class="LN" id="420">  420   </a>
</span><span><a class="LN" id="421" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:441')" name="code2model">  421   </a>  global_xor7_out1 &lt;= global_xor2_out1 <span class="KW">XOR</span> global_xor3_out1;
</span><span><a class="LN" id="422">  422   </a>
</span><span><a class="LN" id="423" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:439')" name="code2model">  423   </a>  global_xor5_out1 &lt;= ram_bank_out11 <span class="KW">XOR</span> ram_bank_out12;
</span><span><a class="LN" id="424">  424   </a>
</span><span><a class="LN" id="425" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:442')" name="code2model">  425   </a>  global_xor8_out1 &lt;= global_xor4_out1 <span class="KW">XOR</span> global_xor5_out1;
</span><span><a class="LN" id="426">  426   </a>
</span><span><a class="LN" id="427" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:444')" name="code2model">  427   </a>  global_xor10_out1 &lt;= global_xor7_out1 <span class="KW">XOR</span> global_xor8_out1;
</span><span><a class="LN" id="428">  428   </a>
</span><span><a class="LN" id="429" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:445')" name="code2model">  429   </a>  global_xor11_out1 &lt;= global_xor9_out1 <span class="KW">XOR</span> global_xor10_out1;
</span><span><a class="LN" id="430">  430   </a>
</span><span><a class="LN" id="431" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:95')" name="code2model">  431   </a>  Logical_Operator_out1 &lt;= global_xor11_out1 <span class="KW">XOR</span> Delay1_out1;
</span><span><a class="LN" id="432">  432   </a>
</span><span><a class="LN" id="433">  433   </a>
</span><span><a class="LN" id="434">  434   </a>  Delay1_ectrl &lt;= Delay1_delOut <span class="KW">WHEN</span> Delay_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="435">  435   </a>      Logical_Operator_out1;
</span><span><a class="LN" id="436">  436   </a>
</span><span><a class="LN" id="437" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:94')" name="code2model">  437   </a>  Delay1_lowered_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="438" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:94')" name="code2model">  438   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="439" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:94')" name="code2model">  439   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="440" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:94')" name="code2model">  440   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="441" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:94')" name="code2model">  441   </a>        Delay1_delOut &lt;= '0';
</span><span><a class="LN" id="442" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:94')" name="code2model">  442   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="443" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:94')" name="code2model">  443   </a>        Delay1_delOut &lt;= Delay1_ectrl;
</span><span><a class="LN" id="444" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:94')" name="code2model">  444   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="445" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:94')" name="code2model">  445   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="446" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:94')" name="code2model">  446   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_lowered_process;
</span><span><a class="LN" id="447">  447   </a>
</span><span><a class="LN" id="448">  448   </a>
</span><span><a class="LN" id="449">  449   </a>  Delay1_bypass_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="450">  450   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="451">  451   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="452">  452   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="453">  453   </a>        Delay1_last_value &lt;= '0';
</span><span><a class="LN" id="454">  454   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="455">  455   </a>        Delay1_last_value &lt;= Delay1_out1;
</span><span><a class="LN" id="456">  456   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="457">  457   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="458">  458   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_bypass_process;
</span><span><a class="LN" id="459">  459   </a>
</span><span><a class="LN" id="460">  460   </a>
</span><span><a class="LN" id="461">  461   </a>
</span><span><a class="LN" id="462">  462   </a>  Delay1_out1 &lt;= Delay1_last_value <span class="KW">WHEN</span> Delay_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="463">  463   </a>      Delay1_delOut;
</span><span><a class="LN" id="464">  464   </a>
</span><span><a class="LN" id="465">  465   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="466">  466   </a>
</span><span><a class="LN" id="467">  467   </a>  out_rsvd &lt;= Delay1_out1;
</span><span><a class="LN" id="468">  468   </a>
</span><span><a class="LN" id="469">  469   </a>  valid_out &lt;= Delay_out1;
</span><span><a class="LN" id="470">  470   </a>
</span><span><a class="LN" id="471">  471   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="472">  472   </a>
</span><span><a class="LN" id="473">  473   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
