// Seed: 2615169184
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    output wor id_4
    , id_18,
    output uwire id_5,
    input uwire id_6,
    input wor id_7,
    input supply0 id_8,
    input wand id_9,
    input tri0 id_10,
    input wor id_11,
    input tri0 id_12,
    output uwire id_13,
    input tri id_14,
    input tri0 id_15,
    input wand id_16
);
  always @(1 or posedge 1) id_4 = 1'd0;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1,
    output wire id_2
);
  wire id_4, id_5;
  module_0(
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0
  );
  wire id_6;
endmodule
