set ::env(PROJECT_NAME) multi_enc_decx2x4
set ::env(DESIGN_TOP) multi_enc_decx2x4
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/multi_enc_decx2x4/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/multi_enc_decx2x4/rtl/multi_enc_decx2x4.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
