#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\oberm\iverilog\lib\ivl\va_math.vpi";
S_000001b7eefc6240 .scope module, "tb_MIPS_Single_Cycle" "tb_MIPS_Single_Cycle" 2 12;
 .timescale -12 -12;
v000001b7ef01d200_0 .var "clk", 0 0;
v000001b7ef01b540_0 .var "cnt", 31 0;
v000001b7ef01c8a0_0 .var "rst_n", 0 0;
E_000001b7eefc6b80 .event negedge, v000001b7eefcd8f0_0;
S_000001b7eefa54c0 .scope module, "u_MIPS_Single_Cycle" "MIPS_Single_Cycle" 2 49, 3 1 0, S_000001b7eefc6240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
L_000001b7eef9ea40 .functor AND 1, v000001b7eefcef70_0, L_000001b7ef07a550, C4<1>, C4<1>;
L_000001b7eef9eb90 .functor BUFZ 32, L_000001b7eef9eea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b7ef0195d0_0 .net "ALUControl", 2 0, v000001b7eefcd3f0_0;  1 drivers
v000001b7ef01af70_0 .net "ALUOp", 1 0, v000001b7eefce7f0_0;  1 drivers
v000001b7ef019710_0 .net "ALUResult", 31 0, v000001b7eefce1b0_0;  1 drivers
v000001b7ef01b150_0 .net "ALUSrc", 0 0, v000001b7eefcde90_0;  1 drivers
v000001b7ef019e90_0 .net "Branch", 0 0, v000001b7eefcef70_0;  1 drivers
v000001b7ef01a110_0 .net "Instr", 31 0, L_000001b7ef01ba40;  1 drivers
v000001b7ef01b1f0_0 .net "Jump", 0 0, v000001b7eefcdfd0_0;  1 drivers
v000001b7ef019990_0 .net "MemWrite", 0 0, v000001b7eefcdf30_0;  1 drivers
v000001b7ef01a1b0_0 .net "MemtoReg", 0 0, v000001b7eefcf010_0;  1 drivers
v000001b7ef019f30_0 .net "PC", 31 0, v000001b7ef01ae30_0;  1 drivers
v000001b7ef019fd0_0 .net "PCSrc", 0 0, L_000001b7eef9ea40;  1 drivers
v000001b7ef01a250_0 .net "RD2", 31 0, L_000001b7eef9eea0;  1 drivers
v000001b7ef01b4a0_0 .net "ReadData", 31 0, v000001b7eefce110_0;  1 drivers
v000001b7ef01bb80_0 .net "RegDst", 0 0, v000001b7eefce070_0;  1 drivers
v000001b7ef01bc20_0 .net "RegWrite", 0 0, v000001b7eefcf0b0_0;  1 drivers
v000001b7ef01c300_0 .net "SignImm", 31 0, L_000001b7ef07ad70;  1 drivers
v000001b7ef01d340_0 .net "SrcA", 31 0, L_000001b7eef9edc0;  1 drivers
v000001b7ef01cd00_0 .net "SrcB", 31 0, L_000001b7ef01b7c0;  1 drivers
v000001b7ef01d0c0_0 .net "WD3", 31 0, L_000001b7ef01c9e0;  1 drivers
v000001b7ef01ca80_0 .net "WriteData", 31 0, L_000001b7eef9eb90;  1 drivers
v000001b7ef01bcc0_0 .net "WriteReg", 4 0, L_000001b7ef01be00;  1 drivers
v000001b7ef01c6c0_0 .net "Zero", 0 0, L_000001b7ef07a550;  1 drivers
v000001b7ef01cb20_0 .net *"_ivl_3", 4 0, L_000001b7ef01cbc0;  1 drivers
v000001b7ef01cee0_0 .net *"_ivl_5", 4 0, L_000001b7ef01d160;  1 drivers
v000001b7ef01bd60_0 .net "clk", 0 0, v000001b7ef01d200_0;  1 drivers
v000001b7ef01c940_0 .net "rst_n", 0 0, v000001b7ef01c8a0_0;  1 drivers
L_000001b7ef01cbc0 .part L_000001b7ef01ba40, 11, 5;
L_000001b7ef01d160 .part L_000001b7ef01ba40, 16, 5;
L_000001b7ef01be00 .functor MUXZ 5, L_000001b7ef01d160, L_000001b7ef01cbc0, v000001b7eefce070_0, C4<>;
L_000001b7ef01b7c0 .functor MUXZ 32, L_000001b7eef9eea0, L_000001b7ef07ad70, v000001b7eefcde90_0, C4<>;
L_000001b7ef01c9e0 .functor MUXZ 32, v000001b7eefce1b0_0, v000001b7eefce110_0, v000001b7eefcf010_0, C4<>;
L_000001b7ef01c080 .part L_000001b7ef01ba40, 0, 26;
L_000001b7ef01bae0 .part L_000001b7ef01ba40, 26, 6;
L_000001b7ef07ae10 .part L_000001b7ef01ba40, 21, 5;
L_000001b7ef07bc70 .part L_000001b7ef01ba40, 16, 5;
L_000001b7ef07bef0 .part L_000001b7ef01ba40, 0, 16;
L_000001b7ef07ab90 .part L_000001b7ef01ba40, 0, 6;
S_000001b7eefa5650 .scope module, "u_ALU" "ALU" 3 95, 4 1 0, S_000001b7eefa54c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001b7eefcd850_0 .net "ALUControl", 2 0, v000001b7eefcd3f0_0;  alias, 1 drivers
v000001b7eefce1b0_0 .var "ALUResult", 31 0;
v000001b7eefcd350_0 .net "SrcA", 31 0, L_000001b7eef9edc0;  alias, 1 drivers
v000001b7eefcda30_0 .net "SrcB", 31 0, L_000001b7ef01b7c0;  alias, 1 drivers
v000001b7eefcddf0_0 .net "Zero", 0 0, L_000001b7ef07a550;  alias, 1 drivers
L_000001b7ef0302c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7eefcea70_0 .net/2u *"_ivl_0", 31 0, L_000001b7ef0302c8;  1 drivers
v000001b7eefcdd50_0 .net *"_ivl_2", 0 0, L_000001b7ef07bdb0;  1 drivers
L_000001b7ef030310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b7eefce9d0_0 .net/2u *"_ivl_4", 0 0, L_000001b7ef030310;  1 drivers
L_000001b7ef030358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b7eefce930_0 .net/2u *"_ivl_6", 0 0, L_000001b7ef030358;  1 drivers
E_000001b7eefc6e00 .event anyedge, v000001b7eefcd850_0, v000001b7eefcd350_0, v000001b7eefcda30_0;
L_000001b7ef07bdb0 .cmp/ne 32, v000001b7eefce1b0_0, L_000001b7ef0302c8;
L_000001b7ef07a550 .functor MUXZ 1, L_000001b7ef030358, L_000001b7ef030310, L_000001b7ef07bdb0, C4<>;
S_000001b7eef98200 .scope module, "u_ALU_Control_Unit" "ALU_Control_Unit" 3 89, 5 1 0, S_000001b7eefa54c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "Funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 3 "ALUControl";
v000001b7eefcd3f0_0 .var "ALUControl", 2 0;
v000001b7eefcd530_0 .net "ALUOp", 1 0, v000001b7eefce7f0_0;  alias, 1 drivers
v000001b7eefce610_0 .net "Funct", 5 0, L_000001b7ef07ab90;  1 drivers
E_000001b7eefc7200 .event anyedge, v000001b7eefcd530_0, v000001b7eefce610_0;
S_000001b7eef98390 .scope module, "u_Control_Unit" "Control_Unit" 3 49, 6 1 0, S_000001b7eefa54c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /INPUT 6 "Opcode";
v000001b7eefce7f0_0 .var "ALUOp", 1 0;
v000001b7eefcde90_0 .var "ALUSrc", 0 0;
v000001b7eefcef70_0 .var "Branch", 0 0;
v000001b7eefcdfd0_0 .var "Jump", 0 0;
v000001b7eefcdf30_0 .var "MemWrite", 0 0;
v000001b7eefcf010_0 .var "MemtoReg", 0 0;
v000001b7eefceb10_0 .net "Opcode", 5 0, L_000001b7ef01bae0;  1 drivers
v000001b7eefce070_0 .var "RegDst", 0 0;
v000001b7eefcf0b0_0 .var "RegWrite", 0 0;
v000001b7eefcd8f0_0 .net "clk", 0 0, v000001b7ef01d200_0;  alias, 1 drivers
v000001b7eefcebb0_0 .net "rst_n", 0 0, v000001b7ef01c8a0_0;  alias, 1 drivers
E_000001b7eefc6a40 .event anyedge, v000001b7eefceb10_0;
S_000001b7eef8ebb0 .scope module, "u_Data_Memory" "Data_Memory" 3 79, 7 1 0, S_000001b7eefa54c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "WE";
    .port_info 5 /OUTPUT 32 "RD";
v000001b7eefcec50_0 .net "A", 31 0, v000001b7eefce1b0_0;  alias, 1 drivers
v000001b7eefce250 .array "DATA_MEM", 0 84, 31 0;
v000001b7eefce110_0 .var "RD", 31 0;
v000001b7eefce390_0 .net "WD", 31 0, L_000001b7eef9eb90;  alias, 1 drivers
v000001b7eefcd490_0 .net "WE", 0 0, v000001b7eefcdf30_0;  alias, 1 drivers
v000001b7eefcd670_0 .net "clk", 0 0, v000001b7ef01d200_0;  alias, 1 drivers
v000001b7eefcd5d0_0 .var/i "fd", 31 0;
v000001b7eefce6b0_0 .net "rst_n", 0 0, v000001b7ef01c8a0_0;  alias, 1 drivers
E_000001b7eefc7680 .event posedge, v000001b7eefcd8f0_0;
v000001b7eefce250_0 .array/port v000001b7eefce250, 0;
v000001b7eefce250_1 .array/port v000001b7eefce250, 1;
v000001b7eefce250_2 .array/port v000001b7eefce250, 2;
E_000001b7eefc7080/0 .event anyedge, v000001b7eefce1b0_0, v000001b7eefce250_0, v000001b7eefce250_1, v000001b7eefce250_2;
v000001b7eefce250_3 .array/port v000001b7eefce250, 3;
v000001b7eefce250_4 .array/port v000001b7eefce250, 4;
v000001b7eefce250_5 .array/port v000001b7eefce250, 5;
v000001b7eefce250_6 .array/port v000001b7eefce250, 6;
E_000001b7eefc7080/1 .event anyedge, v000001b7eefce250_3, v000001b7eefce250_4, v000001b7eefce250_5, v000001b7eefce250_6;
v000001b7eefce250_7 .array/port v000001b7eefce250, 7;
v000001b7eefce250_8 .array/port v000001b7eefce250, 8;
v000001b7eefce250_9 .array/port v000001b7eefce250, 9;
v000001b7eefce250_10 .array/port v000001b7eefce250, 10;
E_000001b7eefc7080/2 .event anyedge, v000001b7eefce250_7, v000001b7eefce250_8, v000001b7eefce250_9, v000001b7eefce250_10;
v000001b7eefce250_11 .array/port v000001b7eefce250, 11;
v000001b7eefce250_12 .array/port v000001b7eefce250, 12;
v000001b7eefce250_13 .array/port v000001b7eefce250, 13;
v000001b7eefce250_14 .array/port v000001b7eefce250, 14;
E_000001b7eefc7080/3 .event anyedge, v000001b7eefce250_11, v000001b7eefce250_12, v000001b7eefce250_13, v000001b7eefce250_14;
v000001b7eefce250_15 .array/port v000001b7eefce250, 15;
v000001b7eefce250_16 .array/port v000001b7eefce250, 16;
v000001b7eefce250_17 .array/port v000001b7eefce250, 17;
v000001b7eefce250_18 .array/port v000001b7eefce250, 18;
E_000001b7eefc7080/4 .event anyedge, v000001b7eefce250_15, v000001b7eefce250_16, v000001b7eefce250_17, v000001b7eefce250_18;
v000001b7eefce250_19 .array/port v000001b7eefce250, 19;
v000001b7eefce250_20 .array/port v000001b7eefce250, 20;
v000001b7eefce250_21 .array/port v000001b7eefce250, 21;
v000001b7eefce250_22 .array/port v000001b7eefce250, 22;
E_000001b7eefc7080/5 .event anyedge, v000001b7eefce250_19, v000001b7eefce250_20, v000001b7eefce250_21, v000001b7eefce250_22;
v000001b7eefce250_23 .array/port v000001b7eefce250, 23;
v000001b7eefce250_24 .array/port v000001b7eefce250, 24;
v000001b7eefce250_25 .array/port v000001b7eefce250, 25;
v000001b7eefce250_26 .array/port v000001b7eefce250, 26;
E_000001b7eefc7080/6 .event anyedge, v000001b7eefce250_23, v000001b7eefce250_24, v000001b7eefce250_25, v000001b7eefce250_26;
v000001b7eefce250_27 .array/port v000001b7eefce250, 27;
v000001b7eefce250_28 .array/port v000001b7eefce250, 28;
v000001b7eefce250_29 .array/port v000001b7eefce250, 29;
v000001b7eefce250_30 .array/port v000001b7eefce250, 30;
E_000001b7eefc7080/7 .event anyedge, v000001b7eefce250_27, v000001b7eefce250_28, v000001b7eefce250_29, v000001b7eefce250_30;
v000001b7eefce250_31 .array/port v000001b7eefce250, 31;
v000001b7eefce250_32 .array/port v000001b7eefce250, 32;
v000001b7eefce250_33 .array/port v000001b7eefce250, 33;
v000001b7eefce250_34 .array/port v000001b7eefce250, 34;
E_000001b7eefc7080/8 .event anyedge, v000001b7eefce250_31, v000001b7eefce250_32, v000001b7eefce250_33, v000001b7eefce250_34;
v000001b7eefce250_35 .array/port v000001b7eefce250, 35;
v000001b7eefce250_36 .array/port v000001b7eefce250, 36;
v000001b7eefce250_37 .array/port v000001b7eefce250, 37;
v000001b7eefce250_38 .array/port v000001b7eefce250, 38;
E_000001b7eefc7080/9 .event anyedge, v000001b7eefce250_35, v000001b7eefce250_36, v000001b7eefce250_37, v000001b7eefce250_38;
v000001b7eefce250_39 .array/port v000001b7eefce250, 39;
v000001b7eefce250_40 .array/port v000001b7eefce250, 40;
v000001b7eefce250_41 .array/port v000001b7eefce250, 41;
v000001b7eefce250_42 .array/port v000001b7eefce250, 42;
E_000001b7eefc7080/10 .event anyedge, v000001b7eefce250_39, v000001b7eefce250_40, v000001b7eefce250_41, v000001b7eefce250_42;
v000001b7eefce250_43 .array/port v000001b7eefce250, 43;
v000001b7eefce250_44 .array/port v000001b7eefce250, 44;
v000001b7eefce250_45 .array/port v000001b7eefce250, 45;
v000001b7eefce250_46 .array/port v000001b7eefce250, 46;
E_000001b7eefc7080/11 .event anyedge, v000001b7eefce250_43, v000001b7eefce250_44, v000001b7eefce250_45, v000001b7eefce250_46;
v000001b7eefce250_47 .array/port v000001b7eefce250, 47;
v000001b7eefce250_48 .array/port v000001b7eefce250, 48;
v000001b7eefce250_49 .array/port v000001b7eefce250, 49;
v000001b7eefce250_50 .array/port v000001b7eefce250, 50;
E_000001b7eefc7080/12 .event anyedge, v000001b7eefce250_47, v000001b7eefce250_48, v000001b7eefce250_49, v000001b7eefce250_50;
v000001b7eefce250_51 .array/port v000001b7eefce250, 51;
v000001b7eefce250_52 .array/port v000001b7eefce250, 52;
v000001b7eefce250_53 .array/port v000001b7eefce250, 53;
v000001b7eefce250_54 .array/port v000001b7eefce250, 54;
E_000001b7eefc7080/13 .event anyedge, v000001b7eefce250_51, v000001b7eefce250_52, v000001b7eefce250_53, v000001b7eefce250_54;
v000001b7eefce250_55 .array/port v000001b7eefce250, 55;
v000001b7eefce250_56 .array/port v000001b7eefce250, 56;
v000001b7eefce250_57 .array/port v000001b7eefce250, 57;
v000001b7eefce250_58 .array/port v000001b7eefce250, 58;
E_000001b7eefc7080/14 .event anyedge, v000001b7eefce250_55, v000001b7eefce250_56, v000001b7eefce250_57, v000001b7eefce250_58;
v000001b7eefce250_59 .array/port v000001b7eefce250, 59;
v000001b7eefce250_60 .array/port v000001b7eefce250, 60;
v000001b7eefce250_61 .array/port v000001b7eefce250, 61;
v000001b7eefce250_62 .array/port v000001b7eefce250, 62;
E_000001b7eefc7080/15 .event anyedge, v000001b7eefce250_59, v000001b7eefce250_60, v000001b7eefce250_61, v000001b7eefce250_62;
v000001b7eefce250_63 .array/port v000001b7eefce250, 63;
v000001b7eefce250_64 .array/port v000001b7eefce250, 64;
v000001b7eefce250_65 .array/port v000001b7eefce250, 65;
v000001b7eefce250_66 .array/port v000001b7eefce250, 66;
E_000001b7eefc7080/16 .event anyedge, v000001b7eefce250_63, v000001b7eefce250_64, v000001b7eefce250_65, v000001b7eefce250_66;
v000001b7eefce250_67 .array/port v000001b7eefce250, 67;
v000001b7eefce250_68 .array/port v000001b7eefce250, 68;
v000001b7eefce250_69 .array/port v000001b7eefce250, 69;
v000001b7eefce250_70 .array/port v000001b7eefce250, 70;
E_000001b7eefc7080/17 .event anyedge, v000001b7eefce250_67, v000001b7eefce250_68, v000001b7eefce250_69, v000001b7eefce250_70;
v000001b7eefce250_71 .array/port v000001b7eefce250, 71;
v000001b7eefce250_72 .array/port v000001b7eefce250, 72;
v000001b7eefce250_73 .array/port v000001b7eefce250, 73;
v000001b7eefce250_74 .array/port v000001b7eefce250, 74;
E_000001b7eefc7080/18 .event anyedge, v000001b7eefce250_71, v000001b7eefce250_72, v000001b7eefce250_73, v000001b7eefce250_74;
v000001b7eefce250_75 .array/port v000001b7eefce250, 75;
v000001b7eefce250_76 .array/port v000001b7eefce250, 76;
v000001b7eefce250_77 .array/port v000001b7eefce250, 77;
v000001b7eefce250_78 .array/port v000001b7eefce250, 78;
E_000001b7eefc7080/19 .event anyedge, v000001b7eefce250_75, v000001b7eefce250_76, v000001b7eefce250_77, v000001b7eefce250_78;
v000001b7eefce250_79 .array/port v000001b7eefce250, 79;
v000001b7eefce250_80 .array/port v000001b7eefce250, 80;
v000001b7eefce250_81 .array/port v000001b7eefce250, 81;
v000001b7eefce250_82 .array/port v000001b7eefce250, 82;
E_000001b7eefc7080/20 .event anyedge, v000001b7eefce250_79, v000001b7eefce250_80, v000001b7eefce250_81, v000001b7eefce250_82;
v000001b7eefce250_83 .array/port v000001b7eefce250, 83;
v000001b7eefce250_84 .array/port v000001b7eefce250, 84;
E_000001b7eefc7080/21 .event anyedge, v000001b7eefce250_83, v000001b7eefce250_84;
E_000001b7eefc7080 .event/or E_000001b7eefc7080/0, E_000001b7eefc7080/1, E_000001b7eefc7080/2, E_000001b7eefc7080/3, E_000001b7eefc7080/4, E_000001b7eefc7080/5, E_000001b7eefc7080/6, E_000001b7eefc7080/7, E_000001b7eefc7080/8, E_000001b7eefc7080/9, E_000001b7eefc7080/10, E_000001b7eefc7080/11, E_000001b7eefc7080/12, E_000001b7eefc7080/13, E_000001b7eefc7080/14, E_000001b7eefc7080/15, E_000001b7eefc7080/16, E_000001b7eefc7080/17, E_000001b7eefc7080/18, E_000001b7eefc7080/19, E_000001b7eefc7080/20, E_000001b7eefc7080/21;
S_000001b7eef8a500 .scope module, "u_Imm_Sign_Extend" "Imm_Sign_Extend" 3 74, 8 1 0, S_000001b7eefa54c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "Immediate";
    .port_info 1 /OUTPUT 32 "SignImm";
v000001b7eefcd210_0 .net "Immediate", 15 0, L_000001b7ef07bef0;  1 drivers
v000001b7eefcd7b0_0 .net "SignImm", 31 0, L_000001b7ef07ad70;  alias, 1 drivers
v000001b7eefcd2b0_0 .net *"_ivl_1", 0 0, L_000001b7ef07b270;  1 drivers
v000001b7eefcecf0_0 .net *"_ivl_2", 15 0, L_000001b7ef07b770;  1 drivers
L_000001b7ef07b270 .part L_000001b7ef07bef0, 15, 1;
LS_000001b7ef07b770_0_0 .concat [ 1 1 1 1], L_000001b7ef07b270, L_000001b7ef07b270, L_000001b7ef07b270, L_000001b7ef07b270;
LS_000001b7ef07b770_0_4 .concat [ 1 1 1 1], L_000001b7ef07b270, L_000001b7ef07b270, L_000001b7ef07b270, L_000001b7ef07b270;
LS_000001b7ef07b770_0_8 .concat [ 1 1 1 1], L_000001b7ef07b270, L_000001b7ef07b270, L_000001b7ef07b270, L_000001b7ef07b270;
LS_000001b7ef07b770_0_12 .concat [ 1 1 1 1], L_000001b7ef07b270, L_000001b7ef07b270, L_000001b7ef07b270, L_000001b7ef07b270;
L_000001b7ef07b770 .concat [ 4 4 4 4], LS_000001b7ef07b770_0_0, LS_000001b7ef07b770_0_4, LS_000001b7ef07b770_0_8, LS_000001b7ef07b770_0_12;
L_000001b7ef07ad70 .concat [ 16 16 0 0], L_000001b7ef07bef0, L_000001b7ef07b770;
S_000001b7eef89510 .scope module, "u_Instr_Memory" "Instr_Memory" 3 44, 9 1 0, S_000001b7eefa54c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
v000001b7eefce430_0 .net "A", 31 0, v000001b7ef01ae30_0;  alias, 1 drivers
v000001b7eefce750 .array "Instr_Reg", 0 71, 7 0;
v000001b7eefced90_0 .net "RD", 31 0, L_000001b7ef01ba40;  alias, 1 drivers
v000001b7eefcee30_0 .net *"_ivl_0", 7 0, L_000001b7ef01c440;  1 drivers
v000001b7eefcd710_0 .net *"_ivl_10", 7 0, L_000001b7ef01c260;  1 drivers
v000001b7eefcd990_0 .net *"_ivl_12", 7 0, L_000001b7ef01cf80;  1 drivers
L_000001b7ef0301a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001b7eefcdad0_0 .net/2u *"_ivl_14", 31 0, L_000001b7ef0301a8;  1 drivers
v000001b7eefcdb70_0 .net *"_ivl_16", 31 0, L_000001b7ef01bfe0;  1 drivers
v000001b7eefcdc10_0 .net *"_ivl_18", 7 0, L_000001b7ef01d020;  1 drivers
v000001b7eefcdcb0_0 .net *"_ivl_2", 7 0, L_000001b7ef01d2a0;  1 drivers
v000001b7eefce2f0_0 .net *"_ivl_20", 7 0, L_000001b7ef01b860;  1 drivers
L_000001b7ef0301f0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001b7eefce4d0_0 .net/2u *"_ivl_22", 31 0, L_000001b7ef0301f0;  1 drivers
v000001b7eefce570_0 .net *"_ivl_24", 31 0, L_000001b7ef01b900;  1 drivers
v000001b7eef74960_0 .net *"_ivl_26", 7 0, L_000001b7ef01b9a0;  1 drivers
v000001b7ef019530_0 .net *"_ivl_4", 7 0, L_000001b7ef01ce40;  1 drivers
L_000001b7ef030160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b7ef019ad0_0 .net/2u *"_ivl_6", 31 0, L_000001b7ef030160;  1 drivers
v000001b7ef019b70_0 .net *"_ivl_8", 31 0, L_000001b7ef01c620;  1 drivers
L_000001b7ef01c440 .array/port v000001b7eefce750, v000001b7ef01ae30_0;
L_000001b7ef01d2a0 .concat [ 8 0 0 0], L_000001b7ef01c440;
L_000001b7ef01ce40 .array/port v000001b7eefce750, L_000001b7ef01c620;
L_000001b7ef01c620 .arith/sum 32, v000001b7ef01ae30_0, L_000001b7ef030160;
L_000001b7ef01c260 .concat [ 8 0 0 0], L_000001b7ef01ce40;
L_000001b7ef01cf80 .array/port v000001b7eefce750, L_000001b7ef01bfe0;
L_000001b7ef01bfe0 .arith/sum 32, v000001b7ef01ae30_0, L_000001b7ef0301a8;
L_000001b7ef01d020 .concat [ 8 0 0 0], L_000001b7ef01cf80;
L_000001b7ef01b860 .array/port v000001b7eefce750, L_000001b7ef01b900;
L_000001b7ef01b900 .arith/sum 32, v000001b7ef01ae30_0, L_000001b7ef0301f0;
L_000001b7ef01b9a0 .concat [ 8 0 0 0], L_000001b7ef01b860;
L_000001b7ef01ba40 .concat [ 8 8 8 8], L_000001b7ef01b9a0, L_000001b7ef01d020, L_000001b7ef01c260, L_000001b7ef01d2a0;
S_000001b7eef896a0 .scope module, "u_PC_Counter" "PC_Counter" 3 34, 10 1 0, S_000001b7eefa54c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /INPUT 1 "Jump";
    .port_info 4 /INPUT 32 "SignImm";
    .port_info 5 /INPUT 26 "Jump_low_26Bit";
    .port_info 6 /OUTPUT 32 "PC";
v000001b7ef01a390_0 .net "Jump", 0 0, v000001b7eefcdfd0_0;  alias, 1 drivers
v000001b7ef01b290_0 .net "Jump_low_26Bit", 25 0, L_000001b7ef01c080;  1 drivers
v000001b7ef01ae30_0 .var "PC", 31 0;
v000001b7ef01a430_0 .net "PCBranch", 31 0, L_000001b7ef01b5e0;  1 drivers
v000001b7ef01a750_0 .net "PCJump", 31 0, L_000001b7ef01b720;  1 drivers
v000001b7ef01b330_0 .net "PCPlus4", 31 0, L_000001b7ef01c4e0;  1 drivers
v000001b7ef01ad90_0 .net "PCSrc", 0 0, L_000001b7eef9ea40;  alias, 1 drivers
v000001b7ef01abb0_0 .net "PC_Next", 31 0, L_000001b7ef01c3a0;  1 drivers
v000001b7ef01b010_0 .net "SignImm", 31 0, L_000001b7ef07ad70;  alias, 1 drivers
L_000001b7ef030088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b7ef019490_0 .net/2u *"_ivl_0", 31 0, L_000001b7ef030088;  1 drivers
v000001b7ef01a4d0_0 .net *"_ivl_13", 3 0, L_000001b7ef01cda0;  1 drivers
v000001b7ef01a2f0_0 .net *"_ivl_14", 3 0, L_000001b7ef01c760;  1 drivers
v000001b7ef019c10_0 .net *"_ivl_16", 25 0, L_000001b7ef01cc60;  1 drivers
L_000001b7ef030118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b7ef01a930_0 .net/2u *"_ivl_18", 1 0, L_000001b7ef030118;  1 drivers
v000001b7ef0197b0_0 .net *"_ivl_22", 31 0, L_000001b7ef01b680;  1 drivers
v000001b7ef01a570_0 .net *"_ivl_4", 31 0, L_000001b7ef01bea0;  1 drivers
v000001b7ef01a9d0_0 .net *"_ivl_6", 29 0, L_000001b7ef01bf40;  1 drivers
L_000001b7ef0300d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b7ef01aa70_0 .net *"_ivl_8", 1 0, L_000001b7ef0300d0;  1 drivers
v000001b7ef01a070_0 .net "clk", 0 0, v000001b7ef01d200_0;  alias, 1 drivers
v000001b7ef01ab10_0 .net "rst_n", 0 0, v000001b7ef01c8a0_0;  alias, 1 drivers
L_000001b7ef01c4e0 .arith/sum 32, v000001b7ef01ae30_0, L_000001b7ef030088;
L_000001b7ef01bf40 .part L_000001b7ef07ad70, 0, 30;
L_000001b7ef01bea0 .concat [ 2 30 0 0], L_000001b7ef0300d0, L_000001b7ef01bf40;
L_000001b7ef01b5e0 .arith/sum 32, L_000001b7ef01bea0, L_000001b7ef01c4e0;
L_000001b7ef01cda0 .part L_000001b7ef01c4e0, 28, 4;
L_000001b7ef01c760 .concat [ 4 0 0 0], L_000001b7ef01cda0;
L_000001b7ef01cc60 .concat [ 26 0 0 0], L_000001b7ef01c080;
L_000001b7ef01b720 .concat [ 2 26 4 0], L_000001b7ef030118, L_000001b7ef01cc60, L_000001b7ef01c760;
L_000001b7ef01b680 .functor MUXZ 32, L_000001b7ef01c4e0, L_000001b7ef01b5e0, L_000001b7eef9ea40, C4<>;
L_000001b7ef01c3a0 .functor MUXZ 32, L_000001b7ef01b680, L_000001b7ef01b720, v000001b7eefcdfd0_0, C4<>;
S_000001b7eef85c20 .scope module, "u_Reg_File" "Reg_File" 3 63, 11 1 0, S_000001b7eefa54c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "A1";
    .port_info 2 /INPUT 5 "A2";
    .port_info 3 /INPUT 5 "A3";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD2";
    .port_info 7 /OUTPUT 32 "RD1";
L_000001b7eef9edc0 .functor BUFZ 32, L_000001b7ef01c120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b7eef9eea0 .functor BUFZ 32, L_000001b7ef01c580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b7ef019a30_0 .net "A1", 4 0, L_000001b7ef07ae10;  1 drivers
v000001b7ef019cb0_0 .net "A2", 4 0, L_000001b7ef07bc70;  1 drivers
v000001b7ef01a890_0 .net "A3", 4 0, L_000001b7ef01be00;  alias, 1 drivers
v000001b7ef019d50_0 .net "RD1", 31 0, L_000001b7eef9edc0;  alias, 1 drivers
v000001b7ef01a610_0 .net "RD2", 31 0, L_000001b7eef9eea0;  alias, 1 drivers
v000001b7ef01a6b0 .array "ROM", 0 31, 31 0;
v000001b7ef01ac50_0 .net "RegWrite", 0 0, v000001b7eefcf0b0_0;  alias, 1 drivers
v000001b7ef019670_0 .net "WD3", 31 0, L_000001b7ef01c9e0;  alias, 1 drivers
v000001b7ef0198f0_0 .net *"_ivl_0", 31 0, L_000001b7ef01c120;  1 drivers
v000001b7ef019850_0 .net *"_ivl_10", 6 0, L_000001b7ef01c800;  1 drivers
L_000001b7ef030280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b7ef01acf0_0 .net *"_ivl_13", 1 0, L_000001b7ef030280;  1 drivers
v000001b7ef019df0_0 .net *"_ivl_2", 6 0, L_000001b7ef01c1c0;  1 drivers
L_000001b7ef030238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b7ef01aed0_0 .net *"_ivl_5", 1 0, L_000001b7ef030238;  1 drivers
v000001b7ef01b0b0_0 .net *"_ivl_8", 31 0, L_000001b7ef01c580;  1 drivers
v000001b7ef01a7f0_0 .net "clk", 0 0, v000001b7ef01d200_0;  alias, 1 drivers
L_000001b7ef01c120 .array/port v000001b7ef01a6b0, L_000001b7ef01c1c0;
L_000001b7ef01c1c0 .concat [ 5 2 0 0], L_000001b7ef07ae10, L_000001b7ef030238;
L_000001b7ef01c580 .array/port v000001b7ef01a6b0, L_000001b7ef01c800;
L_000001b7ef01c800 .concat [ 5 2 0 0], L_000001b7ef07bc70, L_000001b7ef030280;
    .scope S_000001b7eef896a0;
T_0 ;
    %wait E_000001b7eefc7680;
    %load/vec4 v000001b7ef01ab10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b7ef01ae30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b7ef01abb0_0;
    %assign/vec4 v000001b7ef01ae30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b7eef89510;
T_1 ;
    %vpi_call 9 11 "$readmemh", "./memfile.dat", v000001b7eefce750, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001000111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001b7eef98390;
T_2 ;
    %wait E_000001b7eefc6a40;
    %load/vec4 v000001b7eefceb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7eefcf0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7eefce070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcde90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcdf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcf010_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b7eefce7f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcdfd0_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcf0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefce070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcde90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7eefcef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcdf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcf010_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b7eefce7f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcdfd0_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcf0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefce070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7eefcde90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcef70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7eefcdf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7eefcf010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b7eefce7f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcdfd0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7eefcf0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefce070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7eefcde90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcdf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7eefcf010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b7eefce7f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcdfd0_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7eefcf0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefce070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7eefcde90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcdf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcf010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b7eefce7f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcdfd0_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcf0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefce070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcde90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcdf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7eefcf010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b7eefce7f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7eefcdfd0_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001b7eef85c20;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
    %end;
    .thread T_3;
    .scope S_000001b7eef85c20;
T_4 ;
    %wait E_000001b7eefc7680;
    %load/vec4 v000001b7ef01ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b7ef019670_0;
    %load/vec4 v000001b7ef01a890_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7ef01a6b0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b7eef8ebb0;
T_5 ;
    %wait E_000001b7eefc7080;
    %ix/getv 4, v000001b7eefcec50_0;
    %load/vec4a v000001b7eefce250, 4;
    %store/vec4 v000001b7eefce110_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b7eef8ebb0;
T_6 ;
    %vpi_func 7 22 "$fopen" 32, "./MEM_Data.txt", "w" {0 0 0};
    %store/vec4 v000001b7eefcd5d0_0, 0, 32;
    %delay 500, 0;
    %vpi_call 7 24 "$fclose", v000001b7eefcd5d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001b7eef8ebb0;
T_7 ;
    %wait E_000001b7eefc7680;
    %load/vec4 v000001b7eefcd490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b7eefce390_0;
    %ix/getv 3, v000001b7eefcec50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7eefce250, 0, 4;
    %vpi_call 7 30 "$fdisplay", v000001b7eefcd5d0_0, "The Write Address A is %h", v000001b7eefcec50_0 {0 0 0};
    %vpi_call 7 31 "$fdisplay", v000001b7eefcd5d0_0, "DATA_MEM[A] is %h", v000001b7eefce390_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b7eef98200;
T_8 ;
    %wait E_000001b7eefc7200;
    %load/vec4 v000001b7eefcd530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b7eefcd3f0_0, 0, 3;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000001b7eefce610_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b7eefcd3f0_0, 0, 3;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001b7eefcd3f0_0, 0, 3;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b7eefcd3f0_0, 0, 3;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b7eefcd3f0_0, 0, 3;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001b7eefcd3f0_0, 0, 3;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001b7eefcd3f0_0, 0, 3;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001b7eefa5650;
T_9 ;
    %wait E_000001b7eefc6e00;
    %load/vec4 v000001b7eefcd850_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v000001b7eefcd350_0;
    %load/vec4 v000001b7eefcda30_0;
    %add;
    %store/vec4 v000001b7eefce1b0_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v000001b7eefcd350_0;
    %load/vec4 v000001b7eefcda30_0;
    %sub;
    %store/vec4 v000001b7eefce1b0_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v000001b7eefcd350_0;
    %load/vec4 v000001b7eefcda30_0;
    %and;
    %store/vec4 v000001b7eefce1b0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v000001b7eefcd350_0;
    %load/vec4 v000001b7eefcda30_0;
    %or;
    %store/vec4 v000001b7eefce1b0_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v000001b7eefcd350_0;
    %load/vec4 v000001b7eefcda30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.8, 8;
T_9.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.8, 8;
 ; End of false expr.
    %blend;
T_9.8;
    %store/vec4 v000001b7eefce1b0_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001b7eefc6240;
T_10 ;
    %vpi_call 2 19 "$dumpfile", "MIPS_wave.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b7eefc6240 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001b7eefc6240;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ef01d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ef01c8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b7ef01b540_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7ef01d200_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ef01d200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7ef01c8a0_0, 0;
T_11.0 ;
    %delay 10, 0;
    %load/vec4 v000001b7ef01d200_0;
    %inv;
    %assign/vec4 v000001b7ef01d200_0, 0;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000001b7eefc6240;
T_12 ;
    %wait E_000001b7eefc6b80;
    %load/vec4 v000001b7ef01b540_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b7ef01b540_0, 0;
    %load/vec4 v000001b7ef01b540_0;
    %cmpi/u 17, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.0, 5;
    %vpi_call 2 44 "$stop" {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb_MIPS_Single_Cycle.v";
    "./MIPS_Single_Cycle.v";
    "./ALU.v";
    "./ALU_Control_Unit.v";
    "./Control_Unit.v";
    "./Data_Memory.v";
    "./Imm_Sign_Extend.v";
    "./Instr_Memory.v";
    "./PC_Counter.v";
    "./Reg_File.v";
