
UART DMA P2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c54  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08002d60  08002d60  00012d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e70  08002e70  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002e70  08002e70  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e70  08002e70  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e70  08002e70  00012e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e74  08002e74  00012e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002e78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000070  08002ee8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000140  08002ee8  00020140  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007b27  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001aa8  00000000  00000000  00027bc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000768  00000000  00000000  00029668  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000670  00000000  00000000  00029dd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018036  00000000  00000000  0002a440  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007646  00000000  00000000  00042476  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00082f51  00000000  00000000  00049abc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cca0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002288  00000000  00000000  000cca88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d48 	.word	0x08002d48

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002d48 	.word	0x08002d48

0800014c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000152:	4b0c      	ldr	r3, [pc, #48]	; (8000184 <MX_DMA_Init+0x38>)
 8000154:	695b      	ldr	r3, [r3, #20]
 8000156:	4a0b      	ldr	r2, [pc, #44]	; (8000184 <MX_DMA_Init+0x38>)
 8000158:	f043 0301 	orr.w	r3, r3, #1
 800015c:	6153      	str	r3, [r2, #20]
 800015e:	4b09      	ldr	r3, [pc, #36]	; (8000184 <MX_DMA_Init+0x38>)
 8000160:	695b      	ldr	r3, [r3, #20]
 8000162:	f003 0301 	and.w	r3, r3, #1
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800016a:	2200      	movs	r2, #0
 800016c:	2100      	movs	r1, #0
 800016e:	2010      	movs	r0, #16
 8000170:	f000 fc0f 	bl	8000992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000174:	2010      	movs	r0, #16
 8000176:	f000 fc28 	bl	80009ca <HAL_NVIC_EnableIRQ>

}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	40021000 	.word	0x40021000

08000188 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b088      	sub	sp, #32
 800018c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800018e:	f107 0310 	add.w	r3, r7, #16
 8000192:	2200      	movs	r2, #0
 8000194:	601a      	str	r2, [r3, #0]
 8000196:	605a      	str	r2, [r3, #4]
 8000198:	609a      	str	r2, [r3, #8]
 800019a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800019c:	4b1e      	ldr	r3, [pc, #120]	; (8000218 <MX_GPIO_Init+0x90>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	4a1d      	ldr	r2, [pc, #116]	; (8000218 <MX_GPIO_Init+0x90>)
 80001a2:	f043 0310 	orr.w	r3, r3, #16
 80001a6:	6193      	str	r3, [r2, #24]
 80001a8:	4b1b      	ldr	r3, [pc, #108]	; (8000218 <MX_GPIO_Init+0x90>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	f003 0310 	and.w	r3, r3, #16
 80001b0:	60fb      	str	r3, [r7, #12]
 80001b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80001b4:	4b18      	ldr	r3, [pc, #96]	; (8000218 <MX_GPIO_Init+0x90>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	4a17      	ldr	r2, [pc, #92]	; (8000218 <MX_GPIO_Init+0x90>)
 80001ba:	f043 0320 	orr.w	r3, r3, #32
 80001be:	6193      	str	r3, [r2, #24]
 80001c0:	4b15      	ldr	r3, [pc, #84]	; (8000218 <MX_GPIO_Init+0x90>)
 80001c2:	699b      	ldr	r3, [r3, #24]
 80001c4:	f003 0320 	and.w	r3, r3, #32
 80001c8:	60bb      	str	r3, [r7, #8]
 80001ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001cc:	4b12      	ldr	r3, [pc, #72]	; (8000218 <MX_GPIO_Init+0x90>)
 80001ce:	699b      	ldr	r3, [r3, #24]
 80001d0:	4a11      	ldr	r2, [pc, #68]	; (8000218 <MX_GPIO_Init+0x90>)
 80001d2:	f043 0304 	orr.w	r3, r3, #4
 80001d6:	6193      	str	r3, [r2, #24]
 80001d8:	4b0f      	ldr	r3, [pc, #60]	; (8000218 <MX_GPIO_Init+0x90>)
 80001da:	699b      	ldr	r3, [r3, #24]
 80001dc:	f003 0304 	and.w	r3, r3, #4
 80001e0:	607b      	str	r3, [r7, #4]
 80001e2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Out_GPIO_Port, LED_Out_Pin, GPIO_PIN_RESET);
 80001e4:	2200      	movs	r2, #0
 80001e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001ea:	480c      	ldr	r0, [pc, #48]	; (800021c <MX_GPIO_Init+0x94>)
 80001ec:	f000 ff50 	bl	8001090 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Out_Pin;
 80001f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001f6:	2301      	movs	r3, #1
 80001f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001fa:	2300      	movs	r3, #0
 80001fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001fe:	2302      	movs	r3, #2
 8000200:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_Out_GPIO_Port, &GPIO_InitStruct);
 8000202:	f107 0310 	add.w	r3, r7, #16
 8000206:	4619      	mov	r1, r3
 8000208:	4804      	ldr	r0, [pc, #16]	; (800021c <MX_GPIO_Init+0x94>)
 800020a:	f000 fde7 	bl	8000ddc <HAL_GPIO_Init>

}
 800020e:	bf00      	nop
 8000210:	3720      	adds	r7, #32
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	40021000 	.word	0x40021000
 800021c:	40011000 	.word	0x40011000

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fa7c 	bl	8000720 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f816 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f7ff ffac 	bl	8000188 <MX_GPIO_Init>
  MX_DMA_Init();
 8000230:	f7ff ff8c 	bl	800014c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000234:	f000 f9b0 	bl	8000598 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Initialising...\n\r");
 8000238:	4804      	ldr	r0, [pc, #16]	; (800024c <main+0x2c>)
 800023a:	f001 fe97 	bl	8001f6c <iprintf>

  HAL_UART_Receive_DMA(&huart2, (uint8_t *)rxBuf, 3);
 800023e:	2203      	movs	r2, #3
 8000240:	4903      	ldr	r1, [pc, #12]	; (8000250 <main+0x30>)
 8000242:	4804      	ldr	r0, [pc, #16]	; (8000254 <main+0x34>)
 8000244:	f001 fc38 	bl	8001ab8 <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000248:	e7fe      	b.n	8000248 <main+0x28>
 800024a:	bf00      	nop
 800024c:	08002d60 	.word	0x08002d60
 8000250:	20000098 	.word	0x20000098
 8000254:	200000f8 	.word	0x200000f8

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b090      	sub	sp, #64	; 0x40
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	f107 0318 	add.w	r3, r7, #24
 8000262:	2228      	movs	r2, #40	; 0x28
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f001 fe78 	bl	8001f5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026c:	1d3b      	adds	r3, r7, #4
 800026e:	2200      	movs	r2, #0
 8000270:	601a      	str	r2, [r3, #0]
 8000272:	605a      	str	r2, [r3, #4]
 8000274:	609a      	str	r2, [r3, #8]
 8000276:	60da      	str	r2, [r3, #12]
 8000278:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800027a:	2301      	movs	r3, #1
 800027c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800027e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000282:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000284:	2300      	movs	r3, #0
 8000286:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000288:	2301      	movs	r3, #1
 800028a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800028c:	2302      	movs	r3, #2
 800028e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000290:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000294:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000296:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800029a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029c:	f107 0318 	add.w	r3, r7, #24
 80002a0:	4618      	mov	r0, r3
 80002a2:	f000 ff0d 	bl	80010c0 <HAL_RCC_OscConfig>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d001      	beq.n	80002b0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002ac:	f000 f86c 	bl	8000388 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002b0:	230f      	movs	r3, #15
 80002b2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002b4:	2302      	movs	r3, #2
 80002b6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b8:	2300      	movs	r3, #0
 80002ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002c2:	2300      	movs	r3, #0
 80002c4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002c6:	1d3b      	adds	r3, r7, #4
 80002c8:	2102      	movs	r1, #2
 80002ca:	4618      	mov	r0, r3
 80002cc:	f001 f978 	bl	80015c0 <HAL_RCC_ClockConfig>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002d6:	f000 f857 	bl	8000388 <Error_Handler>
  }
}
 80002da:	bf00      	nop
 80002dc:	3740      	adds	r7, #64	; 0x40
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
	...

080002e4 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b082      	sub	sp, #8
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80002ec:	1d39      	adds	r1, r7, #4
 80002ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80002f2:	2201      	movs	r2, #1
 80002f4:	4803      	ldr	r0, [pc, #12]	; (8000304 <__io_putchar+0x20>)
 80002f6:	f001 fb4c 	bl	8001992 <HAL_UART_Transmit>

  return ch;
 80002fa:	687b      	ldr	r3, [r7, #4]
}
 80002fc:	4618      	mov	r0, r3
 80002fe:	3708      	adds	r7, #8
 8000300:	46bd      	mov	sp, r7
 8000302:	bd80      	pop	{r7, pc}
 8000304:	200000f8 	.word	0x200000f8

08000308 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
  //check the command message
  if (rxBuf[0] =='*' && rxBuf[2] =='#')	//valid command
 8000310:	4b17      	ldr	r3, [pc, #92]	; (8000370 <HAL_UART_RxCpltCallback+0x68>)
 8000312:	781b      	ldrb	r3, [r3, #0]
 8000314:	2b2a      	cmp	r3, #42	; 0x2a
 8000316:	d122      	bne.n	800035e <HAL_UART_RxCpltCallback+0x56>
 8000318:	4b15      	ldr	r3, [pc, #84]	; (8000370 <HAL_UART_RxCpltCallback+0x68>)
 800031a:	789b      	ldrb	r3, [r3, #2]
 800031c:	2b23      	cmp	r3, #35	; 0x23
 800031e:	d11e      	bne.n	800035e <HAL_UART_RxCpltCallback+0x56>
  {
	  if(rxBuf[1] == '0')
 8000320:	4b13      	ldr	r3, [pc, #76]	; (8000370 <HAL_UART_RxCpltCallback+0x68>)
 8000322:	785b      	ldrb	r3, [r3, #1]
 8000324:	2b30      	cmp	r3, #48	; 0x30
 8000326:	d109      	bne.n	800033c <HAL_UART_RxCpltCallback+0x34>
	  {
		  HAL_GPIO_WritePin(LED_Out_GPIO_Port, LED_Out_Pin, GPIO_PIN_RESET);
 8000328:	2200      	movs	r2, #0
 800032a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800032e:	4811      	ldr	r0, [pc, #68]	; (8000374 <HAL_UART_RxCpltCallback+0x6c>)
 8000330:	f000 feae 	bl	8001090 <HAL_GPIO_WritePin>
		  printf("LED Turned ON\n\r");
 8000334:	4810      	ldr	r0, [pc, #64]	; (8000378 <HAL_UART_RxCpltCallback+0x70>)
 8000336:	f001 fe19 	bl	8001f6c <iprintf>
 800033a:	e010      	b.n	800035e <HAL_UART_RxCpltCallback+0x56>
	  }
	  else if(rxBuf[1] == '1')
 800033c:	4b0c      	ldr	r3, [pc, #48]	; (8000370 <HAL_UART_RxCpltCallback+0x68>)
 800033e:	785b      	ldrb	r3, [r3, #1]
 8000340:	2b31      	cmp	r3, #49	; 0x31
 8000342:	d109      	bne.n	8000358 <HAL_UART_RxCpltCallback+0x50>
	  {
		  HAL_GPIO_WritePin(LED_Out_GPIO_Port, LED_Out_Pin, GPIO_PIN_SET);
 8000344:	2201      	movs	r2, #1
 8000346:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800034a:	480a      	ldr	r0, [pc, #40]	; (8000374 <HAL_UART_RxCpltCallback+0x6c>)
 800034c:	f000 fea0 	bl	8001090 <HAL_GPIO_WritePin>
		  printf("LED Turned OFF\n\r");
 8000350:	480a      	ldr	r0, [pc, #40]	; (800037c <HAL_UART_RxCpltCallback+0x74>)
 8000352:	f001 fe0b 	bl	8001f6c <iprintf>
 8000356:	e002      	b.n	800035e <HAL_UART_RxCpltCallback+0x56>
	  }
	  else
	  {
		  printf("Invalid Command\n\r");
 8000358:	4809      	ldr	r0, [pc, #36]	; (8000380 <HAL_UART_RxCpltCallback+0x78>)
 800035a:	f001 fe07 	bl	8001f6c <iprintf>
	  }
  }

  HAL_UART_Receive_DMA(&huart2, (uint8_t *)rxBuf, 3);
 800035e:	2203      	movs	r2, #3
 8000360:	4903      	ldr	r1, [pc, #12]	; (8000370 <HAL_UART_RxCpltCallback+0x68>)
 8000362:	4808      	ldr	r0, [pc, #32]	; (8000384 <HAL_UART_RxCpltCallback+0x7c>)
 8000364:	f001 fba8 	bl	8001ab8 <HAL_UART_Receive_DMA>

}
 8000368:	bf00      	nop
 800036a:	3708      	adds	r7, #8
 800036c:	46bd      	mov	sp, r7
 800036e:	bd80      	pop	{r7, pc}
 8000370:	20000098 	.word	0x20000098
 8000374:	40011000 	.word	0x40011000
 8000378:	08002d74 	.word	0x08002d74
 800037c:	08002d84 	.word	0x08002d84
 8000380:	08002d98 	.word	0x08002d98
 8000384:	200000f8 	.word	0x200000f8

08000388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800038c:	bf00      	nop
 800038e:	46bd      	mov	sp, r7
 8000390:	bc80      	pop	{r7}
 8000392:	4770      	bx	lr

08000394 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000394:	b480      	push	{r7}
 8000396:	b085      	sub	sp, #20
 8000398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800039a:	4b15      	ldr	r3, [pc, #84]	; (80003f0 <HAL_MspInit+0x5c>)
 800039c:	699b      	ldr	r3, [r3, #24]
 800039e:	4a14      	ldr	r2, [pc, #80]	; (80003f0 <HAL_MspInit+0x5c>)
 80003a0:	f043 0301 	orr.w	r3, r3, #1
 80003a4:	6193      	str	r3, [r2, #24]
 80003a6:	4b12      	ldr	r3, [pc, #72]	; (80003f0 <HAL_MspInit+0x5c>)
 80003a8:	699b      	ldr	r3, [r3, #24]
 80003aa:	f003 0301 	and.w	r3, r3, #1
 80003ae:	60bb      	str	r3, [r7, #8]
 80003b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003b2:	4b0f      	ldr	r3, [pc, #60]	; (80003f0 <HAL_MspInit+0x5c>)
 80003b4:	69db      	ldr	r3, [r3, #28]
 80003b6:	4a0e      	ldr	r2, [pc, #56]	; (80003f0 <HAL_MspInit+0x5c>)
 80003b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003bc:	61d3      	str	r3, [r2, #28]
 80003be:	4b0c      	ldr	r3, [pc, #48]	; (80003f0 <HAL_MspInit+0x5c>)
 80003c0:	69db      	ldr	r3, [r3, #28]
 80003c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003c6:	607b      	str	r3, [r7, #4]
 80003c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003ca:	4b0a      	ldr	r3, [pc, #40]	; (80003f4 <HAL_MspInit+0x60>)
 80003cc:	685b      	ldr	r3, [r3, #4]
 80003ce:	60fb      	str	r3, [r7, #12]
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003d6:	60fb      	str	r3, [r7, #12]
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003de:	60fb      	str	r3, [r7, #12]
 80003e0:	4a04      	ldr	r2, [pc, #16]	; (80003f4 <HAL_MspInit+0x60>)
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003e6:	bf00      	nop
 80003e8:	3714      	adds	r7, #20
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bc80      	pop	{r7}
 80003ee:	4770      	bx	lr
 80003f0:	40021000 	.word	0x40021000
 80003f4:	40010000 	.word	0x40010000

080003f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80003fc:	bf00      	nop
 80003fe:	46bd      	mov	sp, r7
 8000400:	bc80      	pop	{r7}
 8000402:	4770      	bx	lr

08000404 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000408:	e7fe      	b.n	8000408 <HardFault_Handler+0x4>

0800040a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800040a:	b480      	push	{r7}
 800040c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800040e:	e7fe      	b.n	800040e <MemManage_Handler+0x4>

08000410 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000414:	e7fe      	b.n	8000414 <BusFault_Handler+0x4>

08000416 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000416:	b480      	push	{r7}
 8000418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800041a:	e7fe      	b.n	800041a <UsageFault_Handler+0x4>

0800041c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000420:	bf00      	nop
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr

08000428 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800042c:	bf00      	nop
 800042e:	46bd      	mov	sp, r7
 8000430:	bc80      	pop	{r7}
 8000432:	4770      	bx	lr

08000434 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000438:	bf00      	nop
 800043a:	46bd      	mov	sp, r7
 800043c:	bc80      	pop	{r7}
 800043e:	4770      	bx	lr

08000440 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000444:	f000 f9b2 	bl	80007ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000448:	bf00      	nop
 800044a:	bd80      	pop	{r7, pc}

0800044c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000450:	4802      	ldr	r0, [pc, #8]	; (800045c <DMA1_Channel6_IRQHandler+0x10>)
 8000452:	f000 fb8f 	bl	8000b74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000456:	bf00      	nop
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	200000b4 	.word	0x200000b4

08000460 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b086      	sub	sp, #24
 8000464:	af00      	add	r7, sp, #0
 8000466:	60f8      	str	r0, [r7, #12]
 8000468:	60b9      	str	r1, [r7, #8]
 800046a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800046c:	2300      	movs	r3, #0
 800046e:	617b      	str	r3, [r7, #20]
 8000470:	e00a      	b.n	8000488 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000472:	f3af 8000 	nop.w
 8000476:	4601      	mov	r1, r0
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	1c5a      	adds	r2, r3, #1
 800047c:	60ba      	str	r2, [r7, #8]
 800047e:	b2ca      	uxtb	r2, r1
 8000480:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000482:	697b      	ldr	r3, [r7, #20]
 8000484:	3301      	adds	r3, #1
 8000486:	617b      	str	r3, [r7, #20]
 8000488:	697a      	ldr	r2, [r7, #20]
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	429a      	cmp	r2, r3
 800048e:	dbf0      	blt.n	8000472 <_read+0x12>
	}

return len;
 8000490:	687b      	ldr	r3, [r7, #4]
}
 8000492:	4618      	mov	r0, r3
 8000494:	3718      	adds	r7, #24
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}

0800049a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800049a:	b580      	push	{r7, lr}
 800049c:	b086      	sub	sp, #24
 800049e:	af00      	add	r7, sp, #0
 80004a0:	60f8      	str	r0, [r7, #12]
 80004a2:	60b9      	str	r1, [r7, #8]
 80004a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004a6:	2300      	movs	r3, #0
 80004a8:	617b      	str	r3, [r7, #20]
 80004aa:	e009      	b.n	80004c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80004ac:	68bb      	ldr	r3, [r7, #8]
 80004ae:	1c5a      	adds	r2, r3, #1
 80004b0:	60ba      	str	r2, [r7, #8]
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	4618      	mov	r0, r3
 80004b6:	f7ff ff15 	bl	80002e4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004ba:	697b      	ldr	r3, [r7, #20]
 80004bc:	3301      	adds	r3, #1
 80004be:	617b      	str	r3, [r7, #20]
 80004c0:	697a      	ldr	r2, [r7, #20]
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	429a      	cmp	r2, r3
 80004c6:	dbf1      	blt.n	80004ac <_write+0x12>
	}
	return len;
 80004c8:	687b      	ldr	r3, [r7, #4]
}
 80004ca:	4618      	mov	r0, r3
 80004cc:	3718      	adds	r7, #24
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}

080004d2 <_close>:

int _close(int file)
{
 80004d2:	b480      	push	{r7}
 80004d4:	b083      	sub	sp, #12
 80004d6:	af00      	add	r7, sp, #0
 80004d8:	6078      	str	r0, [r7, #4]
	return -1;
 80004da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80004de:	4618      	mov	r0, r3
 80004e0:	370c      	adds	r7, #12
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bc80      	pop	{r7}
 80004e6:	4770      	bx	lr

080004e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b083      	sub	sp, #12
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
 80004f0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80004f8:	605a      	str	r2, [r3, #4]
	return 0;
 80004fa:	2300      	movs	r3, #0
}
 80004fc:	4618      	mov	r0, r3
 80004fe:	370c      	adds	r7, #12
 8000500:	46bd      	mov	sp, r7
 8000502:	bc80      	pop	{r7}
 8000504:	4770      	bx	lr

08000506 <_isatty>:

int _isatty(int file)
{
 8000506:	b480      	push	{r7}
 8000508:	b083      	sub	sp, #12
 800050a:	af00      	add	r7, sp, #0
 800050c:	6078      	str	r0, [r7, #4]
	return 1;
 800050e:	2301      	movs	r3, #1
}
 8000510:	4618      	mov	r0, r3
 8000512:	370c      	adds	r7, #12
 8000514:	46bd      	mov	sp, r7
 8000516:	bc80      	pop	{r7}
 8000518:	4770      	bx	lr

0800051a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800051a:	b480      	push	{r7}
 800051c:	b085      	sub	sp, #20
 800051e:	af00      	add	r7, sp, #0
 8000520:	60f8      	str	r0, [r7, #12]
 8000522:	60b9      	str	r1, [r7, #8]
 8000524:	607a      	str	r2, [r7, #4]
	return 0;
 8000526:	2300      	movs	r3, #0
}
 8000528:	4618      	mov	r0, r3
 800052a:	3714      	adds	r7, #20
 800052c:	46bd      	mov	sp, r7
 800052e:	bc80      	pop	{r7}
 8000530:	4770      	bx	lr
	...

08000534 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b084      	sub	sp, #16
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800053c:	4b11      	ldr	r3, [pc, #68]	; (8000584 <_sbrk+0x50>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d102      	bne.n	800054a <_sbrk+0x16>
		heap_end = &end;
 8000544:	4b0f      	ldr	r3, [pc, #60]	; (8000584 <_sbrk+0x50>)
 8000546:	4a10      	ldr	r2, [pc, #64]	; (8000588 <_sbrk+0x54>)
 8000548:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800054a:	4b0e      	ldr	r3, [pc, #56]	; (8000584 <_sbrk+0x50>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000550:	4b0c      	ldr	r3, [pc, #48]	; (8000584 <_sbrk+0x50>)
 8000552:	681a      	ldr	r2, [r3, #0]
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	4413      	add	r3, r2
 8000558:	466a      	mov	r2, sp
 800055a:	4293      	cmp	r3, r2
 800055c:	d907      	bls.n	800056e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800055e:	f001 fcd3 	bl	8001f08 <__errno>
 8000562:	4602      	mov	r2, r0
 8000564:	230c      	movs	r3, #12
 8000566:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000568:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800056c:	e006      	b.n	800057c <_sbrk+0x48>
	}

	heap_end += incr;
 800056e:	4b05      	ldr	r3, [pc, #20]	; (8000584 <_sbrk+0x50>)
 8000570:	681a      	ldr	r2, [r3, #0]
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	4413      	add	r3, r2
 8000576:	4a03      	ldr	r2, [pc, #12]	; (8000584 <_sbrk+0x50>)
 8000578:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800057a:	68fb      	ldr	r3, [r7, #12]
}
 800057c:	4618      	mov	r0, r3
 800057e:	3710      	adds	r7, #16
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	2000008c 	.word	0x2000008c
 8000588:	20000140 	.word	0x20000140

0800058c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	bc80      	pop	{r7}
 8000596:	4770      	bx	lr

08000598 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800059c:	4b11      	ldr	r3, [pc, #68]	; (80005e4 <MX_USART2_UART_Init+0x4c>)
 800059e:	4a12      	ldr	r2, [pc, #72]	; (80005e8 <MX_USART2_UART_Init+0x50>)
 80005a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005a2:	4b10      	ldr	r3, [pc, #64]	; (80005e4 <MX_USART2_UART_Init+0x4c>)
 80005a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80005a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005aa:	4b0e      	ldr	r3, [pc, #56]	; (80005e4 <MX_USART2_UART_Init+0x4c>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005b0:	4b0c      	ldr	r3, [pc, #48]	; (80005e4 <MX_USART2_UART_Init+0x4c>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005b6:	4b0b      	ldr	r3, [pc, #44]	; (80005e4 <MX_USART2_UART_Init+0x4c>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005bc:	4b09      	ldr	r3, [pc, #36]	; (80005e4 <MX_USART2_UART_Init+0x4c>)
 80005be:	220c      	movs	r2, #12
 80005c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005c2:	4b08      	ldr	r3, [pc, #32]	; (80005e4 <MX_USART2_UART_Init+0x4c>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <MX_USART2_UART_Init+0x4c>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005ce:	4805      	ldr	r0, [pc, #20]	; (80005e4 <MX_USART2_UART_Init+0x4c>)
 80005d0:	f001 f992 	bl	80018f8 <HAL_UART_Init>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80005da:	f7ff fed5 	bl	8000388 <Error_Handler>
  }

}
 80005de:	bf00      	nop
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	200000f8 	.word	0x200000f8
 80005e8:	40004400 	.word	0x40004400

080005ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b088      	sub	sp, #32
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f4:	f107 0310 	add.w	r3, r7, #16
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4a2e      	ldr	r2, [pc, #184]	; (80006c0 <HAL_UART_MspInit+0xd4>)
 8000608:	4293      	cmp	r3, r2
 800060a:	d155      	bne.n	80006b8 <HAL_UART_MspInit+0xcc>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800060c:	4b2d      	ldr	r3, [pc, #180]	; (80006c4 <HAL_UART_MspInit+0xd8>)
 800060e:	69db      	ldr	r3, [r3, #28]
 8000610:	4a2c      	ldr	r2, [pc, #176]	; (80006c4 <HAL_UART_MspInit+0xd8>)
 8000612:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000616:	61d3      	str	r3, [r2, #28]
 8000618:	4b2a      	ldr	r3, [pc, #168]	; (80006c4 <HAL_UART_MspInit+0xd8>)
 800061a:	69db      	ldr	r3, [r3, #28]
 800061c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000620:	60fb      	str	r3, [r7, #12]
 8000622:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000624:	4b27      	ldr	r3, [pc, #156]	; (80006c4 <HAL_UART_MspInit+0xd8>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	4a26      	ldr	r2, [pc, #152]	; (80006c4 <HAL_UART_MspInit+0xd8>)
 800062a:	f043 0304 	orr.w	r3, r3, #4
 800062e:	6193      	str	r3, [r2, #24]
 8000630:	4b24      	ldr	r3, [pc, #144]	; (80006c4 <HAL_UART_MspInit+0xd8>)
 8000632:	699b      	ldr	r3, [r3, #24]
 8000634:	f003 0304 	and.w	r3, r3, #4
 8000638:	60bb      	str	r3, [r7, #8]
 800063a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800063c:	2304      	movs	r3, #4
 800063e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000640:	2302      	movs	r3, #2
 8000642:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000644:	2303      	movs	r3, #3
 8000646:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000648:	f107 0310 	add.w	r3, r7, #16
 800064c:	4619      	mov	r1, r3
 800064e:	481e      	ldr	r0, [pc, #120]	; (80006c8 <HAL_UART_MspInit+0xdc>)
 8000650:	f000 fbc4 	bl	8000ddc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000654:	2308      	movs	r3, #8
 8000656:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000658:	2300      	movs	r3, #0
 800065a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065c:	2300      	movs	r3, #0
 800065e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000660:	f107 0310 	add.w	r3, r7, #16
 8000664:	4619      	mov	r1, r3
 8000666:	4818      	ldr	r0, [pc, #96]	; (80006c8 <HAL_UART_MspInit+0xdc>)
 8000668:	f000 fbb8 	bl	8000ddc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800066c:	4b17      	ldr	r3, [pc, #92]	; (80006cc <HAL_UART_MspInit+0xe0>)
 800066e:	4a18      	ldr	r2, [pc, #96]	; (80006d0 <HAL_UART_MspInit+0xe4>)
 8000670:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000672:	4b16      	ldr	r3, [pc, #88]	; (80006cc <HAL_UART_MspInit+0xe0>)
 8000674:	2200      	movs	r2, #0
 8000676:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000678:	4b14      	ldr	r3, [pc, #80]	; (80006cc <HAL_UART_MspInit+0xe0>)
 800067a:	2200      	movs	r2, #0
 800067c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800067e:	4b13      	ldr	r3, [pc, #76]	; (80006cc <HAL_UART_MspInit+0xe0>)
 8000680:	2280      	movs	r2, #128	; 0x80
 8000682:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000684:	4b11      	ldr	r3, [pc, #68]	; (80006cc <HAL_UART_MspInit+0xe0>)
 8000686:	2200      	movs	r2, #0
 8000688:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800068a:	4b10      	ldr	r3, [pc, #64]	; (80006cc <HAL_UART_MspInit+0xe0>)
 800068c:	2200      	movs	r2, #0
 800068e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000690:	4b0e      	ldr	r3, [pc, #56]	; (80006cc <HAL_UART_MspInit+0xe0>)
 8000692:	2200      	movs	r2, #0
 8000694:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000696:	4b0d      	ldr	r3, [pc, #52]	; (80006cc <HAL_UART_MspInit+0xe0>)
 8000698:	2200      	movs	r2, #0
 800069a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800069c:	480b      	ldr	r0, [pc, #44]	; (80006cc <HAL_UART_MspInit+0xe0>)
 800069e:	f000 f9af 	bl	8000a00 <HAL_DMA_Init>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 80006a8:	f7ff fe6e 	bl	8000388 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	4a07      	ldr	r2, [pc, #28]	; (80006cc <HAL_UART_MspInit+0xe0>)
 80006b0:	635a      	str	r2, [r3, #52]	; 0x34
 80006b2:	4a06      	ldr	r2, [pc, #24]	; (80006cc <HAL_UART_MspInit+0xe0>)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80006b8:	bf00      	nop
 80006ba:	3720      	adds	r7, #32
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	40004400 	.word	0x40004400
 80006c4:	40021000 	.word	0x40021000
 80006c8:	40010800 	.word	0x40010800
 80006cc:	200000b4 	.word	0x200000b4
 80006d0:	4002006c 	.word	0x4002006c

080006d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80006d4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80006d6:	e003      	b.n	80006e0 <LoopCopyDataInit>

080006d8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80006d8:	4b0b      	ldr	r3, [pc, #44]	; (8000708 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80006da:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80006dc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80006de:	3104      	adds	r1, #4

080006e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80006e0:	480a      	ldr	r0, [pc, #40]	; (800070c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80006e2:	4b0b      	ldr	r3, [pc, #44]	; (8000710 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80006e4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80006e6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80006e8:	d3f6      	bcc.n	80006d8 <CopyDataInit>
  ldr r2, =_sbss
 80006ea:	4a0a      	ldr	r2, [pc, #40]	; (8000714 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80006ec:	e002      	b.n	80006f4 <LoopFillZerobss>

080006ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80006ee:	2300      	movs	r3, #0
  str r3, [r2], #4
 80006f0:	f842 3b04 	str.w	r3, [r2], #4

080006f4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80006f4:	4b08      	ldr	r3, [pc, #32]	; (8000718 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80006f6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80006f8:	d3f9      	bcc.n	80006ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006fa:	f7ff ff47 	bl	800058c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006fe:	f001 fc09 	bl	8001f14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000702:	f7ff fd8d 	bl	8000220 <main>
  bx lr
 8000706:	4770      	bx	lr
  ldr r3, =_sidata
 8000708:	08002e78 	.word	0x08002e78
  ldr r0, =_sdata
 800070c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000710:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000714:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000718:	20000140 	.word	0x20000140

0800071c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800071c:	e7fe      	b.n	800071c <ADC1_2_IRQHandler>
	...

08000720 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000724:	4b08      	ldr	r3, [pc, #32]	; (8000748 <HAL_Init+0x28>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a07      	ldr	r2, [pc, #28]	; (8000748 <HAL_Init+0x28>)
 800072a:	f043 0310 	orr.w	r3, r3, #16
 800072e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000730:	2003      	movs	r0, #3
 8000732:	f000 f923 	bl	800097c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000736:	2000      	movs	r0, #0
 8000738:	f000 f808 	bl	800074c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800073c:	f7ff fe2a 	bl	8000394 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000740:	2300      	movs	r3, #0
}
 8000742:	4618      	mov	r0, r3
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40022000 	.word	0x40022000

0800074c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000754:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <HAL_InitTick+0x54>)
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <HAL_InitTick+0x58>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	4619      	mov	r1, r3
 800075e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000762:	fbb3 f3f1 	udiv	r3, r3, r1
 8000766:	fbb2 f3f3 	udiv	r3, r2, r3
 800076a:	4618      	mov	r0, r3
 800076c:	f000 f93b 	bl	80009e6 <HAL_SYSTICK_Config>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000776:	2301      	movs	r3, #1
 8000778:	e00e      	b.n	8000798 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	2b0f      	cmp	r3, #15
 800077e:	d80a      	bhi.n	8000796 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000780:	2200      	movs	r2, #0
 8000782:	6879      	ldr	r1, [r7, #4]
 8000784:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000788:	f000 f903 	bl	8000992 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800078c:	4a06      	ldr	r2, [pc, #24]	; (80007a8 <HAL_InitTick+0x5c>)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000792:	2300      	movs	r3, #0
 8000794:	e000      	b.n	8000798 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000796:	2301      	movs	r3, #1
}
 8000798:	4618      	mov	r0, r3
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000000 	.word	0x20000000
 80007a4:	20000008 	.word	0x20000008
 80007a8:	20000004 	.word	0x20000004

080007ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007b0:	4b05      	ldr	r3, [pc, #20]	; (80007c8 <HAL_IncTick+0x1c>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	461a      	mov	r2, r3
 80007b6:	4b05      	ldr	r3, [pc, #20]	; (80007cc <HAL_IncTick+0x20>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4413      	add	r3, r2
 80007bc:	4a03      	ldr	r2, [pc, #12]	; (80007cc <HAL_IncTick+0x20>)
 80007be:	6013      	str	r3, [r2, #0]
}
 80007c0:	bf00      	nop
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bc80      	pop	{r7}
 80007c6:	4770      	bx	lr
 80007c8:	20000008 	.word	0x20000008
 80007cc:	20000138 	.word	0x20000138

080007d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  return uwTick;
 80007d4:	4b02      	ldr	r3, [pc, #8]	; (80007e0 <HAL_GetTick+0x10>)
 80007d6:	681b      	ldr	r3, [r3, #0]
}
 80007d8:	4618      	mov	r0, r3
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr
 80007e0:	20000138 	.word	0x20000138

080007e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b085      	sub	sp, #20
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	f003 0307 	and.w	r3, r3, #7
 80007f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007f4:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <__NVIC_SetPriorityGrouping+0x44>)
 80007f6:	68db      	ldr	r3, [r3, #12]
 80007f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007fa:	68ba      	ldr	r2, [r7, #8]
 80007fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000800:	4013      	ands	r3, r2
 8000802:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800080c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000810:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000814:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000816:	4a04      	ldr	r2, [pc, #16]	; (8000828 <__NVIC_SetPriorityGrouping+0x44>)
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	60d3      	str	r3, [r2, #12]
}
 800081c:	bf00      	nop
 800081e:	3714      	adds	r7, #20
 8000820:	46bd      	mov	sp, r7
 8000822:	bc80      	pop	{r7}
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	e000ed00 	.word	0xe000ed00

0800082c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000830:	4b04      	ldr	r3, [pc, #16]	; (8000844 <__NVIC_GetPriorityGrouping+0x18>)
 8000832:	68db      	ldr	r3, [r3, #12]
 8000834:	0a1b      	lsrs	r3, r3, #8
 8000836:	f003 0307 	and.w	r3, r3, #7
}
 800083a:	4618      	mov	r0, r3
 800083c:	46bd      	mov	sp, r7
 800083e:	bc80      	pop	{r7}
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	e000ed00 	.word	0xe000ed00

08000848 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000856:	2b00      	cmp	r3, #0
 8000858:	db0b      	blt.n	8000872 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	f003 021f 	and.w	r2, r3, #31
 8000860:	4906      	ldr	r1, [pc, #24]	; (800087c <__NVIC_EnableIRQ+0x34>)
 8000862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000866:	095b      	lsrs	r3, r3, #5
 8000868:	2001      	movs	r0, #1
 800086a:	fa00 f202 	lsl.w	r2, r0, r2
 800086e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000872:	bf00      	nop
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	bc80      	pop	{r7}
 800087a:	4770      	bx	lr
 800087c:	e000e100 	.word	0xe000e100

08000880 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	4603      	mov	r3, r0
 8000888:	6039      	str	r1, [r7, #0]
 800088a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800088c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000890:	2b00      	cmp	r3, #0
 8000892:	db0a      	blt.n	80008aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	b2da      	uxtb	r2, r3
 8000898:	490c      	ldr	r1, [pc, #48]	; (80008cc <__NVIC_SetPriority+0x4c>)
 800089a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089e:	0112      	lsls	r2, r2, #4
 80008a0:	b2d2      	uxtb	r2, r2
 80008a2:	440b      	add	r3, r1
 80008a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008a8:	e00a      	b.n	80008c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	4908      	ldr	r1, [pc, #32]	; (80008d0 <__NVIC_SetPriority+0x50>)
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	f003 030f 	and.w	r3, r3, #15
 80008b6:	3b04      	subs	r3, #4
 80008b8:	0112      	lsls	r2, r2, #4
 80008ba:	b2d2      	uxtb	r2, r2
 80008bc:	440b      	add	r3, r1
 80008be:	761a      	strb	r2, [r3, #24]
}
 80008c0:	bf00      	nop
 80008c2:	370c      	adds	r7, #12
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bc80      	pop	{r7}
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	e000e100 	.word	0xe000e100
 80008d0:	e000ed00 	.word	0xe000ed00

080008d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b089      	sub	sp, #36	; 0x24
 80008d8:	af00      	add	r7, sp, #0
 80008da:	60f8      	str	r0, [r7, #12]
 80008dc:	60b9      	str	r1, [r7, #8]
 80008de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	f003 0307 	and.w	r3, r3, #7
 80008e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008e8:	69fb      	ldr	r3, [r7, #28]
 80008ea:	f1c3 0307 	rsb	r3, r3, #7
 80008ee:	2b04      	cmp	r3, #4
 80008f0:	bf28      	it	cs
 80008f2:	2304      	movcs	r3, #4
 80008f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008f6:	69fb      	ldr	r3, [r7, #28]
 80008f8:	3304      	adds	r3, #4
 80008fa:	2b06      	cmp	r3, #6
 80008fc:	d902      	bls.n	8000904 <NVIC_EncodePriority+0x30>
 80008fe:	69fb      	ldr	r3, [r7, #28]
 8000900:	3b03      	subs	r3, #3
 8000902:	e000      	b.n	8000906 <NVIC_EncodePriority+0x32>
 8000904:	2300      	movs	r3, #0
 8000906:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000908:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800090c:	69bb      	ldr	r3, [r7, #24]
 800090e:	fa02 f303 	lsl.w	r3, r2, r3
 8000912:	43da      	mvns	r2, r3
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	401a      	ands	r2, r3
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800091c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	fa01 f303 	lsl.w	r3, r1, r3
 8000926:	43d9      	mvns	r1, r3
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800092c:	4313      	orrs	r3, r2
         );
}
 800092e:	4618      	mov	r0, r3
 8000930:	3724      	adds	r7, #36	; 0x24
 8000932:	46bd      	mov	sp, r7
 8000934:	bc80      	pop	{r7}
 8000936:	4770      	bx	lr

08000938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	3b01      	subs	r3, #1
 8000944:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000948:	d301      	bcc.n	800094e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800094a:	2301      	movs	r3, #1
 800094c:	e00f      	b.n	800096e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800094e:	4a0a      	ldr	r2, [pc, #40]	; (8000978 <SysTick_Config+0x40>)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3b01      	subs	r3, #1
 8000954:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000956:	210f      	movs	r1, #15
 8000958:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800095c:	f7ff ff90 	bl	8000880 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000960:	4b05      	ldr	r3, [pc, #20]	; (8000978 <SysTick_Config+0x40>)
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000966:	4b04      	ldr	r3, [pc, #16]	; (8000978 <SysTick_Config+0x40>)
 8000968:	2207      	movs	r2, #7
 800096a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800096c:	2300      	movs	r3, #0
}
 800096e:	4618      	mov	r0, r3
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	e000e010 	.word	0xe000e010

0800097c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000984:	6878      	ldr	r0, [r7, #4]
 8000986:	f7ff ff2d 	bl	80007e4 <__NVIC_SetPriorityGrouping>
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000992:	b580      	push	{r7, lr}
 8000994:	b086      	sub	sp, #24
 8000996:	af00      	add	r7, sp, #0
 8000998:	4603      	mov	r3, r0
 800099a:	60b9      	str	r1, [r7, #8]
 800099c:	607a      	str	r2, [r7, #4]
 800099e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009a0:	2300      	movs	r3, #0
 80009a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009a4:	f7ff ff42 	bl	800082c <__NVIC_GetPriorityGrouping>
 80009a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	68b9      	ldr	r1, [r7, #8]
 80009ae:	6978      	ldr	r0, [r7, #20]
 80009b0:	f7ff ff90 	bl	80008d4 <NVIC_EncodePriority>
 80009b4:	4602      	mov	r2, r0
 80009b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ba:	4611      	mov	r1, r2
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff ff5f 	bl	8000880 <__NVIC_SetPriority>
}
 80009c2:	bf00      	nop
 80009c4:	3718      	adds	r7, #24
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b082      	sub	sp, #8
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	4603      	mov	r3, r0
 80009d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d8:	4618      	mov	r0, r3
 80009da:	f7ff ff35 	bl	8000848 <__NVIC_EnableIRQ>
}
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}

080009e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009e6:	b580      	push	{r7, lr}
 80009e8:	b082      	sub	sp, #8
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f7ff ffa2 	bl	8000938 <SysTick_Config>
 80009f4:	4603      	mov	r3, r0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
	...

08000a00 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b085      	sub	sp, #20
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d101      	bne.n	8000a16 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000a12:	2301      	movs	r3, #1
 8000a14:	e043      	b.n	8000a9e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	4b22      	ldr	r3, [pc, #136]	; (8000aa8 <HAL_DMA_Init+0xa8>)
 8000a1e:	4413      	add	r3, r2
 8000a20:	4a22      	ldr	r2, [pc, #136]	; (8000aac <HAL_DMA_Init+0xac>)
 8000a22:	fba2 2303 	umull	r2, r3, r2, r3
 8000a26:	091b      	lsrs	r3, r3, #4
 8000a28:	009a      	lsls	r2, r3, #2
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4a1f      	ldr	r2, [pc, #124]	; (8000ab0 <HAL_DMA_Init+0xb0>)
 8000a32:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2202      	movs	r2, #2
 8000a38:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000a4a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000a4e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000a58:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	68db      	ldr	r3, [r3, #12]
 8000a5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	695b      	ldr	r3, [r3, #20]
 8000a6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	69db      	ldr	r3, [r3, #28]
 8000a76:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000a78:	68fa      	ldr	r2, [r7, #12]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	68fa      	ldr	r2, [r7, #12]
 8000a84:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	2200      	movs	r2, #0
 8000a8a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2201      	movs	r2, #1
 8000a90:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2200      	movs	r2, #0
 8000a98:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3714      	adds	r7, #20
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bc80      	pop	{r7}
 8000aa6:	4770      	bx	lr
 8000aa8:	bffdfff8 	.word	0xbffdfff8
 8000aac:	cccccccd 	.word	0xcccccccd
 8000ab0:	40020000 	.word	0x40020000

08000ab4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b086      	sub	sp, #24
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	60f8      	str	r0, [r7, #12]
 8000abc:	60b9      	str	r1, [r7, #8]
 8000abe:	607a      	str	r2, [r7, #4]
 8000ac0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d101      	bne.n	8000ad4 <HAL_DMA_Start_IT+0x20>
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	e04a      	b.n	8000b6a <HAL_DMA_Start_IT+0xb6>
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d13a      	bne.n	8000b5c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	2202      	movs	r2, #2
 8000aea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	2200      	movs	r2, #0
 8000af2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	f022 0201 	bic.w	r2, r2, #1
 8000b02:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	687a      	ldr	r2, [r7, #4]
 8000b08:	68b9      	ldr	r1, [r7, #8]
 8000b0a:	68f8      	ldr	r0, [r7, #12]
 8000b0c:	f000 f938 	bl	8000d80 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d008      	beq.n	8000b2a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f042 020e 	orr.w	r2, r2, #14
 8000b26:	601a      	str	r2, [r3, #0]
 8000b28:	e00f      	b.n	8000b4a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f022 0204 	bic.w	r2, r2, #4
 8000b38:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	681a      	ldr	r2, [r3, #0]
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f042 020a 	orr.w	r2, r2, #10
 8000b48:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f042 0201 	orr.w	r2, r2, #1
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	e005      	b.n	8000b68 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	2200      	movs	r2, #0
 8000b60:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000b64:	2302      	movs	r3, #2
 8000b66:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000b68:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3718      	adds	r7, #24
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
	...

08000b74 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b90:	2204      	movs	r2, #4
 8000b92:	409a      	lsls	r2, r3
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	4013      	ands	r3, r2
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d04f      	beq.n	8000c3c <HAL_DMA_IRQHandler+0xc8>
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	f003 0304 	and.w	r3, r3, #4
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d04a      	beq.n	8000c3c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	f003 0320 	and.w	r3, r3, #32
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d107      	bne.n	8000bc4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f022 0204 	bic.w	r2, r2, #4
 8000bc2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a66      	ldr	r2, [pc, #408]	; (8000d64 <HAL_DMA_IRQHandler+0x1f0>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d029      	beq.n	8000c22 <HAL_DMA_IRQHandler+0xae>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a65      	ldr	r2, [pc, #404]	; (8000d68 <HAL_DMA_IRQHandler+0x1f4>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d022      	beq.n	8000c1e <HAL_DMA_IRQHandler+0xaa>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a63      	ldr	r2, [pc, #396]	; (8000d6c <HAL_DMA_IRQHandler+0x1f8>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d01a      	beq.n	8000c18 <HAL_DMA_IRQHandler+0xa4>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a62      	ldr	r2, [pc, #392]	; (8000d70 <HAL_DMA_IRQHandler+0x1fc>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d012      	beq.n	8000c12 <HAL_DMA_IRQHandler+0x9e>
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a60      	ldr	r2, [pc, #384]	; (8000d74 <HAL_DMA_IRQHandler+0x200>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d00a      	beq.n	8000c0c <HAL_DMA_IRQHandler+0x98>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a5f      	ldr	r2, [pc, #380]	; (8000d78 <HAL_DMA_IRQHandler+0x204>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d102      	bne.n	8000c06 <HAL_DMA_IRQHandler+0x92>
 8000c00:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c04:	e00e      	b.n	8000c24 <HAL_DMA_IRQHandler+0xb0>
 8000c06:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000c0a:	e00b      	b.n	8000c24 <HAL_DMA_IRQHandler+0xb0>
 8000c0c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000c10:	e008      	b.n	8000c24 <HAL_DMA_IRQHandler+0xb0>
 8000c12:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000c16:	e005      	b.n	8000c24 <HAL_DMA_IRQHandler+0xb0>
 8000c18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c1c:	e002      	b.n	8000c24 <HAL_DMA_IRQHandler+0xb0>
 8000c1e:	2340      	movs	r3, #64	; 0x40
 8000c20:	e000      	b.n	8000c24 <HAL_DMA_IRQHandler+0xb0>
 8000c22:	2304      	movs	r3, #4
 8000c24:	4a55      	ldr	r2, [pc, #340]	; (8000d7c <HAL_DMA_IRQHandler+0x208>)
 8000c26:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	f000 8094 	beq.w	8000d5a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000c3a:	e08e      	b.n	8000d5a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c40:	2202      	movs	r2, #2
 8000c42:	409a      	lsls	r2, r3
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	4013      	ands	r3, r2
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d056      	beq.n	8000cfa <HAL_DMA_IRQHandler+0x186>
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d051      	beq.n	8000cfa <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f003 0320 	and.w	r3, r3, #32
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d10b      	bne.n	8000c7c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f022 020a 	bic.w	r2, r2, #10
 8000c72:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2201      	movs	r2, #1
 8000c78:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a38      	ldr	r2, [pc, #224]	; (8000d64 <HAL_DMA_IRQHandler+0x1f0>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d029      	beq.n	8000cda <HAL_DMA_IRQHandler+0x166>
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a37      	ldr	r2, [pc, #220]	; (8000d68 <HAL_DMA_IRQHandler+0x1f4>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d022      	beq.n	8000cd6 <HAL_DMA_IRQHandler+0x162>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a35      	ldr	r2, [pc, #212]	; (8000d6c <HAL_DMA_IRQHandler+0x1f8>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d01a      	beq.n	8000cd0 <HAL_DMA_IRQHandler+0x15c>
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4a34      	ldr	r2, [pc, #208]	; (8000d70 <HAL_DMA_IRQHandler+0x1fc>)
 8000ca0:	4293      	cmp	r3, r2
 8000ca2:	d012      	beq.n	8000cca <HAL_DMA_IRQHandler+0x156>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a32      	ldr	r2, [pc, #200]	; (8000d74 <HAL_DMA_IRQHandler+0x200>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d00a      	beq.n	8000cc4 <HAL_DMA_IRQHandler+0x150>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a31      	ldr	r2, [pc, #196]	; (8000d78 <HAL_DMA_IRQHandler+0x204>)
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d102      	bne.n	8000cbe <HAL_DMA_IRQHandler+0x14a>
 8000cb8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000cbc:	e00e      	b.n	8000cdc <HAL_DMA_IRQHandler+0x168>
 8000cbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000cc2:	e00b      	b.n	8000cdc <HAL_DMA_IRQHandler+0x168>
 8000cc4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cc8:	e008      	b.n	8000cdc <HAL_DMA_IRQHandler+0x168>
 8000cca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cce:	e005      	b.n	8000cdc <HAL_DMA_IRQHandler+0x168>
 8000cd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cd4:	e002      	b.n	8000cdc <HAL_DMA_IRQHandler+0x168>
 8000cd6:	2320      	movs	r3, #32
 8000cd8:	e000      	b.n	8000cdc <HAL_DMA_IRQHandler+0x168>
 8000cda:	2302      	movs	r3, #2
 8000cdc:	4a27      	ldr	r2, [pc, #156]	; (8000d7c <HAL_DMA_IRQHandler+0x208>)
 8000cde:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d034      	beq.n	8000d5a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf4:	6878      	ldr	r0, [r7, #4]
 8000cf6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000cf8:	e02f      	b.n	8000d5a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cfe:	2208      	movs	r2, #8
 8000d00:	409a      	lsls	r2, r3
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	4013      	ands	r3, r2
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d028      	beq.n	8000d5c <HAL_DMA_IRQHandler+0x1e8>
 8000d0a:	68bb      	ldr	r3, [r7, #8]
 8000d0c:	f003 0308 	and.w	r3, r3, #8
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d023      	beq.n	8000d5c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	681a      	ldr	r2, [r3, #0]
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f022 020e 	bic.w	r2, r2, #14
 8000d22:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	fa01 f202 	lsl.w	r2, r1, r2
 8000d32:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2201      	movs	r2, #1
 8000d38:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2200      	movs	r2, #0
 8000d46:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d004      	beq.n	8000d5c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	4798      	blx	r3
    }
  }
  return;
 8000d5a:	bf00      	nop
 8000d5c:	bf00      	nop
}
 8000d5e:	3710      	adds	r7, #16
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40020008 	.word	0x40020008
 8000d68:	4002001c 	.word	0x4002001c
 8000d6c:	40020030 	.word	0x40020030
 8000d70:	40020044 	.word	0x40020044
 8000d74:	40020058 	.word	0x40020058
 8000d78:	4002006c 	.word	0x4002006c
 8000d7c:	40020000 	.word	0x40020000

08000d80 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	607a      	str	r2, [r7, #4]
 8000d8c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d96:	2101      	movs	r1, #1
 8000d98:	fa01 f202 	lsl.w	r2, r1, r2
 8000d9c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	683a      	ldr	r2, [r7, #0]
 8000da4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	2b10      	cmp	r3, #16
 8000dac:	d108      	bne.n	8000dc0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	687a      	ldr	r2, [r7, #4]
 8000db4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	68ba      	ldr	r2, [r7, #8]
 8000dbc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000dbe:	e007      	b.n	8000dd0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	68ba      	ldr	r2, [r7, #8]
 8000dc6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	687a      	ldr	r2, [r7, #4]
 8000dce:	60da      	str	r2, [r3, #12]
}
 8000dd0:	bf00      	nop
 8000dd2:	3714      	adds	r7, #20
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bc80      	pop	{r7}
 8000dd8:	4770      	bx	lr
	...

08000ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b08b      	sub	sp, #44	; 0x2c
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000de6:	2300      	movs	r3, #0
 8000de8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000dea:	2300      	movs	r3, #0
 8000dec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dee:	e127      	b.n	8001040 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000df0:	2201      	movs	r2, #1
 8000df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df4:	fa02 f303 	lsl.w	r3, r2, r3
 8000df8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	69fa      	ldr	r2, [r7, #28]
 8000e00:	4013      	ands	r3, r2
 8000e02:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e04:	69ba      	ldr	r2, [r7, #24]
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	f040 8116 	bne.w	800103a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	2b12      	cmp	r3, #18
 8000e14:	d034      	beq.n	8000e80 <HAL_GPIO_Init+0xa4>
 8000e16:	2b12      	cmp	r3, #18
 8000e18:	d80d      	bhi.n	8000e36 <HAL_GPIO_Init+0x5a>
 8000e1a:	2b02      	cmp	r3, #2
 8000e1c:	d02b      	beq.n	8000e76 <HAL_GPIO_Init+0x9a>
 8000e1e:	2b02      	cmp	r3, #2
 8000e20:	d804      	bhi.n	8000e2c <HAL_GPIO_Init+0x50>
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d031      	beq.n	8000e8a <HAL_GPIO_Init+0xae>
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d01c      	beq.n	8000e64 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e2a:	e048      	b.n	8000ebe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e2c:	2b03      	cmp	r3, #3
 8000e2e:	d043      	beq.n	8000eb8 <HAL_GPIO_Init+0xdc>
 8000e30:	2b11      	cmp	r3, #17
 8000e32:	d01b      	beq.n	8000e6c <HAL_GPIO_Init+0x90>
          break;
 8000e34:	e043      	b.n	8000ebe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e36:	4a89      	ldr	r2, [pc, #548]	; (800105c <HAL_GPIO_Init+0x280>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d026      	beq.n	8000e8a <HAL_GPIO_Init+0xae>
 8000e3c:	4a87      	ldr	r2, [pc, #540]	; (800105c <HAL_GPIO_Init+0x280>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d806      	bhi.n	8000e50 <HAL_GPIO_Init+0x74>
 8000e42:	4a87      	ldr	r2, [pc, #540]	; (8001060 <HAL_GPIO_Init+0x284>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d020      	beq.n	8000e8a <HAL_GPIO_Init+0xae>
 8000e48:	4a86      	ldr	r2, [pc, #536]	; (8001064 <HAL_GPIO_Init+0x288>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d01d      	beq.n	8000e8a <HAL_GPIO_Init+0xae>
          break;
 8000e4e:	e036      	b.n	8000ebe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e50:	4a85      	ldr	r2, [pc, #532]	; (8001068 <HAL_GPIO_Init+0x28c>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d019      	beq.n	8000e8a <HAL_GPIO_Init+0xae>
 8000e56:	4a85      	ldr	r2, [pc, #532]	; (800106c <HAL_GPIO_Init+0x290>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d016      	beq.n	8000e8a <HAL_GPIO_Init+0xae>
 8000e5c:	4a84      	ldr	r2, [pc, #528]	; (8001070 <HAL_GPIO_Init+0x294>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d013      	beq.n	8000e8a <HAL_GPIO_Init+0xae>
          break;
 8000e62:	e02c      	b.n	8000ebe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	623b      	str	r3, [r7, #32]
          break;
 8000e6a:	e028      	b.n	8000ebe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	3304      	adds	r3, #4
 8000e72:	623b      	str	r3, [r7, #32]
          break;
 8000e74:	e023      	b.n	8000ebe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	68db      	ldr	r3, [r3, #12]
 8000e7a:	3308      	adds	r3, #8
 8000e7c:	623b      	str	r3, [r7, #32]
          break;
 8000e7e:	e01e      	b.n	8000ebe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	330c      	adds	r3, #12
 8000e86:	623b      	str	r3, [r7, #32]
          break;
 8000e88:	e019      	b.n	8000ebe <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d102      	bne.n	8000e98 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e92:	2304      	movs	r3, #4
 8000e94:	623b      	str	r3, [r7, #32]
          break;
 8000e96:	e012      	b.n	8000ebe <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d105      	bne.n	8000eac <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ea0:	2308      	movs	r3, #8
 8000ea2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	69fa      	ldr	r2, [r7, #28]
 8000ea8:	611a      	str	r2, [r3, #16]
          break;
 8000eaa:	e008      	b.n	8000ebe <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000eac:	2308      	movs	r3, #8
 8000eae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	69fa      	ldr	r2, [r7, #28]
 8000eb4:	615a      	str	r2, [r3, #20]
          break;
 8000eb6:	e002      	b.n	8000ebe <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	623b      	str	r3, [r7, #32]
          break;
 8000ebc:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ebe:	69bb      	ldr	r3, [r7, #24]
 8000ec0:	2bff      	cmp	r3, #255	; 0xff
 8000ec2:	d801      	bhi.n	8000ec8 <HAL_GPIO_Init+0xec>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	e001      	b.n	8000ecc <HAL_GPIO_Init+0xf0>
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	3304      	adds	r3, #4
 8000ecc:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ece:	69bb      	ldr	r3, [r7, #24]
 8000ed0:	2bff      	cmp	r3, #255	; 0xff
 8000ed2:	d802      	bhi.n	8000eda <HAL_GPIO_Init+0xfe>
 8000ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	e002      	b.n	8000ee0 <HAL_GPIO_Init+0x104>
 8000eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000edc:	3b08      	subs	r3, #8
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	210f      	movs	r1, #15
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	fa01 f303 	lsl.w	r3, r1, r3
 8000eee:	43db      	mvns	r3, r3
 8000ef0:	401a      	ands	r2, r3
 8000ef2:	6a39      	ldr	r1, [r7, #32]
 8000ef4:	693b      	ldr	r3, [r7, #16]
 8000ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8000efa:	431a      	orrs	r2, r3
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	f000 8096 	beq.w	800103a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f0e:	4b59      	ldr	r3, [pc, #356]	; (8001074 <HAL_GPIO_Init+0x298>)
 8000f10:	699b      	ldr	r3, [r3, #24]
 8000f12:	4a58      	ldr	r2, [pc, #352]	; (8001074 <HAL_GPIO_Init+0x298>)
 8000f14:	f043 0301 	orr.w	r3, r3, #1
 8000f18:	6193      	str	r3, [r2, #24]
 8000f1a:	4b56      	ldr	r3, [pc, #344]	; (8001074 <HAL_GPIO_Init+0x298>)
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	f003 0301 	and.w	r3, r3, #1
 8000f22:	60bb      	str	r3, [r7, #8]
 8000f24:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f26:	4a54      	ldr	r2, [pc, #336]	; (8001078 <HAL_GPIO_Init+0x29c>)
 8000f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f2a:	089b      	lsrs	r3, r3, #2
 8000f2c:	3302      	adds	r3, #2
 8000f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f32:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f36:	f003 0303 	and.w	r3, r3, #3
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	220f      	movs	r2, #15
 8000f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f42:	43db      	mvns	r3, r3
 8000f44:	68fa      	ldr	r2, [r7, #12]
 8000f46:	4013      	ands	r3, r2
 8000f48:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a4b      	ldr	r2, [pc, #300]	; (800107c <HAL_GPIO_Init+0x2a0>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d013      	beq.n	8000f7a <HAL_GPIO_Init+0x19e>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4a4a      	ldr	r2, [pc, #296]	; (8001080 <HAL_GPIO_Init+0x2a4>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d00d      	beq.n	8000f76 <HAL_GPIO_Init+0x19a>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a49      	ldr	r2, [pc, #292]	; (8001084 <HAL_GPIO_Init+0x2a8>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d007      	beq.n	8000f72 <HAL_GPIO_Init+0x196>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a48      	ldr	r2, [pc, #288]	; (8001088 <HAL_GPIO_Init+0x2ac>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d101      	bne.n	8000f6e <HAL_GPIO_Init+0x192>
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	e006      	b.n	8000f7c <HAL_GPIO_Init+0x1a0>
 8000f6e:	2304      	movs	r3, #4
 8000f70:	e004      	b.n	8000f7c <HAL_GPIO_Init+0x1a0>
 8000f72:	2302      	movs	r3, #2
 8000f74:	e002      	b.n	8000f7c <HAL_GPIO_Init+0x1a0>
 8000f76:	2301      	movs	r3, #1
 8000f78:	e000      	b.n	8000f7c <HAL_GPIO_Init+0x1a0>
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f7e:	f002 0203 	and.w	r2, r2, #3
 8000f82:	0092      	lsls	r2, r2, #2
 8000f84:	4093      	lsls	r3, r2
 8000f86:	68fa      	ldr	r2, [r7, #12]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000f8c:	493a      	ldr	r1, [pc, #232]	; (8001078 <HAL_GPIO_Init+0x29c>)
 8000f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f90:	089b      	lsrs	r3, r3, #2
 8000f92:	3302      	adds	r3, #2
 8000f94:	68fa      	ldr	r2, [r7, #12]
 8000f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d006      	beq.n	8000fb4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000fa6:	4b39      	ldr	r3, [pc, #228]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	4938      	ldr	r1, [pc, #224]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	600b      	str	r3, [r1, #0]
 8000fb2:	e006      	b.n	8000fc2 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000fb4:	4b35      	ldr	r3, [pc, #212]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	69bb      	ldr	r3, [r7, #24]
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	4933      	ldr	r1, [pc, #204]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d006      	beq.n	8000fdc <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000fce:	4b2f      	ldr	r3, [pc, #188]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8000fd0:	685a      	ldr	r2, [r3, #4]
 8000fd2:	492e      	ldr	r1, [pc, #184]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	604b      	str	r3, [r1, #4]
 8000fda:	e006      	b.n	8000fea <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000fdc:	4b2b      	ldr	r3, [pc, #172]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8000fde:	685a      	ldr	r2, [r3, #4]
 8000fe0:	69bb      	ldr	r3, [r7, #24]
 8000fe2:	43db      	mvns	r3, r3
 8000fe4:	4929      	ldr	r1, [pc, #164]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d006      	beq.n	8001004 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ff6:	4b25      	ldr	r3, [pc, #148]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8000ff8:	689a      	ldr	r2, [r3, #8]
 8000ffa:	4924      	ldr	r1, [pc, #144]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	608b      	str	r3, [r1, #8]
 8001002:	e006      	b.n	8001012 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001004:	4b21      	ldr	r3, [pc, #132]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8001006:	689a      	ldr	r2, [r3, #8]
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	43db      	mvns	r3, r3
 800100c:	491f      	ldr	r1, [pc, #124]	; (800108c <HAL_GPIO_Init+0x2b0>)
 800100e:	4013      	ands	r3, r2
 8001010:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d006      	beq.n	800102c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800101e:	4b1b      	ldr	r3, [pc, #108]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8001020:	68da      	ldr	r2, [r3, #12]
 8001022:	491a      	ldr	r1, [pc, #104]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8001024:	69bb      	ldr	r3, [r7, #24]
 8001026:	4313      	orrs	r3, r2
 8001028:	60cb      	str	r3, [r1, #12]
 800102a:	e006      	b.n	800103a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800102c:	4b17      	ldr	r3, [pc, #92]	; (800108c <HAL_GPIO_Init+0x2b0>)
 800102e:	68da      	ldr	r2, [r3, #12]
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	43db      	mvns	r3, r3
 8001034:	4915      	ldr	r1, [pc, #84]	; (800108c <HAL_GPIO_Init+0x2b0>)
 8001036:	4013      	ands	r3, r2
 8001038:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800103a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800103c:	3301      	adds	r3, #1
 800103e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001046:	fa22 f303 	lsr.w	r3, r2, r3
 800104a:	2b00      	cmp	r3, #0
 800104c:	f47f aed0 	bne.w	8000df0 <HAL_GPIO_Init+0x14>
  }
}
 8001050:	bf00      	nop
 8001052:	372c      	adds	r7, #44	; 0x2c
 8001054:	46bd      	mov	sp, r7
 8001056:	bc80      	pop	{r7}
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	10210000 	.word	0x10210000
 8001060:	10110000 	.word	0x10110000
 8001064:	10120000 	.word	0x10120000
 8001068:	10310000 	.word	0x10310000
 800106c:	10320000 	.word	0x10320000
 8001070:	10220000 	.word	0x10220000
 8001074:	40021000 	.word	0x40021000
 8001078:	40010000 	.word	0x40010000
 800107c:	40010800 	.word	0x40010800
 8001080:	40010c00 	.word	0x40010c00
 8001084:	40011000 	.word	0x40011000
 8001088:	40011400 	.word	0x40011400
 800108c:	40010400 	.word	0x40010400

08001090 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	460b      	mov	r3, r1
 800109a:	807b      	strh	r3, [r7, #2]
 800109c:	4613      	mov	r3, r2
 800109e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010a0:	787b      	ldrb	r3, [r7, #1]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d003      	beq.n	80010ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010a6:	887a      	ldrh	r2, [r7, #2]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80010ac:	e003      	b.n	80010b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80010ae:	887b      	ldrh	r3, [r7, #2]
 80010b0:	041a      	lsls	r2, r3, #16
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	611a      	str	r2, [r3, #16]
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr

080010c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d101      	bne.n	80010d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e26c      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	2b00      	cmp	r3, #0
 80010dc:	f000 8087 	beq.w	80011ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010e0:	4b92      	ldr	r3, [pc, #584]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f003 030c 	and.w	r3, r3, #12
 80010e8:	2b04      	cmp	r3, #4
 80010ea:	d00c      	beq.n	8001106 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010ec:	4b8f      	ldr	r3, [pc, #572]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f003 030c 	and.w	r3, r3, #12
 80010f4:	2b08      	cmp	r3, #8
 80010f6:	d112      	bne.n	800111e <HAL_RCC_OscConfig+0x5e>
 80010f8:	4b8c      	ldr	r3, [pc, #560]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001100:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001104:	d10b      	bne.n	800111e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001106:	4b89      	ldr	r3, [pc, #548]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110e:	2b00      	cmp	r3, #0
 8001110:	d06c      	beq.n	80011ec <HAL_RCC_OscConfig+0x12c>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d168      	bne.n	80011ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e246      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001126:	d106      	bne.n	8001136 <HAL_RCC_OscConfig+0x76>
 8001128:	4b80      	ldr	r3, [pc, #512]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a7f      	ldr	r2, [pc, #508]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 800112e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001132:	6013      	str	r3, [r2, #0]
 8001134:	e02e      	b.n	8001194 <HAL_RCC_OscConfig+0xd4>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d10c      	bne.n	8001158 <HAL_RCC_OscConfig+0x98>
 800113e:	4b7b      	ldr	r3, [pc, #492]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a7a      	ldr	r2, [pc, #488]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001144:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001148:	6013      	str	r3, [r2, #0]
 800114a:	4b78      	ldr	r3, [pc, #480]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a77      	ldr	r2, [pc, #476]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001150:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001154:	6013      	str	r3, [r2, #0]
 8001156:	e01d      	b.n	8001194 <HAL_RCC_OscConfig+0xd4>
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001160:	d10c      	bne.n	800117c <HAL_RCC_OscConfig+0xbc>
 8001162:	4b72      	ldr	r3, [pc, #456]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a71      	ldr	r2, [pc, #452]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001168:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800116c:	6013      	str	r3, [r2, #0]
 800116e:	4b6f      	ldr	r3, [pc, #444]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a6e      	ldr	r2, [pc, #440]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001174:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001178:	6013      	str	r3, [r2, #0]
 800117a:	e00b      	b.n	8001194 <HAL_RCC_OscConfig+0xd4>
 800117c:	4b6b      	ldr	r3, [pc, #428]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a6a      	ldr	r2, [pc, #424]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001182:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001186:	6013      	str	r3, [r2, #0]
 8001188:	4b68      	ldr	r3, [pc, #416]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a67      	ldr	r2, [pc, #412]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 800118e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001192:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d013      	beq.n	80011c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800119c:	f7ff fb18 	bl	80007d0 <HAL_GetTick>
 80011a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a2:	e008      	b.n	80011b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011a4:	f7ff fb14 	bl	80007d0 <HAL_GetTick>
 80011a8:	4602      	mov	r2, r0
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	2b64      	cmp	r3, #100	; 0x64
 80011b0:	d901      	bls.n	80011b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80011b2:	2303      	movs	r3, #3
 80011b4:	e1fa      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011b6:	4b5d      	ldr	r3, [pc, #372]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d0f0      	beq.n	80011a4 <HAL_RCC_OscConfig+0xe4>
 80011c2:	e014      	b.n	80011ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c4:	f7ff fb04 	bl	80007d0 <HAL_GetTick>
 80011c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ca:	e008      	b.n	80011de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011cc:	f7ff fb00 	bl	80007d0 <HAL_GetTick>
 80011d0:	4602      	mov	r2, r0
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	2b64      	cmp	r3, #100	; 0x64
 80011d8:	d901      	bls.n	80011de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80011da:	2303      	movs	r3, #3
 80011dc:	e1e6      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011de:	4b53      	ldr	r3, [pc, #332]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d1f0      	bne.n	80011cc <HAL_RCC_OscConfig+0x10c>
 80011ea:	e000      	b.n	80011ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0302 	and.w	r3, r3, #2
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d063      	beq.n	80012c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011fa:	4b4c      	ldr	r3, [pc, #304]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f003 030c 	and.w	r3, r3, #12
 8001202:	2b00      	cmp	r3, #0
 8001204:	d00b      	beq.n	800121e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001206:	4b49      	ldr	r3, [pc, #292]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f003 030c 	and.w	r3, r3, #12
 800120e:	2b08      	cmp	r3, #8
 8001210:	d11c      	bne.n	800124c <HAL_RCC_OscConfig+0x18c>
 8001212:	4b46      	ldr	r3, [pc, #280]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d116      	bne.n	800124c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800121e:	4b43      	ldr	r3, [pc, #268]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	2b00      	cmp	r3, #0
 8001228:	d005      	beq.n	8001236 <HAL_RCC_OscConfig+0x176>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	691b      	ldr	r3, [r3, #16]
 800122e:	2b01      	cmp	r3, #1
 8001230:	d001      	beq.n	8001236 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e1ba      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001236:	4b3d      	ldr	r3, [pc, #244]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	695b      	ldr	r3, [r3, #20]
 8001242:	00db      	lsls	r3, r3, #3
 8001244:	4939      	ldr	r1, [pc, #228]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001246:	4313      	orrs	r3, r2
 8001248:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800124a:	e03a      	b.n	80012c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	691b      	ldr	r3, [r3, #16]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d020      	beq.n	8001296 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001254:	4b36      	ldr	r3, [pc, #216]	; (8001330 <HAL_RCC_OscConfig+0x270>)
 8001256:	2201      	movs	r2, #1
 8001258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800125a:	f7ff fab9 	bl	80007d0 <HAL_GetTick>
 800125e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001260:	e008      	b.n	8001274 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001262:	f7ff fab5 	bl	80007d0 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	2b02      	cmp	r3, #2
 800126e:	d901      	bls.n	8001274 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001270:	2303      	movs	r3, #3
 8001272:	e19b      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001274:	4b2d      	ldr	r3, [pc, #180]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0302 	and.w	r3, r3, #2
 800127c:	2b00      	cmp	r3, #0
 800127e:	d0f0      	beq.n	8001262 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001280:	4b2a      	ldr	r3, [pc, #168]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	695b      	ldr	r3, [r3, #20]
 800128c:	00db      	lsls	r3, r3, #3
 800128e:	4927      	ldr	r1, [pc, #156]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 8001290:	4313      	orrs	r3, r2
 8001292:	600b      	str	r3, [r1, #0]
 8001294:	e015      	b.n	80012c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001296:	4b26      	ldr	r3, [pc, #152]	; (8001330 <HAL_RCC_OscConfig+0x270>)
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800129c:	f7ff fa98 	bl	80007d0 <HAL_GetTick>
 80012a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012a2:	e008      	b.n	80012b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012a4:	f7ff fa94 	bl	80007d0 <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e17a      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012b6:	4b1d      	ldr	r3, [pc, #116]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0302 	and.w	r3, r3, #2
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1f0      	bne.n	80012a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0308 	and.w	r3, r3, #8
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d03a      	beq.n	8001344 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	699b      	ldr	r3, [r3, #24]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d019      	beq.n	800130a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012d6:	4b17      	ldr	r3, [pc, #92]	; (8001334 <HAL_RCC_OscConfig+0x274>)
 80012d8:	2201      	movs	r2, #1
 80012da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012dc:	f7ff fa78 	bl	80007d0 <HAL_GetTick>
 80012e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012e2:	e008      	b.n	80012f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012e4:	f7ff fa74 	bl	80007d0 <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e15a      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012f6:	4b0d      	ldr	r3, [pc, #52]	; (800132c <HAL_RCC_OscConfig+0x26c>)
 80012f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012fa:	f003 0302 	and.w	r3, r3, #2
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d0f0      	beq.n	80012e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001302:	2001      	movs	r0, #1
 8001304:	f000 fada 	bl	80018bc <RCC_Delay>
 8001308:	e01c      	b.n	8001344 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800130a:	4b0a      	ldr	r3, [pc, #40]	; (8001334 <HAL_RCC_OscConfig+0x274>)
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001310:	f7ff fa5e 	bl	80007d0 <HAL_GetTick>
 8001314:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001316:	e00f      	b.n	8001338 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001318:	f7ff fa5a 	bl	80007d0 <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b02      	cmp	r3, #2
 8001324:	d908      	bls.n	8001338 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e140      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
 800132a:	bf00      	nop
 800132c:	40021000 	.word	0x40021000
 8001330:	42420000 	.word	0x42420000
 8001334:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001338:	4b9e      	ldr	r3, [pc, #632]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 800133a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133c:	f003 0302 	and.w	r3, r3, #2
 8001340:	2b00      	cmp	r3, #0
 8001342:	d1e9      	bne.n	8001318 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0304 	and.w	r3, r3, #4
 800134c:	2b00      	cmp	r3, #0
 800134e:	f000 80a6 	beq.w	800149e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001352:	2300      	movs	r3, #0
 8001354:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001356:	4b97      	ldr	r3, [pc, #604]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001358:	69db      	ldr	r3, [r3, #28]
 800135a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10d      	bne.n	800137e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001362:	4b94      	ldr	r3, [pc, #592]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	4a93      	ldr	r2, [pc, #588]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800136c:	61d3      	str	r3, [r2, #28]
 800136e:	4b91      	ldr	r3, [pc, #580]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001370:	69db      	ldr	r3, [r3, #28]
 8001372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001376:	60bb      	str	r3, [r7, #8]
 8001378:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800137a:	2301      	movs	r3, #1
 800137c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800137e:	4b8e      	ldr	r3, [pc, #568]	; (80015b8 <HAL_RCC_OscConfig+0x4f8>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001386:	2b00      	cmp	r3, #0
 8001388:	d118      	bne.n	80013bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800138a:	4b8b      	ldr	r3, [pc, #556]	; (80015b8 <HAL_RCC_OscConfig+0x4f8>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a8a      	ldr	r2, [pc, #552]	; (80015b8 <HAL_RCC_OscConfig+0x4f8>)
 8001390:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001394:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001396:	f7ff fa1b 	bl	80007d0 <HAL_GetTick>
 800139a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800139c:	e008      	b.n	80013b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800139e:	f7ff fa17 	bl	80007d0 <HAL_GetTick>
 80013a2:	4602      	mov	r2, r0
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	2b64      	cmp	r3, #100	; 0x64
 80013aa:	d901      	bls.n	80013b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e0fd      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013b0:	4b81      	ldr	r3, [pc, #516]	; (80015b8 <HAL_RCC_OscConfig+0x4f8>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d0f0      	beq.n	800139e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d106      	bne.n	80013d2 <HAL_RCC_OscConfig+0x312>
 80013c4:	4b7b      	ldr	r3, [pc, #492]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 80013c6:	6a1b      	ldr	r3, [r3, #32]
 80013c8:	4a7a      	ldr	r2, [pc, #488]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 80013ca:	f043 0301 	orr.w	r3, r3, #1
 80013ce:	6213      	str	r3, [r2, #32]
 80013d0:	e02d      	b.n	800142e <HAL_RCC_OscConfig+0x36e>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	68db      	ldr	r3, [r3, #12]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d10c      	bne.n	80013f4 <HAL_RCC_OscConfig+0x334>
 80013da:	4b76      	ldr	r3, [pc, #472]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 80013dc:	6a1b      	ldr	r3, [r3, #32]
 80013de:	4a75      	ldr	r2, [pc, #468]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 80013e0:	f023 0301 	bic.w	r3, r3, #1
 80013e4:	6213      	str	r3, [r2, #32]
 80013e6:	4b73      	ldr	r3, [pc, #460]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 80013e8:	6a1b      	ldr	r3, [r3, #32]
 80013ea:	4a72      	ldr	r2, [pc, #456]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 80013ec:	f023 0304 	bic.w	r3, r3, #4
 80013f0:	6213      	str	r3, [r2, #32]
 80013f2:	e01c      	b.n	800142e <HAL_RCC_OscConfig+0x36e>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	2b05      	cmp	r3, #5
 80013fa:	d10c      	bne.n	8001416 <HAL_RCC_OscConfig+0x356>
 80013fc:	4b6d      	ldr	r3, [pc, #436]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 80013fe:	6a1b      	ldr	r3, [r3, #32]
 8001400:	4a6c      	ldr	r2, [pc, #432]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001402:	f043 0304 	orr.w	r3, r3, #4
 8001406:	6213      	str	r3, [r2, #32]
 8001408:	4b6a      	ldr	r3, [pc, #424]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 800140a:	6a1b      	ldr	r3, [r3, #32]
 800140c:	4a69      	ldr	r2, [pc, #420]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 800140e:	f043 0301 	orr.w	r3, r3, #1
 8001412:	6213      	str	r3, [r2, #32]
 8001414:	e00b      	b.n	800142e <HAL_RCC_OscConfig+0x36e>
 8001416:	4b67      	ldr	r3, [pc, #412]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001418:	6a1b      	ldr	r3, [r3, #32]
 800141a:	4a66      	ldr	r2, [pc, #408]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 800141c:	f023 0301 	bic.w	r3, r3, #1
 8001420:	6213      	str	r3, [r2, #32]
 8001422:	4b64      	ldr	r3, [pc, #400]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001424:	6a1b      	ldr	r3, [r3, #32]
 8001426:	4a63      	ldr	r2, [pc, #396]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001428:	f023 0304 	bic.w	r3, r3, #4
 800142c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	68db      	ldr	r3, [r3, #12]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d015      	beq.n	8001462 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001436:	f7ff f9cb 	bl	80007d0 <HAL_GetTick>
 800143a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800143c:	e00a      	b.n	8001454 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800143e:	f7ff f9c7 	bl	80007d0 <HAL_GetTick>
 8001442:	4602      	mov	r2, r0
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	f241 3288 	movw	r2, #5000	; 0x1388
 800144c:	4293      	cmp	r3, r2
 800144e:	d901      	bls.n	8001454 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e0ab      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001454:	4b57      	ldr	r3, [pc, #348]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001456:	6a1b      	ldr	r3, [r3, #32]
 8001458:	f003 0302 	and.w	r3, r3, #2
 800145c:	2b00      	cmp	r3, #0
 800145e:	d0ee      	beq.n	800143e <HAL_RCC_OscConfig+0x37e>
 8001460:	e014      	b.n	800148c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001462:	f7ff f9b5 	bl	80007d0 <HAL_GetTick>
 8001466:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001468:	e00a      	b.n	8001480 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800146a:	f7ff f9b1 	bl	80007d0 <HAL_GetTick>
 800146e:	4602      	mov	r2, r0
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	f241 3288 	movw	r2, #5000	; 0x1388
 8001478:	4293      	cmp	r3, r2
 800147a:	d901      	bls.n	8001480 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800147c:	2303      	movs	r3, #3
 800147e:	e095      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001480:	4b4c      	ldr	r3, [pc, #304]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001482:	6a1b      	ldr	r3, [r3, #32]
 8001484:	f003 0302 	and.w	r3, r3, #2
 8001488:	2b00      	cmp	r3, #0
 800148a:	d1ee      	bne.n	800146a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800148c:	7dfb      	ldrb	r3, [r7, #23]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d105      	bne.n	800149e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001492:	4b48      	ldr	r3, [pc, #288]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001494:	69db      	ldr	r3, [r3, #28]
 8001496:	4a47      	ldr	r2, [pc, #284]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001498:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800149c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	69db      	ldr	r3, [r3, #28]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	f000 8081 	beq.w	80015aa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014a8:	4b42      	ldr	r3, [pc, #264]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f003 030c 	and.w	r3, r3, #12
 80014b0:	2b08      	cmp	r3, #8
 80014b2:	d061      	beq.n	8001578 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	69db      	ldr	r3, [r3, #28]
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d146      	bne.n	800154a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014bc:	4b3f      	ldr	r3, [pc, #252]	; (80015bc <HAL_RCC_OscConfig+0x4fc>)
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c2:	f7ff f985 	bl	80007d0 <HAL_GetTick>
 80014c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014c8:	e008      	b.n	80014dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014ca:	f7ff f981 	bl	80007d0 <HAL_GetTick>
 80014ce:	4602      	mov	r2, r0
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d901      	bls.n	80014dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e067      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014dc:	4b35      	ldr	r3, [pc, #212]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d1f0      	bne.n	80014ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6a1b      	ldr	r3, [r3, #32]
 80014ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014f0:	d108      	bne.n	8001504 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80014f2:	4b30      	ldr	r3, [pc, #192]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	492d      	ldr	r1, [pc, #180]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001500:	4313      	orrs	r3, r2
 8001502:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001504:	4b2b      	ldr	r3, [pc, #172]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6a19      	ldr	r1, [r3, #32]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001514:	430b      	orrs	r3, r1
 8001516:	4927      	ldr	r1, [pc, #156]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001518:	4313      	orrs	r3, r2
 800151a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800151c:	4b27      	ldr	r3, [pc, #156]	; (80015bc <HAL_RCC_OscConfig+0x4fc>)
 800151e:	2201      	movs	r2, #1
 8001520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001522:	f7ff f955 	bl	80007d0 <HAL_GetTick>
 8001526:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001528:	e008      	b.n	800153c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800152a:	f7ff f951 	bl	80007d0 <HAL_GetTick>
 800152e:	4602      	mov	r2, r0
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	2b02      	cmp	r3, #2
 8001536:	d901      	bls.n	800153c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001538:	2303      	movs	r3, #3
 800153a:	e037      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800153c:	4b1d      	ldr	r3, [pc, #116]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001544:	2b00      	cmp	r3, #0
 8001546:	d0f0      	beq.n	800152a <HAL_RCC_OscConfig+0x46a>
 8001548:	e02f      	b.n	80015aa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800154a:	4b1c      	ldr	r3, [pc, #112]	; (80015bc <HAL_RCC_OscConfig+0x4fc>)
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001550:	f7ff f93e 	bl	80007d0 <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001556:	e008      	b.n	800156a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001558:	f7ff f93a 	bl	80007d0 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	2b02      	cmp	r3, #2
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e020      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800156a:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d1f0      	bne.n	8001558 <HAL_RCC_OscConfig+0x498>
 8001576:	e018      	b.n	80015aa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	69db      	ldr	r3, [r3, #28]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d101      	bne.n	8001584 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e013      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001584:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <HAL_RCC_OscConfig+0x4f4>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a1b      	ldr	r3, [r3, #32]
 8001594:	429a      	cmp	r2, r3
 8001596:	d106      	bne.n	80015a6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d001      	beq.n	80015aa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e000      	b.n	80015ac <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80015aa:	2300      	movs	r3, #0
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3718      	adds	r7, #24
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40021000 	.word	0x40021000
 80015b8:	40007000 	.word	0x40007000
 80015bc:	42420060 	.word	0x42420060

080015c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d101      	bne.n	80015d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e0d0      	b.n	8001776 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015d4:	4b6a      	ldr	r3, [pc, #424]	; (8001780 <HAL_RCC_ClockConfig+0x1c0>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 0307 	and.w	r3, r3, #7
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d910      	bls.n	8001604 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015e2:	4b67      	ldr	r3, [pc, #412]	; (8001780 <HAL_RCC_ClockConfig+0x1c0>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f023 0207 	bic.w	r2, r3, #7
 80015ea:	4965      	ldr	r1, [pc, #404]	; (8001780 <HAL_RCC_ClockConfig+0x1c0>)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015f2:	4b63      	ldr	r3, [pc, #396]	; (8001780 <HAL_RCC_ClockConfig+0x1c0>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	683a      	ldr	r2, [r7, #0]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d001      	beq.n	8001604 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e0b8      	b.n	8001776 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d020      	beq.n	8001652 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0304 	and.w	r3, r3, #4
 8001618:	2b00      	cmp	r3, #0
 800161a:	d005      	beq.n	8001628 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800161c:	4b59      	ldr	r3, [pc, #356]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	4a58      	ldr	r2, [pc, #352]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 8001622:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001626:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0308 	and.w	r3, r3, #8
 8001630:	2b00      	cmp	r3, #0
 8001632:	d005      	beq.n	8001640 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001634:	4b53      	ldr	r3, [pc, #332]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	4a52      	ldr	r2, [pc, #328]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 800163a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800163e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001640:	4b50      	ldr	r3, [pc, #320]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	494d      	ldr	r1, [pc, #308]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 800164e:	4313      	orrs	r3, r2
 8001650:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	2b00      	cmp	r3, #0
 800165c:	d040      	beq.n	80016e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	2b01      	cmp	r3, #1
 8001664:	d107      	bne.n	8001676 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001666:	4b47      	ldr	r3, [pc, #284]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d115      	bne.n	800169e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e07f      	b.n	8001776 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	2b02      	cmp	r3, #2
 800167c:	d107      	bne.n	800168e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800167e:	4b41      	ldr	r3, [pc, #260]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d109      	bne.n	800169e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e073      	b.n	8001776 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800168e:	4b3d      	ldr	r3, [pc, #244]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f003 0302 	and.w	r3, r3, #2
 8001696:	2b00      	cmp	r3, #0
 8001698:	d101      	bne.n	800169e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e06b      	b.n	8001776 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800169e:	4b39      	ldr	r3, [pc, #228]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f023 0203 	bic.w	r2, r3, #3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	4936      	ldr	r1, [pc, #216]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 80016ac:	4313      	orrs	r3, r2
 80016ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016b0:	f7ff f88e 	bl	80007d0 <HAL_GetTick>
 80016b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016b6:	e00a      	b.n	80016ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016b8:	f7ff f88a 	bl	80007d0 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e053      	b.n	8001776 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ce:	4b2d      	ldr	r3, [pc, #180]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f003 020c 	and.w	r2, r3, #12
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	429a      	cmp	r2, r3
 80016de:	d1eb      	bne.n	80016b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016e0:	4b27      	ldr	r3, [pc, #156]	; (8001780 <HAL_RCC_ClockConfig+0x1c0>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 0307 	and.w	r3, r3, #7
 80016e8:	683a      	ldr	r2, [r7, #0]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d210      	bcs.n	8001710 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ee:	4b24      	ldr	r3, [pc, #144]	; (8001780 <HAL_RCC_ClockConfig+0x1c0>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f023 0207 	bic.w	r2, r3, #7
 80016f6:	4922      	ldr	r1, [pc, #136]	; (8001780 <HAL_RCC_ClockConfig+0x1c0>)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016fe:	4b20      	ldr	r3, [pc, #128]	; (8001780 <HAL_RCC_ClockConfig+0x1c0>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	429a      	cmp	r2, r3
 800170a:	d001      	beq.n	8001710 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e032      	b.n	8001776 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	2b00      	cmp	r3, #0
 800171a:	d008      	beq.n	800172e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800171c:	4b19      	ldr	r3, [pc, #100]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	4916      	ldr	r1, [pc, #88]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 800172a:	4313      	orrs	r3, r2
 800172c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0308 	and.w	r3, r3, #8
 8001736:	2b00      	cmp	r3, #0
 8001738:	d009      	beq.n	800174e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800173a:	4b12      	ldr	r3, [pc, #72]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	691b      	ldr	r3, [r3, #16]
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	490e      	ldr	r1, [pc, #56]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 800174a:	4313      	orrs	r3, r2
 800174c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800174e:	f000 f821 	bl	8001794 <HAL_RCC_GetSysClockFreq>
 8001752:	4601      	mov	r1, r0
 8001754:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	091b      	lsrs	r3, r3, #4
 800175a:	f003 030f 	and.w	r3, r3, #15
 800175e:	4a0a      	ldr	r2, [pc, #40]	; (8001788 <HAL_RCC_ClockConfig+0x1c8>)
 8001760:	5cd3      	ldrb	r3, [r2, r3]
 8001762:	fa21 f303 	lsr.w	r3, r1, r3
 8001766:	4a09      	ldr	r2, [pc, #36]	; (800178c <HAL_RCC_ClockConfig+0x1cc>)
 8001768:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800176a:	4b09      	ldr	r3, [pc, #36]	; (8001790 <HAL_RCC_ClockConfig+0x1d0>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe ffec 	bl	800074c <HAL_InitTick>

  return HAL_OK;
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3710      	adds	r7, #16
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40022000 	.word	0x40022000
 8001784:	40021000 	.word	0x40021000
 8001788:	08002dc0 	.word	0x08002dc0
 800178c:	20000000 	.word	0x20000000
 8001790:	20000004 	.word	0x20000004

08001794 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001794:	b490      	push	{r4, r7}
 8001796:	b08a      	sub	sp, #40	; 0x28
 8001798:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800179a:	4b2a      	ldr	r3, [pc, #168]	; (8001844 <HAL_RCC_GetSysClockFreq+0xb0>)
 800179c:	1d3c      	adds	r4, r7, #4
 800179e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80017a4:	4b28      	ldr	r3, [pc, #160]	; (8001848 <HAL_RCC_GetSysClockFreq+0xb4>)
 80017a6:	881b      	ldrh	r3, [r3, #0]
 80017a8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
 80017ae:	2300      	movs	r3, #0
 80017b0:	61bb      	str	r3, [r7, #24]
 80017b2:	2300      	movs	r3, #0
 80017b4:	627b      	str	r3, [r7, #36]	; 0x24
 80017b6:	2300      	movs	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80017ba:	2300      	movs	r3, #0
 80017bc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80017be:	4b23      	ldr	r3, [pc, #140]	; (800184c <HAL_RCC_GetSysClockFreq+0xb8>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	f003 030c 	and.w	r3, r3, #12
 80017ca:	2b04      	cmp	r3, #4
 80017cc:	d002      	beq.n	80017d4 <HAL_RCC_GetSysClockFreq+0x40>
 80017ce:	2b08      	cmp	r3, #8
 80017d0:	d003      	beq.n	80017da <HAL_RCC_GetSysClockFreq+0x46>
 80017d2:	e02d      	b.n	8001830 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80017d4:	4b1e      	ldr	r3, [pc, #120]	; (8001850 <HAL_RCC_GetSysClockFreq+0xbc>)
 80017d6:	623b      	str	r3, [r7, #32]
      break;
 80017d8:	e02d      	b.n	8001836 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	0c9b      	lsrs	r3, r3, #18
 80017de:	f003 030f 	and.w	r3, r3, #15
 80017e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80017e6:	4413      	add	r3, r2
 80017e8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80017ec:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d013      	beq.n	8001820 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80017f8:	4b14      	ldr	r3, [pc, #80]	; (800184c <HAL_RCC_GetSysClockFreq+0xb8>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	0c5b      	lsrs	r3, r3, #17
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001806:	4413      	add	r3, r2
 8001808:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800180c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	4a0f      	ldr	r2, [pc, #60]	; (8001850 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001812:	fb02 f203 	mul.w	r2, r2, r3
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	fbb2 f3f3 	udiv	r3, r2, r3
 800181c:	627b      	str	r3, [r7, #36]	; 0x24
 800181e:	e004      	b.n	800182a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	4a0c      	ldr	r2, [pc, #48]	; (8001854 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001824:	fb02 f303 	mul.w	r3, r2, r3
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800182a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800182c:	623b      	str	r3, [r7, #32]
      break;
 800182e:	e002      	b.n	8001836 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001830:	4b07      	ldr	r3, [pc, #28]	; (8001850 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001832:	623b      	str	r3, [r7, #32]
      break;
 8001834:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001836:	6a3b      	ldr	r3, [r7, #32]
}
 8001838:	4618      	mov	r0, r3
 800183a:	3728      	adds	r7, #40	; 0x28
 800183c:	46bd      	mov	sp, r7
 800183e:	bc90      	pop	{r4, r7}
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	08002dac 	.word	0x08002dac
 8001848:	08002dbc 	.word	0x08002dbc
 800184c:	40021000 	.word	0x40021000
 8001850:	007a1200 	.word	0x007a1200
 8001854:	003d0900 	.word	0x003d0900

08001858 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800185c:	4b02      	ldr	r3, [pc, #8]	; (8001868 <HAL_RCC_GetHCLKFreq+0x10>)
 800185e:	681b      	ldr	r3, [r3, #0]
}
 8001860:	4618      	mov	r0, r3
 8001862:	46bd      	mov	sp, r7
 8001864:	bc80      	pop	{r7}
 8001866:	4770      	bx	lr
 8001868:	20000000 	.word	0x20000000

0800186c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001870:	f7ff fff2 	bl	8001858 <HAL_RCC_GetHCLKFreq>
 8001874:	4601      	mov	r1, r0
 8001876:	4b05      	ldr	r3, [pc, #20]	; (800188c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	0a1b      	lsrs	r3, r3, #8
 800187c:	f003 0307 	and.w	r3, r3, #7
 8001880:	4a03      	ldr	r2, [pc, #12]	; (8001890 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001882:	5cd3      	ldrb	r3, [r2, r3]
 8001884:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001888:	4618      	mov	r0, r3
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40021000 	.word	0x40021000
 8001890:	08002dd0 	.word	0x08002dd0

08001894 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001898:	f7ff ffde 	bl	8001858 <HAL_RCC_GetHCLKFreq>
 800189c:	4601      	mov	r1, r0
 800189e:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	0adb      	lsrs	r3, r3, #11
 80018a4:	f003 0307 	and.w	r3, r3, #7
 80018a8:	4a03      	ldr	r2, [pc, #12]	; (80018b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018aa:	5cd3      	ldrb	r3, [r2, r3]
 80018ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40021000 	.word	0x40021000
 80018b8:	08002dd0 	.word	0x08002dd0

080018bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80018c4:	4b0a      	ldr	r3, [pc, #40]	; (80018f0 <RCC_Delay+0x34>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a0a      	ldr	r2, [pc, #40]	; (80018f4 <RCC_Delay+0x38>)
 80018ca:	fba2 2303 	umull	r2, r3, r2, r3
 80018ce:	0a5b      	lsrs	r3, r3, #9
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	fb02 f303 	mul.w	r3, r2, r3
 80018d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80018d8:	bf00      	nop
  }
  while (Delay --);
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	1e5a      	subs	r2, r3, #1
 80018de:	60fa      	str	r2, [r7, #12]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d1f9      	bne.n	80018d8 <RCC_Delay+0x1c>
}
 80018e4:	bf00      	nop
 80018e6:	3714      	adds	r7, #20
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bc80      	pop	{r7}
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	20000000 	.word	0x20000000
 80018f4:	10624dd3 	.word	0x10624dd3

080018f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d101      	bne.n	800190a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e03f      	b.n	800198a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001910:	b2db      	uxtb	r3, r3
 8001912:	2b00      	cmp	r3, #0
 8001914:	d106      	bne.n	8001924 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f7fe fe64 	bl	80005ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2224      	movs	r2, #36	; 0x24
 8001928:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	68da      	ldr	r2, [r3, #12]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800193a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f000 fa55 	bl	8001dec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	691a      	ldr	r2, [r3, #16]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001950:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	695a      	ldr	r2, [r3, #20]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001960:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	68da      	ldr	r2, [r3, #12]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001970:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2220      	movs	r2, #32
 800197c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2220      	movs	r2, #32
 8001984:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	b08a      	sub	sp, #40	; 0x28
 8001996:	af02      	add	r7, sp, #8
 8001998:	60f8      	str	r0, [r7, #12]
 800199a:	60b9      	str	r1, [r7, #8]
 800199c:	603b      	str	r3, [r7, #0]
 800199e:	4613      	mov	r3, r2
 80019a0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b20      	cmp	r3, #32
 80019b0:	d17c      	bne.n	8001aac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d002      	beq.n	80019be <HAL_UART_Transmit+0x2c>
 80019b8:	88fb      	ldrh	r3, [r7, #6]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d101      	bne.n	80019c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e075      	b.n	8001aae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d101      	bne.n	80019d0 <HAL_UART_Transmit+0x3e>
 80019cc:	2302      	movs	r3, #2
 80019ce:	e06e      	b.n	8001aae <HAL_UART_Transmit+0x11c>
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2201      	movs	r2, #1
 80019d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2200      	movs	r2, #0
 80019dc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	2221      	movs	r2, #33	; 0x21
 80019e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80019e6:	f7fe fef3 	bl	80007d0 <HAL_GetTick>
 80019ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	88fa      	ldrh	r2, [r7, #6]
 80019f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	88fa      	ldrh	r2, [r7, #6]
 80019f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a00:	d108      	bne.n	8001a14 <HAL_UART_Transmit+0x82>
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	691b      	ldr	r3, [r3, #16]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d104      	bne.n	8001a14 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	61bb      	str	r3, [r7, #24]
 8001a12:	e003      	b.n	8001a1c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001a24:	e02a      	b.n	8001a7c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	2180      	movs	r1, #128	; 0x80
 8001a30:	68f8      	ldr	r0, [r7, #12]
 8001a32:	f000 f95f 	bl	8001cf4 <UART_WaitOnFlagUntilTimeout>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e036      	b.n	8001aae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d10b      	bne.n	8001a5e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	881b      	ldrh	r3, [r3, #0]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001a54:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	3302      	adds	r3, #2
 8001a5a:	61bb      	str	r3, [r7, #24]
 8001a5c:	e007      	b.n	8001a6e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	781a      	ldrb	r2, [r3, #0]
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	3b01      	subs	r3, #1
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1cf      	bne.n	8001a26 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2140      	movs	r1, #64	; 0x40
 8001a90:	68f8      	ldr	r0, [r7, #12]
 8001a92:	f000 f92f 	bl	8001cf4 <UART_WaitOnFlagUntilTimeout>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e006      	b.n	8001aae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2220      	movs	r2, #32
 8001aa4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	e000      	b.n	8001aae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001aac:	2302      	movs	r3, #2
  }
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3720      	adds	r7, #32
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
	...

08001ab8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	2b20      	cmp	r3, #32
 8001ad0:	d166      	bne.n	8001ba0 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d002      	beq.n	8001ade <HAL_UART_Receive_DMA+0x26>
 8001ad8:	88fb      	ldrh	r3, [r7, #6]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d101      	bne.n	8001ae2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e05f      	b.n	8001ba2 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d101      	bne.n	8001af0 <HAL_UART_Receive_DMA+0x38>
 8001aec:	2302      	movs	r3, #2
 8001aee:	e058      	b.n	8001ba2 <HAL_UART_Receive_DMA+0xea>
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2201      	movs	r2, #1
 8001af4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001af8:	68ba      	ldr	r2, [r7, #8]
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	88fa      	ldrh	r2, [r7, #6]
 8001b02:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2200      	movs	r2, #0
 8001b08:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2222      	movs	r2, #34	; 0x22
 8001b0e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b16:	4a25      	ldr	r2, [pc, #148]	; (8001bac <HAL_UART_Receive_DMA+0xf4>)
 8001b18:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b1e:	4a24      	ldr	r2, [pc, #144]	; (8001bb0 <HAL_UART_Receive_DMA+0xf8>)
 8001b20:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b26:	4a23      	ldr	r2, [pc, #140]	; (8001bb4 <HAL_UART_Receive_DMA+0xfc>)
 8001b28:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b2e:	2200      	movs	r2, #0
 8001b30:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 8001b32:	f107 0308 	add.w	r3, r7, #8
 8001b36:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	3304      	adds	r3, #4
 8001b42:	4619      	mov	r1, r3
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	88fb      	ldrh	r3, [r7, #6]
 8001b4a:	f7fe ffb3 	bl	8000ab4 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001b4e:	2300      	movs	r3, #0
 8001b50:	613b      	str	r3, [r7, #16]
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	613b      	str	r3, [r7, #16]
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	613b      	str	r3, [r7, #16]
 8001b62:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2200      	movs	r2, #0
 8001b68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	68da      	ldr	r2, [r3, #12]
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b7a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	695a      	ldr	r2, [r3, #20]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f042 0201 	orr.w	r2, r2, #1
 8001b8a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	695a      	ldr	r2, [r3, #20]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b9a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	e000      	b.n	8001ba2 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8001ba0:	2302      	movs	r3, #2
  }
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	08001bdd 	.word	0x08001bdd
 8001bb0:	08001c45 	.word	0x08001c45
 8001bb4:	08001c61 	.word	0x08001c61

08001bb8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr

08001bca <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b083      	sub	sp, #12
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001bd2:	bf00      	nop
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr

08001bdc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0320 	and.w	r3, r3, #32
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d11e      	bne.n	8001c36 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	68da      	ldr	r2, [r3, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c0c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	695a      	ldr	r2, [r3, #20]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f022 0201 	bic.w	r2, r2, #1
 8001c1c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	695a      	ldr	r2, [r3, #20]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c2c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2220      	movs	r2, #32
 8001c32:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8001c36:	68f8      	ldr	r0, [r7, #12]
 8001c38:	f7fe fb66 	bl	8000308 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001c3c:	bf00      	nop
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c50:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	f7ff ffb0 	bl	8001bb8 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001c58:	bf00      	nop
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c70:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	695b      	ldr	r3, [r3, #20]
 8001c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	bf14      	ite	ne
 8001c80:	2301      	movne	r3, #1
 8001c82:	2300      	moveq	r3, #0
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	2b21      	cmp	r3, #33	; 0x21
 8001c92:	d108      	bne.n	8001ca6 <UART_DMAError+0x46>
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d005      	beq.n	8001ca6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8001ca0:	68b8      	ldr	r0, [r7, #8]
 8001ca2:	f000 f871 	bl	8001d88 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	695b      	ldr	r3, [r3, #20]
 8001cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	bf14      	ite	ne
 8001cb4:	2301      	movne	r3, #1
 8001cb6:	2300      	moveq	r3, #0
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	2b22      	cmp	r3, #34	; 0x22
 8001cc6:	d108      	bne.n	8001cda <UART_DMAError+0x7a>
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d005      	beq.n	8001cda <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8001cd4:	68b8      	ldr	r0, [r7, #8]
 8001cd6:	f000 f86c 	bl	8001db2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cde:	f043 0210 	orr.w	r2, r3, #16
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001ce6:	68b8      	ldr	r0, [r7, #8]
 8001ce8:	f7ff ff6f 	bl	8001bca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001cec:	bf00      	nop
 8001cee:	3710      	adds	r7, #16
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	603b      	str	r3, [r7, #0]
 8001d00:	4613      	mov	r3, r2
 8001d02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d04:	e02c      	b.n	8001d60 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d0c:	d028      	beq.n	8001d60 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d007      	beq.n	8001d24 <UART_WaitOnFlagUntilTimeout+0x30>
 8001d14:	f7fe fd5c 	bl	80007d0 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d21d      	bcs.n	8001d60 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	68da      	ldr	r2, [r3, #12]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001d32:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	695a      	ldr	r2, [r3, #20]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f022 0201 	bic.w	r2, r2, #1
 8001d42:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2220      	movs	r2, #32
 8001d48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2220      	movs	r2, #32
 8001d50:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e00f      	b.n	8001d80 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	bf0c      	ite	eq
 8001d70:	2301      	moveq	r3, #1
 8001d72:	2300      	movne	r3, #0
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	461a      	mov	r2, r3
 8001d78:	79fb      	ldrb	r3, [r7, #7]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d0c3      	beq.n	8001d06 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001d7e:	2300      	movs	r3, #0
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	68da      	ldr	r2, [r3, #12]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001d9e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2220      	movs	r2, #32
 8001da4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr

08001db2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001db2:	b480      	push	{r7}
 8001db4:	b083      	sub	sp, #12
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	68da      	ldr	r2, [r3, #12]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001dc8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	695a      	ldr	r2, [r3, #20]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f022 0201 	bic.w	r2, r2, #1
 8001dd8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2220      	movs	r2, #32
 8001dde:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8001de2:	bf00      	nop
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr

08001dec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	691b      	ldr	r3, [r3, #16]
 8001dfa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	68da      	ldr	r2, [r3, #12]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	430a      	orrs	r2, r1
 8001e08:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	691b      	ldr	r3, [r3, #16]
 8001e12:	431a      	orrs	r2, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	695b      	ldr	r3, [r3, #20]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001e26:	f023 030c 	bic.w	r3, r3, #12
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	6812      	ldr	r2, [r2, #0]
 8001e2e:	68b9      	ldr	r1, [r7, #8]
 8001e30:	430b      	orrs	r3, r1
 8001e32:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	695b      	ldr	r3, [r3, #20]
 8001e3a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	699a      	ldr	r2, [r3, #24]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	430a      	orrs	r2, r1
 8001e48:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a2c      	ldr	r2, [pc, #176]	; (8001f00 <UART_SetConfig+0x114>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d103      	bne.n	8001e5c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001e54:	f7ff fd1e 	bl	8001894 <HAL_RCC_GetPCLK2Freq>
 8001e58:	60f8      	str	r0, [r7, #12]
 8001e5a:	e002      	b.n	8001e62 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001e5c:	f7ff fd06 	bl	800186c <HAL_RCC_GetPCLK1Freq>
 8001e60:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001e62:	68fa      	ldr	r2, [r7, #12]
 8001e64:	4613      	mov	r3, r2
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	4413      	add	r3, r2
 8001e6a:	009a      	lsls	r2, r3, #2
 8001e6c:	441a      	add	r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e78:	4a22      	ldr	r2, [pc, #136]	; (8001f04 <UART_SetConfig+0x118>)
 8001e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7e:	095b      	lsrs	r3, r3, #5
 8001e80:	0119      	lsls	r1, r3, #4
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	4613      	mov	r3, r2
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	4413      	add	r3, r2
 8001e8a:	009a      	lsls	r2, r3, #2
 8001e8c:	441a      	add	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e98:	4b1a      	ldr	r3, [pc, #104]	; (8001f04 <UART_SetConfig+0x118>)
 8001e9a:	fba3 0302 	umull	r0, r3, r3, r2
 8001e9e:	095b      	lsrs	r3, r3, #5
 8001ea0:	2064      	movs	r0, #100	; 0x64
 8001ea2:	fb00 f303 	mul.w	r3, r0, r3
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	011b      	lsls	r3, r3, #4
 8001eaa:	3332      	adds	r3, #50	; 0x32
 8001eac:	4a15      	ldr	r2, [pc, #84]	; (8001f04 <UART_SetConfig+0x118>)
 8001eae:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb2:	095b      	lsrs	r3, r3, #5
 8001eb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001eb8:	4419      	add	r1, r3
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	4413      	add	r3, r2
 8001ec2:	009a      	lsls	r2, r3, #2
 8001ec4:	441a      	add	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ed0:	4b0c      	ldr	r3, [pc, #48]	; (8001f04 <UART_SetConfig+0x118>)
 8001ed2:	fba3 0302 	umull	r0, r3, r3, r2
 8001ed6:	095b      	lsrs	r3, r3, #5
 8001ed8:	2064      	movs	r0, #100	; 0x64
 8001eda:	fb00 f303 	mul.w	r3, r0, r3
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	011b      	lsls	r3, r3, #4
 8001ee2:	3332      	adds	r3, #50	; 0x32
 8001ee4:	4a07      	ldr	r2, [pc, #28]	; (8001f04 <UART_SetConfig+0x118>)
 8001ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eea:	095b      	lsrs	r3, r3, #5
 8001eec:	f003 020f 	and.w	r2, r3, #15
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	440a      	add	r2, r1
 8001ef6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001ef8:	bf00      	nop
 8001efa:	3710      	adds	r7, #16
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40013800 	.word	0x40013800
 8001f04:	51eb851f 	.word	0x51eb851f

08001f08 <__errno>:
 8001f08:	4b01      	ldr	r3, [pc, #4]	; (8001f10 <__errno+0x8>)
 8001f0a:	6818      	ldr	r0, [r3, #0]
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	2000000c 	.word	0x2000000c

08001f14 <__libc_init_array>:
 8001f14:	b570      	push	{r4, r5, r6, lr}
 8001f16:	2500      	movs	r5, #0
 8001f18:	4e0c      	ldr	r6, [pc, #48]	; (8001f4c <__libc_init_array+0x38>)
 8001f1a:	4c0d      	ldr	r4, [pc, #52]	; (8001f50 <__libc_init_array+0x3c>)
 8001f1c:	1ba4      	subs	r4, r4, r6
 8001f1e:	10a4      	asrs	r4, r4, #2
 8001f20:	42a5      	cmp	r5, r4
 8001f22:	d109      	bne.n	8001f38 <__libc_init_array+0x24>
 8001f24:	f000 ff10 	bl	8002d48 <_init>
 8001f28:	2500      	movs	r5, #0
 8001f2a:	4e0a      	ldr	r6, [pc, #40]	; (8001f54 <__libc_init_array+0x40>)
 8001f2c:	4c0a      	ldr	r4, [pc, #40]	; (8001f58 <__libc_init_array+0x44>)
 8001f2e:	1ba4      	subs	r4, r4, r6
 8001f30:	10a4      	asrs	r4, r4, #2
 8001f32:	42a5      	cmp	r5, r4
 8001f34:	d105      	bne.n	8001f42 <__libc_init_array+0x2e>
 8001f36:	bd70      	pop	{r4, r5, r6, pc}
 8001f38:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f3c:	4798      	blx	r3
 8001f3e:	3501      	adds	r5, #1
 8001f40:	e7ee      	b.n	8001f20 <__libc_init_array+0xc>
 8001f42:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f46:	4798      	blx	r3
 8001f48:	3501      	adds	r5, #1
 8001f4a:	e7f2      	b.n	8001f32 <__libc_init_array+0x1e>
 8001f4c:	08002e70 	.word	0x08002e70
 8001f50:	08002e70 	.word	0x08002e70
 8001f54:	08002e70 	.word	0x08002e70
 8001f58:	08002e74 	.word	0x08002e74

08001f5c <memset>:
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	4402      	add	r2, r0
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d100      	bne.n	8001f66 <memset+0xa>
 8001f64:	4770      	bx	lr
 8001f66:	f803 1b01 	strb.w	r1, [r3], #1
 8001f6a:	e7f9      	b.n	8001f60 <memset+0x4>

08001f6c <iprintf>:
 8001f6c:	b40f      	push	{r0, r1, r2, r3}
 8001f6e:	4b0a      	ldr	r3, [pc, #40]	; (8001f98 <iprintf+0x2c>)
 8001f70:	b513      	push	{r0, r1, r4, lr}
 8001f72:	681c      	ldr	r4, [r3, #0]
 8001f74:	b124      	cbz	r4, 8001f80 <iprintf+0x14>
 8001f76:	69a3      	ldr	r3, [r4, #24]
 8001f78:	b913      	cbnz	r3, 8001f80 <iprintf+0x14>
 8001f7a:	4620      	mov	r0, r4
 8001f7c:	f000 f84e 	bl	800201c <__sinit>
 8001f80:	ab05      	add	r3, sp, #20
 8001f82:	9a04      	ldr	r2, [sp, #16]
 8001f84:	68a1      	ldr	r1, [r4, #8]
 8001f86:	4620      	mov	r0, r4
 8001f88:	9301      	str	r3, [sp, #4]
 8001f8a:	f000 f953 	bl	8002234 <_vfiprintf_r>
 8001f8e:	b002      	add	sp, #8
 8001f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001f94:	b004      	add	sp, #16
 8001f96:	4770      	bx	lr
 8001f98:	2000000c 	.word	0x2000000c

08001f9c <std>:
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	b510      	push	{r4, lr}
 8001fa0:	4604      	mov	r4, r0
 8001fa2:	e9c0 3300 	strd	r3, r3, [r0]
 8001fa6:	6083      	str	r3, [r0, #8]
 8001fa8:	8181      	strh	r1, [r0, #12]
 8001faa:	6643      	str	r3, [r0, #100]	; 0x64
 8001fac:	81c2      	strh	r2, [r0, #14]
 8001fae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001fb2:	6183      	str	r3, [r0, #24]
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	2208      	movs	r2, #8
 8001fb8:	305c      	adds	r0, #92	; 0x5c
 8001fba:	f7ff ffcf 	bl	8001f5c <memset>
 8001fbe:	4b05      	ldr	r3, [pc, #20]	; (8001fd4 <std+0x38>)
 8001fc0:	6224      	str	r4, [r4, #32]
 8001fc2:	6263      	str	r3, [r4, #36]	; 0x24
 8001fc4:	4b04      	ldr	r3, [pc, #16]	; (8001fd8 <std+0x3c>)
 8001fc6:	62a3      	str	r3, [r4, #40]	; 0x28
 8001fc8:	4b04      	ldr	r3, [pc, #16]	; (8001fdc <std+0x40>)
 8001fca:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001fcc:	4b04      	ldr	r3, [pc, #16]	; (8001fe0 <std+0x44>)
 8001fce:	6323      	str	r3, [r4, #48]	; 0x30
 8001fd0:	bd10      	pop	{r4, pc}
 8001fd2:	bf00      	nop
 8001fd4:	08002791 	.word	0x08002791
 8001fd8:	080027b3 	.word	0x080027b3
 8001fdc:	080027eb 	.word	0x080027eb
 8001fe0:	0800280f 	.word	0x0800280f

08001fe4 <_cleanup_r>:
 8001fe4:	4901      	ldr	r1, [pc, #4]	; (8001fec <_cleanup_r+0x8>)
 8001fe6:	f000 b885 	b.w	80020f4 <_fwalk_reent>
 8001fea:	bf00      	nop
 8001fec:	08002ae9 	.word	0x08002ae9

08001ff0 <__sfmoreglue>:
 8001ff0:	b570      	push	{r4, r5, r6, lr}
 8001ff2:	2568      	movs	r5, #104	; 0x68
 8001ff4:	1e4a      	subs	r2, r1, #1
 8001ff6:	4355      	muls	r5, r2
 8001ff8:	460e      	mov	r6, r1
 8001ffa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001ffe:	f000 f897 	bl	8002130 <_malloc_r>
 8002002:	4604      	mov	r4, r0
 8002004:	b140      	cbz	r0, 8002018 <__sfmoreglue+0x28>
 8002006:	2100      	movs	r1, #0
 8002008:	e9c0 1600 	strd	r1, r6, [r0]
 800200c:	300c      	adds	r0, #12
 800200e:	60a0      	str	r0, [r4, #8]
 8002010:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002014:	f7ff ffa2 	bl	8001f5c <memset>
 8002018:	4620      	mov	r0, r4
 800201a:	bd70      	pop	{r4, r5, r6, pc}

0800201c <__sinit>:
 800201c:	6983      	ldr	r3, [r0, #24]
 800201e:	b510      	push	{r4, lr}
 8002020:	4604      	mov	r4, r0
 8002022:	bb33      	cbnz	r3, 8002072 <__sinit+0x56>
 8002024:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002028:	6503      	str	r3, [r0, #80]	; 0x50
 800202a:	4b12      	ldr	r3, [pc, #72]	; (8002074 <__sinit+0x58>)
 800202c:	4a12      	ldr	r2, [pc, #72]	; (8002078 <__sinit+0x5c>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	6282      	str	r2, [r0, #40]	; 0x28
 8002032:	4298      	cmp	r0, r3
 8002034:	bf04      	itt	eq
 8002036:	2301      	moveq	r3, #1
 8002038:	6183      	streq	r3, [r0, #24]
 800203a:	f000 f81f 	bl	800207c <__sfp>
 800203e:	6060      	str	r0, [r4, #4]
 8002040:	4620      	mov	r0, r4
 8002042:	f000 f81b 	bl	800207c <__sfp>
 8002046:	60a0      	str	r0, [r4, #8]
 8002048:	4620      	mov	r0, r4
 800204a:	f000 f817 	bl	800207c <__sfp>
 800204e:	2200      	movs	r2, #0
 8002050:	60e0      	str	r0, [r4, #12]
 8002052:	2104      	movs	r1, #4
 8002054:	6860      	ldr	r0, [r4, #4]
 8002056:	f7ff ffa1 	bl	8001f9c <std>
 800205a:	2201      	movs	r2, #1
 800205c:	2109      	movs	r1, #9
 800205e:	68a0      	ldr	r0, [r4, #8]
 8002060:	f7ff ff9c 	bl	8001f9c <std>
 8002064:	2202      	movs	r2, #2
 8002066:	2112      	movs	r1, #18
 8002068:	68e0      	ldr	r0, [r4, #12]
 800206a:	f7ff ff97 	bl	8001f9c <std>
 800206e:	2301      	movs	r3, #1
 8002070:	61a3      	str	r3, [r4, #24]
 8002072:	bd10      	pop	{r4, pc}
 8002074:	08002dd8 	.word	0x08002dd8
 8002078:	08001fe5 	.word	0x08001fe5

0800207c <__sfp>:
 800207c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800207e:	4b1b      	ldr	r3, [pc, #108]	; (80020ec <__sfp+0x70>)
 8002080:	4607      	mov	r7, r0
 8002082:	681e      	ldr	r6, [r3, #0]
 8002084:	69b3      	ldr	r3, [r6, #24]
 8002086:	b913      	cbnz	r3, 800208e <__sfp+0x12>
 8002088:	4630      	mov	r0, r6
 800208a:	f7ff ffc7 	bl	800201c <__sinit>
 800208e:	3648      	adds	r6, #72	; 0x48
 8002090:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002094:	3b01      	subs	r3, #1
 8002096:	d503      	bpl.n	80020a0 <__sfp+0x24>
 8002098:	6833      	ldr	r3, [r6, #0]
 800209a:	b133      	cbz	r3, 80020aa <__sfp+0x2e>
 800209c:	6836      	ldr	r6, [r6, #0]
 800209e:	e7f7      	b.n	8002090 <__sfp+0x14>
 80020a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80020a4:	b16d      	cbz	r5, 80020c2 <__sfp+0x46>
 80020a6:	3468      	adds	r4, #104	; 0x68
 80020a8:	e7f4      	b.n	8002094 <__sfp+0x18>
 80020aa:	2104      	movs	r1, #4
 80020ac:	4638      	mov	r0, r7
 80020ae:	f7ff ff9f 	bl	8001ff0 <__sfmoreglue>
 80020b2:	6030      	str	r0, [r6, #0]
 80020b4:	2800      	cmp	r0, #0
 80020b6:	d1f1      	bne.n	800209c <__sfp+0x20>
 80020b8:	230c      	movs	r3, #12
 80020ba:	4604      	mov	r4, r0
 80020bc:	603b      	str	r3, [r7, #0]
 80020be:	4620      	mov	r0, r4
 80020c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80020c2:	4b0b      	ldr	r3, [pc, #44]	; (80020f0 <__sfp+0x74>)
 80020c4:	6665      	str	r5, [r4, #100]	; 0x64
 80020c6:	e9c4 5500 	strd	r5, r5, [r4]
 80020ca:	60a5      	str	r5, [r4, #8]
 80020cc:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80020d0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80020d4:	2208      	movs	r2, #8
 80020d6:	4629      	mov	r1, r5
 80020d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80020dc:	f7ff ff3e 	bl	8001f5c <memset>
 80020e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80020e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80020e8:	e7e9      	b.n	80020be <__sfp+0x42>
 80020ea:	bf00      	nop
 80020ec:	08002dd8 	.word	0x08002dd8
 80020f0:	ffff0001 	.word	0xffff0001

080020f4 <_fwalk_reent>:
 80020f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80020f8:	4680      	mov	r8, r0
 80020fa:	4689      	mov	r9, r1
 80020fc:	2600      	movs	r6, #0
 80020fe:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002102:	b914      	cbnz	r4, 800210a <_fwalk_reent+0x16>
 8002104:	4630      	mov	r0, r6
 8002106:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800210a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800210e:	3f01      	subs	r7, #1
 8002110:	d501      	bpl.n	8002116 <_fwalk_reent+0x22>
 8002112:	6824      	ldr	r4, [r4, #0]
 8002114:	e7f5      	b.n	8002102 <_fwalk_reent+0xe>
 8002116:	89ab      	ldrh	r3, [r5, #12]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d907      	bls.n	800212c <_fwalk_reent+0x38>
 800211c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002120:	3301      	adds	r3, #1
 8002122:	d003      	beq.n	800212c <_fwalk_reent+0x38>
 8002124:	4629      	mov	r1, r5
 8002126:	4640      	mov	r0, r8
 8002128:	47c8      	blx	r9
 800212a:	4306      	orrs	r6, r0
 800212c:	3568      	adds	r5, #104	; 0x68
 800212e:	e7ee      	b.n	800210e <_fwalk_reent+0x1a>

08002130 <_malloc_r>:
 8002130:	b570      	push	{r4, r5, r6, lr}
 8002132:	1ccd      	adds	r5, r1, #3
 8002134:	f025 0503 	bic.w	r5, r5, #3
 8002138:	3508      	adds	r5, #8
 800213a:	2d0c      	cmp	r5, #12
 800213c:	bf38      	it	cc
 800213e:	250c      	movcc	r5, #12
 8002140:	2d00      	cmp	r5, #0
 8002142:	4606      	mov	r6, r0
 8002144:	db01      	blt.n	800214a <_malloc_r+0x1a>
 8002146:	42a9      	cmp	r1, r5
 8002148:	d903      	bls.n	8002152 <_malloc_r+0x22>
 800214a:	230c      	movs	r3, #12
 800214c:	6033      	str	r3, [r6, #0]
 800214e:	2000      	movs	r0, #0
 8002150:	bd70      	pop	{r4, r5, r6, pc}
 8002152:	f000 fd77 	bl	8002c44 <__malloc_lock>
 8002156:	4a21      	ldr	r2, [pc, #132]	; (80021dc <_malloc_r+0xac>)
 8002158:	6814      	ldr	r4, [r2, #0]
 800215a:	4621      	mov	r1, r4
 800215c:	b991      	cbnz	r1, 8002184 <_malloc_r+0x54>
 800215e:	4c20      	ldr	r4, [pc, #128]	; (80021e0 <_malloc_r+0xb0>)
 8002160:	6823      	ldr	r3, [r4, #0]
 8002162:	b91b      	cbnz	r3, 800216c <_malloc_r+0x3c>
 8002164:	4630      	mov	r0, r6
 8002166:	f000 fb03 	bl	8002770 <_sbrk_r>
 800216a:	6020      	str	r0, [r4, #0]
 800216c:	4629      	mov	r1, r5
 800216e:	4630      	mov	r0, r6
 8002170:	f000 fafe 	bl	8002770 <_sbrk_r>
 8002174:	1c43      	adds	r3, r0, #1
 8002176:	d124      	bne.n	80021c2 <_malloc_r+0x92>
 8002178:	230c      	movs	r3, #12
 800217a:	4630      	mov	r0, r6
 800217c:	6033      	str	r3, [r6, #0]
 800217e:	f000 fd62 	bl	8002c46 <__malloc_unlock>
 8002182:	e7e4      	b.n	800214e <_malloc_r+0x1e>
 8002184:	680b      	ldr	r3, [r1, #0]
 8002186:	1b5b      	subs	r3, r3, r5
 8002188:	d418      	bmi.n	80021bc <_malloc_r+0x8c>
 800218a:	2b0b      	cmp	r3, #11
 800218c:	d90f      	bls.n	80021ae <_malloc_r+0x7e>
 800218e:	600b      	str	r3, [r1, #0]
 8002190:	18cc      	adds	r4, r1, r3
 8002192:	50cd      	str	r5, [r1, r3]
 8002194:	4630      	mov	r0, r6
 8002196:	f000 fd56 	bl	8002c46 <__malloc_unlock>
 800219a:	f104 000b 	add.w	r0, r4, #11
 800219e:	1d23      	adds	r3, r4, #4
 80021a0:	f020 0007 	bic.w	r0, r0, #7
 80021a4:	1ac3      	subs	r3, r0, r3
 80021a6:	d0d3      	beq.n	8002150 <_malloc_r+0x20>
 80021a8:	425a      	negs	r2, r3
 80021aa:	50e2      	str	r2, [r4, r3]
 80021ac:	e7d0      	b.n	8002150 <_malloc_r+0x20>
 80021ae:	684b      	ldr	r3, [r1, #4]
 80021b0:	428c      	cmp	r4, r1
 80021b2:	bf16      	itet	ne
 80021b4:	6063      	strne	r3, [r4, #4]
 80021b6:	6013      	streq	r3, [r2, #0]
 80021b8:	460c      	movne	r4, r1
 80021ba:	e7eb      	b.n	8002194 <_malloc_r+0x64>
 80021bc:	460c      	mov	r4, r1
 80021be:	6849      	ldr	r1, [r1, #4]
 80021c0:	e7cc      	b.n	800215c <_malloc_r+0x2c>
 80021c2:	1cc4      	adds	r4, r0, #3
 80021c4:	f024 0403 	bic.w	r4, r4, #3
 80021c8:	42a0      	cmp	r0, r4
 80021ca:	d005      	beq.n	80021d8 <_malloc_r+0xa8>
 80021cc:	1a21      	subs	r1, r4, r0
 80021ce:	4630      	mov	r0, r6
 80021d0:	f000 face 	bl	8002770 <_sbrk_r>
 80021d4:	3001      	adds	r0, #1
 80021d6:	d0cf      	beq.n	8002178 <_malloc_r+0x48>
 80021d8:	6025      	str	r5, [r4, #0]
 80021da:	e7db      	b.n	8002194 <_malloc_r+0x64>
 80021dc:	20000090 	.word	0x20000090
 80021e0:	20000094 	.word	0x20000094

080021e4 <__sfputc_r>:
 80021e4:	6893      	ldr	r3, [r2, #8]
 80021e6:	b410      	push	{r4}
 80021e8:	3b01      	subs	r3, #1
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	6093      	str	r3, [r2, #8]
 80021ee:	da07      	bge.n	8002200 <__sfputc_r+0x1c>
 80021f0:	6994      	ldr	r4, [r2, #24]
 80021f2:	42a3      	cmp	r3, r4
 80021f4:	db01      	blt.n	80021fa <__sfputc_r+0x16>
 80021f6:	290a      	cmp	r1, #10
 80021f8:	d102      	bne.n	8002200 <__sfputc_r+0x1c>
 80021fa:	bc10      	pop	{r4}
 80021fc:	f000 bb0c 	b.w	8002818 <__swbuf_r>
 8002200:	6813      	ldr	r3, [r2, #0]
 8002202:	1c58      	adds	r0, r3, #1
 8002204:	6010      	str	r0, [r2, #0]
 8002206:	7019      	strb	r1, [r3, #0]
 8002208:	4608      	mov	r0, r1
 800220a:	bc10      	pop	{r4}
 800220c:	4770      	bx	lr

0800220e <__sfputs_r>:
 800220e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002210:	4606      	mov	r6, r0
 8002212:	460f      	mov	r7, r1
 8002214:	4614      	mov	r4, r2
 8002216:	18d5      	adds	r5, r2, r3
 8002218:	42ac      	cmp	r4, r5
 800221a:	d101      	bne.n	8002220 <__sfputs_r+0x12>
 800221c:	2000      	movs	r0, #0
 800221e:	e007      	b.n	8002230 <__sfputs_r+0x22>
 8002220:	463a      	mov	r2, r7
 8002222:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002226:	4630      	mov	r0, r6
 8002228:	f7ff ffdc 	bl	80021e4 <__sfputc_r>
 800222c:	1c43      	adds	r3, r0, #1
 800222e:	d1f3      	bne.n	8002218 <__sfputs_r+0xa>
 8002230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002234 <_vfiprintf_r>:
 8002234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002238:	460c      	mov	r4, r1
 800223a:	b09d      	sub	sp, #116	; 0x74
 800223c:	4617      	mov	r7, r2
 800223e:	461d      	mov	r5, r3
 8002240:	4606      	mov	r6, r0
 8002242:	b118      	cbz	r0, 800224c <_vfiprintf_r+0x18>
 8002244:	6983      	ldr	r3, [r0, #24]
 8002246:	b90b      	cbnz	r3, 800224c <_vfiprintf_r+0x18>
 8002248:	f7ff fee8 	bl	800201c <__sinit>
 800224c:	4b7c      	ldr	r3, [pc, #496]	; (8002440 <_vfiprintf_r+0x20c>)
 800224e:	429c      	cmp	r4, r3
 8002250:	d158      	bne.n	8002304 <_vfiprintf_r+0xd0>
 8002252:	6874      	ldr	r4, [r6, #4]
 8002254:	89a3      	ldrh	r3, [r4, #12]
 8002256:	0718      	lsls	r0, r3, #28
 8002258:	d55e      	bpl.n	8002318 <_vfiprintf_r+0xe4>
 800225a:	6923      	ldr	r3, [r4, #16]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d05b      	beq.n	8002318 <_vfiprintf_r+0xe4>
 8002260:	2300      	movs	r3, #0
 8002262:	9309      	str	r3, [sp, #36]	; 0x24
 8002264:	2320      	movs	r3, #32
 8002266:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800226a:	2330      	movs	r3, #48	; 0x30
 800226c:	f04f 0b01 	mov.w	fp, #1
 8002270:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002274:	9503      	str	r5, [sp, #12]
 8002276:	46b8      	mov	r8, r7
 8002278:	4645      	mov	r5, r8
 800227a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800227e:	b10b      	cbz	r3, 8002284 <_vfiprintf_r+0x50>
 8002280:	2b25      	cmp	r3, #37	; 0x25
 8002282:	d154      	bne.n	800232e <_vfiprintf_r+0xfa>
 8002284:	ebb8 0a07 	subs.w	sl, r8, r7
 8002288:	d00b      	beq.n	80022a2 <_vfiprintf_r+0x6e>
 800228a:	4653      	mov	r3, sl
 800228c:	463a      	mov	r2, r7
 800228e:	4621      	mov	r1, r4
 8002290:	4630      	mov	r0, r6
 8002292:	f7ff ffbc 	bl	800220e <__sfputs_r>
 8002296:	3001      	adds	r0, #1
 8002298:	f000 80c2 	beq.w	8002420 <_vfiprintf_r+0x1ec>
 800229c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800229e:	4453      	add	r3, sl
 80022a0:	9309      	str	r3, [sp, #36]	; 0x24
 80022a2:	f898 3000 	ldrb.w	r3, [r8]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	f000 80ba 	beq.w	8002420 <_vfiprintf_r+0x1ec>
 80022ac:	2300      	movs	r3, #0
 80022ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80022b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80022b6:	9304      	str	r3, [sp, #16]
 80022b8:	9307      	str	r3, [sp, #28]
 80022ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80022be:	931a      	str	r3, [sp, #104]	; 0x68
 80022c0:	46a8      	mov	r8, r5
 80022c2:	2205      	movs	r2, #5
 80022c4:	f818 1b01 	ldrb.w	r1, [r8], #1
 80022c8:	485e      	ldr	r0, [pc, #376]	; (8002444 <_vfiprintf_r+0x210>)
 80022ca:	f000 fcad 	bl	8002c28 <memchr>
 80022ce:	9b04      	ldr	r3, [sp, #16]
 80022d0:	bb78      	cbnz	r0, 8002332 <_vfiprintf_r+0xfe>
 80022d2:	06d9      	lsls	r1, r3, #27
 80022d4:	bf44      	itt	mi
 80022d6:	2220      	movmi	r2, #32
 80022d8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80022dc:	071a      	lsls	r2, r3, #28
 80022de:	bf44      	itt	mi
 80022e0:	222b      	movmi	r2, #43	; 0x2b
 80022e2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80022e6:	782a      	ldrb	r2, [r5, #0]
 80022e8:	2a2a      	cmp	r2, #42	; 0x2a
 80022ea:	d02a      	beq.n	8002342 <_vfiprintf_r+0x10e>
 80022ec:	46a8      	mov	r8, r5
 80022ee:	2000      	movs	r0, #0
 80022f0:	250a      	movs	r5, #10
 80022f2:	9a07      	ldr	r2, [sp, #28]
 80022f4:	4641      	mov	r1, r8
 80022f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80022fa:	3b30      	subs	r3, #48	; 0x30
 80022fc:	2b09      	cmp	r3, #9
 80022fe:	d969      	bls.n	80023d4 <_vfiprintf_r+0x1a0>
 8002300:	b360      	cbz	r0, 800235c <_vfiprintf_r+0x128>
 8002302:	e024      	b.n	800234e <_vfiprintf_r+0x11a>
 8002304:	4b50      	ldr	r3, [pc, #320]	; (8002448 <_vfiprintf_r+0x214>)
 8002306:	429c      	cmp	r4, r3
 8002308:	d101      	bne.n	800230e <_vfiprintf_r+0xda>
 800230a:	68b4      	ldr	r4, [r6, #8]
 800230c:	e7a2      	b.n	8002254 <_vfiprintf_r+0x20>
 800230e:	4b4f      	ldr	r3, [pc, #316]	; (800244c <_vfiprintf_r+0x218>)
 8002310:	429c      	cmp	r4, r3
 8002312:	bf08      	it	eq
 8002314:	68f4      	ldreq	r4, [r6, #12]
 8002316:	e79d      	b.n	8002254 <_vfiprintf_r+0x20>
 8002318:	4621      	mov	r1, r4
 800231a:	4630      	mov	r0, r6
 800231c:	f000 fae0 	bl	80028e0 <__swsetup_r>
 8002320:	2800      	cmp	r0, #0
 8002322:	d09d      	beq.n	8002260 <_vfiprintf_r+0x2c>
 8002324:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002328:	b01d      	add	sp, #116	; 0x74
 800232a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800232e:	46a8      	mov	r8, r5
 8002330:	e7a2      	b.n	8002278 <_vfiprintf_r+0x44>
 8002332:	4a44      	ldr	r2, [pc, #272]	; (8002444 <_vfiprintf_r+0x210>)
 8002334:	4645      	mov	r5, r8
 8002336:	1a80      	subs	r0, r0, r2
 8002338:	fa0b f000 	lsl.w	r0, fp, r0
 800233c:	4318      	orrs	r0, r3
 800233e:	9004      	str	r0, [sp, #16]
 8002340:	e7be      	b.n	80022c0 <_vfiprintf_r+0x8c>
 8002342:	9a03      	ldr	r2, [sp, #12]
 8002344:	1d11      	adds	r1, r2, #4
 8002346:	6812      	ldr	r2, [r2, #0]
 8002348:	9103      	str	r1, [sp, #12]
 800234a:	2a00      	cmp	r2, #0
 800234c:	db01      	blt.n	8002352 <_vfiprintf_r+0x11e>
 800234e:	9207      	str	r2, [sp, #28]
 8002350:	e004      	b.n	800235c <_vfiprintf_r+0x128>
 8002352:	4252      	negs	r2, r2
 8002354:	f043 0302 	orr.w	r3, r3, #2
 8002358:	9207      	str	r2, [sp, #28]
 800235a:	9304      	str	r3, [sp, #16]
 800235c:	f898 3000 	ldrb.w	r3, [r8]
 8002360:	2b2e      	cmp	r3, #46	; 0x2e
 8002362:	d10e      	bne.n	8002382 <_vfiprintf_r+0x14e>
 8002364:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002368:	2b2a      	cmp	r3, #42	; 0x2a
 800236a:	d138      	bne.n	80023de <_vfiprintf_r+0x1aa>
 800236c:	9b03      	ldr	r3, [sp, #12]
 800236e:	f108 0802 	add.w	r8, r8, #2
 8002372:	1d1a      	adds	r2, r3, #4
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	9203      	str	r2, [sp, #12]
 8002378:	2b00      	cmp	r3, #0
 800237a:	bfb8      	it	lt
 800237c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002380:	9305      	str	r3, [sp, #20]
 8002382:	4d33      	ldr	r5, [pc, #204]	; (8002450 <_vfiprintf_r+0x21c>)
 8002384:	2203      	movs	r2, #3
 8002386:	f898 1000 	ldrb.w	r1, [r8]
 800238a:	4628      	mov	r0, r5
 800238c:	f000 fc4c 	bl	8002c28 <memchr>
 8002390:	b140      	cbz	r0, 80023a4 <_vfiprintf_r+0x170>
 8002392:	2340      	movs	r3, #64	; 0x40
 8002394:	1b40      	subs	r0, r0, r5
 8002396:	fa03 f000 	lsl.w	r0, r3, r0
 800239a:	9b04      	ldr	r3, [sp, #16]
 800239c:	f108 0801 	add.w	r8, r8, #1
 80023a0:	4303      	orrs	r3, r0
 80023a2:	9304      	str	r3, [sp, #16]
 80023a4:	f898 1000 	ldrb.w	r1, [r8]
 80023a8:	2206      	movs	r2, #6
 80023aa:	482a      	ldr	r0, [pc, #168]	; (8002454 <_vfiprintf_r+0x220>)
 80023ac:	f108 0701 	add.w	r7, r8, #1
 80023b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80023b4:	f000 fc38 	bl	8002c28 <memchr>
 80023b8:	2800      	cmp	r0, #0
 80023ba:	d037      	beq.n	800242c <_vfiprintf_r+0x1f8>
 80023bc:	4b26      	ldr	r3, [pc, #152]	; (8002458 <_vfiprintf_r+0x224>)
 80023be:	bb1b      	cbnz	r3, 8002408 <_vfiprintf_r+0x1d4>
 80023c0:	9b03      	ldr	r3, [sp, #12]
 80023c2:	3307      	adds	r3, #7
 80023c4:	f023 0307 	bic.w	r3, r3, #7
 80023c8:	3308      	adds	r3, #8
 80023ca:	9303      	str	r3, [sp, #12]
 80023cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80023ce:	444b      	add	r3, r9
 80023d0:	9309      	str	r3, [sp, #36]	; 0x24
 80023d2:	e750      	b.n	8002276 <_vfiprintf_r+0x42>
 80023d4:	fb05 3202 	mla	r2, r5, r2, r3
 80023d8:	2001      	movs	r0, #1
 80023da:	4688      	mov	r8, r1
 80023dc:	e78a      	b.n	80022f4 <_vfiprintf_r+0xc0>
 80023de:	2300      	movs	r3, #0
 80023e0:	250a      	movs	r5, #10
 80023e2:	4619      	mov	r1, r3
 80023e4:	f108 0801 	add.w	r8, r8, #1
 80023e8:	9305      	str	r3, [sp, #20]
 80023ea:	4640      	mov	r0, r8
 80023ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80023f0:	3a30      	subs	r2, #48	; 0x30
 80023f2:	2a09      	cmp	r2, #9
 80023f4:	d903      	bls.n	80023fe <_vfiprintf_r+0x1ca>
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d0c3      	beq.n	8002382 <_vfiprintf_r+0x14e>
 80023fa:	9105      	str	r1, [sp, #20]
 80023fc:	e7c1      	b.n	8002382 <_vfiprintf_r+0x14e>
 80023fe:	fb05 2101 	mla	r1, r5, r1, r2
 8002402:	2301      	movs	r3, #1
 8002404:	4680      	mov	r8, r0
 8002406:	e7f0      	b.n	80023ea <_vfiprintf_r+0x1b6>
 8002408:	ab03      	add	r3, sp, #12
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	4622      	mov	r2, r4
 800240e:	4b13      	ldr	r3, [pc, #76]	; (800245c <_vfiprintf_r+0x228>)
 8002410:	a904      	add	r1, sp, #16
 8002412:	4630      	mov	r0, r6
 8002414:	f3af 8000 	nop.w
 8002418:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800241c:	4681      	mov	r9, r0
 800241e:	d1d5      	bne.n	80023cc <_vfiprintf_r+0x198>
 8002420:	89a3      	ldrh	r3, [r4, #12]
 8002422:	065b      	lsls	r3, r3, #25
 8002424:	f53f af7e 	bmi.w	8002324 <_vfiprintf_r+0xf0>
 8002428:	9809      	ldr	r0, [sp, #36]	; 0x24
 800242a:	e77d      	b.n	8002328 <_vfiprintf_r+0xf4>
 800242c:	ab03      	add	r3, sp, #12
 800242e:	9300      	str	r3, [sp, #0]
 8002430:	4622      	mov	r2, r4
 8002432:	4b0a      	ldr	r3, [pc, #40]	; (800245c <_vfiprintf_r+0x228>)
 8002434:	a904      	add	r1, sp, #16
 8002436:	4630      	mov	r0, r6
 8002438:	f000 f888 	bl	800254c <_printf_i>
 800243c:	e7ec      	b.n	8002418 <_vfiprintf_r+0x1e4>
 800243e:	bf00      	nop
 8002440:	08002dfc 	.word	0x08002dfc
 8002444:	08002e3c 	.word	0x08002e3c
 8002448:	08002e1c 	.word	0x08002e1c
 800244c:	08002ddc 	.word	0x08002ddc
 8002450:	08002e42 	.word	0x08002e42
 8002454:	08002e46 	.word	0x08002e46
 8002458:	00000000 	.word	0x00000000
 800245c:	0800220f 	.word	0x0800220f

08002460 <_printf_common>:
 8002460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002464:	4691      	mov	r9, r2
 8002466:	461f      	mov	r7, r3
 8002468:	688a      	ldr	r2, [r1, #8]
 800246a:	690b      	ldr	r3, [r1, #16]
 800246c:	4606      	mov	r6, r0
 800246e:	4293      	cmp	r3, r2
 8002470:	bfb8      	it	lt
 8002472:	4613      	movlt	r3, r2
 8002474:	f8c9 3000 	str.w	r3, [r9]
 8002478:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800247c:	460c      	mov	r4, r1
 800247e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002482:	b112      	cbz	r2, 800248a <_printf_common+0x2a>
 8002484:	3301      	adds	r3, #1
 8002486:	f8c9 3000 	str.w	r3, [r9]
 800248a:	6823      	ldr	r3, [r4, #0]
 800248c:	0699      	lsls	r1, r3, #26
 800248e:	bf42      	ittt	mi
 8002490:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002494:	3302      	addmi	r3, #2
 8002496:	f8c9 3000 	strmi.w	r3, [r9]
 800249a:	6825      	ldr	r5, [r4, #0]
 800249c:	f015 0506 	ands.w	r5, r5, #6
 80024a0:	d107      	bne.n	80024b2 <_printf_common+0x52>
 80024a2:	f104 0a19 	add.w	sl, r4, #25
 80024a6:	68e3      	ldr	r3, [r4, #12]
 80024a8:	f8d9 2000 	ldr.w	r2, [r9]
 80024ac:	1a9b      	subs	r3, r3, r2
 80024ae:	42ab      	cmp	r3, r5
 80024b0:	dc29      	bgt.n	8002506 <_printf_common+0xa6>
 80024b2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80024b6:	6822      	ldr	r2, [r4, #0]
 80024b8:	3300      	adds	r3, #0
 80024ba:	bf18      	it	ne
 80024bc:	2301      	movne	r3, #1
 80024be:	0692      	lsls	r2, r2, #26
 80024c0:	d42e      	bmi.n	8002520 <_printf_common+0xc0>
 80024c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80024c6:	4639      	mov	r1, r7
 80024c8:	4630      	mov	r0, r6
 80024ca:	47c0      	blx	r8
 80024cc:	3001      	adds	r0, #1
 80024ce:	d021      	beq.n	8002514 <_printf_common+0xb4>
 80024d0:	6823      	ldr	r3, [r4, #0]
 80024d2:	68e5      	ldr	r5, [r4, #12]
 80024d4:	f003 0306 	and.w	r3, r3, #6
 80024d8:	2b04      	cmp	r3, #4
 80024da:	bf18      	it	ne
 80024dc:	2500      	movne	r5, #0
 80024de:	f8d9 2000 	ldr.w	r2, [r9]
 80024e2:	f04f 0900 	mov.w	r9, #0
 80024e6:	bf08      	it	eq
 80024e8:	1aad      	subeq	r5, r5, r2
 80024ea:	68a3      	ldr	r3, [r4, #8]
 80024ec:	6922      	ldr	r2, [r4, #16]
 80024ee:	bf08      	it	eq
 80024f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80024f4:	4293      	cmp	r3, r2
 80024f6:	bfc4      	itt	gt
 80024f8:	1a9b      	subgt	r3, r3, r2
 80024fa:	18ed      	addgt	r5, r5, r3
 80024fc:	341a      	adds	r4, #26
 80024fe:	454d      	cmp	r5, r9
 8002500:	d11a      	bne.n	8002538 <_printf_common+0xd8>
 8002502:	2000      	movs	r0, #0
 8002504:	e008      	b.n	8002518 <_printf_common+0xb8>
 8002506:	2301      	movs	r3, #1
 8002508:	4652      	mov	r2, sl
 800250a:	4639      	mov	r1, r7
 800250c:	4630      	mov	r0, r6
 800250e:	47c0      	blx	r8
 8002510:	3001      	adds	r0, #1
 8002512:	d103      	bne.n	800251c <_printf_common+0xbc>
 8002514:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800251c:	3501      	adds	r5, #1
 800251e:	e7c2      	b.n	80024a6 <_printf_common+0x46>
 8002520:	2030      	movs	r0, #48	; 0x30
 8002522:	18e1      	adds	r1, r4, r3
 8002524:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002528:	1c5a      	adds	r2, r3, #1
 800252a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800252e:	4422      	add	r2, r4
 8002530:	3302      	adds	r3, #2
 8002532:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002536:	e7c4      	b.n	80024c2 <_printf_common+0x62>
 8002538:	2301      	movs	r3, #1
 800253a:	4622      	mov	r2, r4
 800253c:	4639      	mov	r1, r7
 800253e:	4630      	mov	r0, r6
 8002540:	47c0      	blx	r8
 8002542:	3001      	adds	r0, #1
 8002544:	d0e6      	beq.n	8002514 <_printf_common+0xb4>
 8002546:	f109 0901 	add.w	r9, r9, #1
 800254a:	e7d8      	b.n	80024fe <_printf_common+0x9e>

0800254c <_printf_i>:
 800254c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002550:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002554:	460c      	mov	r4, r1
 8002556:	7e09      	ldrb	r1, [r1, #24]
 8002558:	b085      	sub	sp, #20
 800255a:	296e      	cmp	r1, #110	; 0x6e
 800255c:	4617      	mov	r7, r2
 800255e:	4606      	mov	r6, r0
 8002560:	4698      	mov	r8, r3
 8002562:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002564:	f000 80b3 	beq.w	80026ce <_printf_i+0x182>
 8002568:	d822      	bhi.n	80025b0 <_printf_i+0x64>
 800256a:	2963      	cmp	r1, #99	; 0x63
 800256c:	d036      	beq.n	80025dc <_printf_i+0x90>
 800256e:	d80a      	bhi.n	8002586 <_printf_i+0x3a>
 8002570:	2900      	cmp	r1, #0
 8002572:	f000 80b9 	beq.w	80026e8 <_printf_i+0x19c>
 8002576:	2958      	cmp	r1, #88	; 0x58
 8002578:	f000 8083 	beq.w	8002682 <_printf_i+0x136>
 800257c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002580:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002584:	e032      	b.n	80025ec <_printf_i+0xa0>
 8002586:	2964      	cmp	r1, #100	; 0x64
 8002588:	d001      	beq.n	800258e <_printf_i+0x42>
 800258a:	2969      	cmp	r1, #105	; 0x69
 800258c:	d1f6      	bne.n	800257c <_printf_i+0x30>
 800258e:	6820      	ldr	r0, [r4, #0]
 8002590:	6813      	ldr	r3, [r2, #0]
 8002592:	0605      	lsls	r5, r0, #24
 8002594:	f103 0104 	add.w	r1, r3, #4
 8002598:	d52a      	bpl.n	80025f0 <_printf_i+0xa4>
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6011      	str	r1, [r2, #0]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	da03      	bge.n	80025aa <_printf_i+0x5e>
 80025a2:	222d      	movs	r2, #45	; 0x2d
 80025a4:	425b      	negs	r3, r3
 80025a6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80025aa:	486f      	ldr	r0, [pc, #444]	; (8002768 <_printf_i+0x21c>)
 80025ac:	220a      	movs	r2, #10
 80025ae:	e039      	b.n	8002624 <_printf_i+0xd8>
 80025b0:	2973      	cmp	r1, #115	; 0x73
 80025b2:	f000 809d 	beq.w	80026f0 <_printf_i+0x1a4>
 80025b6:	d808      	bhi.n	80025ca <_printf_i+0x7e>
 80025b8:	296f      	cmp	r1, #111	; 0x6f
 80025ba:	d020      	beq.n	80025fe <_printf_i+0xb2>
 80025bc:	2970      	cmp	r1, #112	; 0x70
 80025be:	d1dd      	bne.n	800257c <_printf_i+0x30>
 80025c0:	6823      	ldr	r3, [r4, #0]
 80025c2:	f043 0320 	orr.w	r3, r3, #32
 80025c6:	6023      	str	r3, [r4, #0]
 80025c8:	e003      	b.n	80025d2 <_printf_i+0x86>
 80025ca:	2975      	cmp	r1, #117	; 0x75
 80025cc:	d017      	beq.n	80025fe <_printf_i+0xb2>
 80025ce:	2978      	cmp	r1, #120	; 0x78
 80025d0:	d1d4      	bne.n	800257c <_printf_i+0x30>
 80025d2:	2378      	movs	r3, #120	; 0x78
 80025d4:	4865      	ldr	r0, [pc, #404]	; (800276c <_printf_i+0x220>)
 80025d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80025da:	e055      	b.n	8002688 <_printf_i+0x13c>
 80025dc:	6813      	ldr	r3, [r2, #0]
 80025de:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80025e2:	1d19      	adds	r1, r3, #4
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	6011      	str	r1, [r2, #0]
 80025e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80025ec:	2301      	movs	r3, #1
 80025ee:	e08c      	b.n	800270a <_printf_i+0x1be>
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80025f6:	6011      	str	r1, [r2, #0]
 80025f8:	bf18      	it	ne
 80025fa:	b21b      	sxthne	r3, r3
 80025fc:	e7cf      	b.n	800259e <_printf_i+0x52>
 80025fe:	6813      	ldr	r3, [r2, #0]
 8002600:	6825      	ldr	r5, [r4, #0]
 8002602:	1d18      	adds	r0, r3, #4
 8002604:	6010      	str	r0, [r2, #0]
 8002606:	0628      	lsls	r0, r5, #24
 8002608:	d501      	bpl.n	800260e <_printf_i+0xc2>
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	e002      	b.n	8002614 <_printf_i+0xc8>
 800260e:	0668      	lsls	r0, r5, #25
 8002610:	d5fb      	bpl.n	800260a <_printf_i+0xbe>
 8002612:	881b      	ldrh	r3, [r3, #0]
 8002614:	296f      	cmp	r1, #111	; 0x6f
 8002616:	bf14      	ite	ne
 8002618:	220a      	movne	r2, #10
 800261a:	2208      	moveq	r2, #8
 800261c:	4852      	ldr	r0, [pc, #328]	; (8002768 <_printf_i+0x21c>)
 800261e:	2100      	movs	r1, #0
 8002620:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002624:	6865      	ldr	r5, [r4, #4]
 8002626:	2d00      	cmp	r5, #0
 8002628:	60a5      	str	r5, [r4, #8]
 800262a:	f2c0 8095 	blt.w	8002758 <_printf_i+0x20c>
 800262e:	6821      	ldr	r1, [r4, #0]
 8002630:	f021 0104 	bic.w	r1, r1, #4
 8002634:	6021      	str	r1, [r4, #0]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d13d      	bne.n	80026b6 <_printf_i+0x16a>
 800263a:	2d00      	cmp	r5, #0
 800263c:	f040 808e 	bne.w	800275c <_printf_i+0x210>
 8002640:	4665      	mov	r5, ip
 8002642:	2a08      	cmp	r2, #8
 8002644:	d10b      	bne.n	800265e <_printf_i+0x112>
 8002646:	6823      	ldr	r3, [r4, #0]
 8002648:	07db      	lsls	r3, r3, #31
 800264a:	d508      	bpl.n	800265e <_printf_i+0x112>
 800264c:	6923      	ldr	r3, [r4, #16]
 800264e:	6862      	ldr	r2, [r4, #4]
 8002650:	429a      	cmp	r2, r3
 8002652:	bfde      	ittt	le
 8002654:	2330      	movle	r3, #48	; 0x30
 8002656:	f805 3c01 	strble.w	r3, [r5, #-1]
 800265a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800265e:	ebac 0305 	sub.w	r3, ip, r5
 8002662:	6123      	str	r3, [r4, #16]
 8002664:	f8cd 8000 	str.w	r8, [sp]
 8002668:	463b      	mov	r3, r7
 800266a:	aa03      	add	r2, sp, #12
 800266c:	4621      	mov	r1, r4
 800266e:	4630      	mov	r0, r6
 8002670:	f7ff fef6 	bl	8002460 <_printf_common>
 8002674:	3001      	adds	r0, #1
 8002676:	d14d      	bne.n	8002714 <_printf_i+0x1c8>
 8002678:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800267c:	b005      	add	sp, #20
 800267e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002682:	4839      	ldr	r0, [pc, #228]	; (8002768 <_printf_i+0x21c>)
 8002684:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002688:	6813      	ldr	r3, [r2, #0]
 800268a:	6821      	ldr	r1, [r4, #0]
 800268c:	1d1d      	adds	r5, r3, #4
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	6015      	str	r5, [r2, #0]
 8002692:	060a      	lsls	r2, r1, #24
 8002694:	d50b      	bpl.n	80026ae <_printf_i+0x162>
 8002696:	07ca      	lsls	r2, r1, #31
 8002698:	bf44      	itt	mi
 800269a:	f041 0120 	orrmi.w	r1, r1, #32
 800269e:	6021      	strmi	r1, [r4, #0]
 80026a0:	b91b      	cbnz	r3, 80026aa <_printf_i+0x15e>
 80026a2:	6822      	ldr	r2, [r4, #0]
 80026a4:	f022 0220 	bic.w	r2, r2, #32
 80026a8:	6022      	str	r2, [r4, #0]
 80026aa:	2210      	movs	r2, #16
 80026ac:	e7b7      	b.n	800261e <_printf_i+0xd2>
 80026ae:	064d      	lsls	r5, r1, #25
 80026b0:	bf48      	it	mi
 80026b2:	b29b      	uxthmi	r3, r3
 80026b4:	e7ef      	b.n	8002696 <_printf_i+0x14a>
 80026b6:	4665      	mov	r5, ip
 80026b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80026bc:	fb02 3311 	mls	r3, r2, r1, r3
 80026c0:	5cc3      	ldrb	r3, [r0, r3]
 80026c2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80026c6:	460b      	mov	r3, r1
 80026c8:	2900      	cmp	r1, #0
 80026ca:	d1f5      	bne.n	80026b8 <_printf_i+0x16c>
 80026cc:	e7b9      	b.n	8002642 <_printf_i+0xf6>
 80026ce:	6813      	ldr	r3, [r2, #0]
 80026d0:	6825      	ldr	r5, [r4, #0]
 80026d2:	1d18      	adds	r0, r3, #4
 80026d4:	6961      	ldr	r1, [r4, #20]
 80026d6:	6010      	str	r0, [r2, #0]
 80026d8:	0628      	lsls	r0, r5, #24
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	d501      	bpl.n	80026e2 <_printf_i+0x196>
 80026de:	6019      	str	r1, [r3, #0]
 80026e0:	e002      	b.n	80026e8 <_printf_i+0x19c>
 80026e2:	066a      	lsls	r2, r5, #25
 80026e4:	d5fb      	bpl.n	80026de <_printf_i+0x192>
 80026e6:	8019      	strh	r1, [r3, #0]
 80026e8:	2300      	movs	r3, #0
 80026ea:	4665      	mov	r5, ip
 80026ec:	6123      	str	r3, [r4, #16]
 80026ee:	e7b9      	b.n	8002664 <_printf_i+0x118>
 80026f0:	6813      	ldr	r3, [r2, #0]
 80026f2:	1d19      	adds	r1, r3, #4
 80026f4:	6011      	str	r1, [r2, #0]
 80026f6:	681d      	ldr	r5, [r3, #0]
 80026f8:	6862      	ldr	r2, [r4, #4]
 80026fa:	2100      	movs	r1, #0
 80026fc:	4628      	mov	r0, r5
 80026fe:	f000 fa93 	bl	8002c28 <memchr>
 8002702:	b108      	cbz	r0, 8002708 <_printf_i+0x1bc>
 8002704:	1b40      	subs	r0, r0, r5
 8002706:	6060      	str	r0, [r4, #4]
 8002708:	6863      	ldr	r3, [r4, #4]
 800270a:	6123      	str	r3, [r4, #16]
 800270c:	2300      	movs	r3, #0
 800270e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002712:	e7a7      	b.n	8002664 <_printf_i+0x118>
 8002714:	6923      	ldr	r3, [r4, #16]
 8002716:	462a      	mov	r2, r5
 8002718:	4639      	mov	r1, r7
 800271a:	4630      	mov	r0, r6
 800271c:	47c0      	blx	r8
 800271e:	3001      	adds	r0, #1
 8002720:	d0aa      	beq.n	8002678 <_printf_i+0x12c>
 8002722:	6823      	ldr	r3, [r4, #0]
 8002724:	079b      	lsls	r3, r3, #30
 8002726:	d413      	bmi.n	8002750 <_printf_i+0x204>
 8002728:	68e0      	ldr	r0, [r4, #12]
 800272a:	9b03      	ldr	r3, [sp, #12]
 800272c:	4298      	cmp	r0, r3
 800272e:	bfb8      	it	lt
 8002730:	4618      	movlt	r0, r3
 8002732:	e7a3      	b.n	800267c <_printf_i+0x130>
 8002734:	2301      	movs	r3, #1
 8002736:	464a      	mov	r2, r9
 8002738:	4639      	mov	r1, r7
 800273a:	4630      	mov	r0, r6
 800273c:	47c0      	blx	r8
 800273e:	3001      	adds	r0, #1
 8002740:	d09a      	beq.n	8002678 <_printf_i+0x12c>
 8002742:	3501      	adds	r5, #1
 8002744:	68e3      	ldr	r3, [r4, #12]
 8002746:	9a03      	ldr	r2, [sp, #12]
 8002748:	1a9b      	subs	r3, r3, r2
 800274a:	42ab      	cmp	r3, r5
 800274c:	dcf2      	bgt.n	8002734 <_printf_i+0x1e8>
 800274e:	e7eb      	b.n	8002728 <_printf_i+0x1dc>
 8002750:	2500      	movs	r5, #0
 8002752:	f104 0919 	add.w	r9, r4, #25
 8002756:	e7f5      	b.n	8002744 <_printf_i+0x1f8>
 8002758:	2b00      	cmp	r3, #0
 800275a:	d1ac      	bne.n	80026b6 <_printf_i+0x16a>
 800275c:	7803      	ldrb	r3, [r0, #0]
 800275e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002762:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002766:	e76c      	b.n	8002642 <_printf_i+0xf6>
 8002768:	08002e4d 	.word	0x08002e4d
 800276c:	08002e5e 	.word	0x08002e5e

08002770 <_sbrk_r>:
 8002770:	b538      	push	{r3, r4, r5, lr}
 8002772:	2300      	movs	r3, #0
 8002774:	4c05      	ldr	r4, [pc, #20]	; (800278c <_sbrk_r+0x1c>)
 8002776:	4605      	mov	r5, r0
 8002778:	4608      	mov	r0, r1
 800277a:	6023      	str	r3, [r4, #0]
 800277c:	f7fd feda 	bl	8000534 <_sbrk>
 8002780:	1c43      	adds	r3, r0, #1
 8002782:	d102      	bne.n	800278a <_sbrk_r+0x1a>
 8002784:	6823      	ldr	r3, [r4, #0]
 8002786:	b103      	cbz	r3, 800278a <_sbrk_r+0x1a>
 8002788:	602b      	str	r3, [r5, #0]
 800278a:	bd38      	pop	{r3, r4, r5, pc}
 800278c:	2000013c 	.word	0x2000013c

08002790 <__sread>:
 8002790:	b510      	push	{r4, lr}
 8002792:	460c      	mov	r4, r1
 8002794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002798:	f000 faa2 	bl	8002ce0 <_read_r>
 800279c:	2800      	cmp	r0, #0
 800279e:	bfab      	itete	ge
 80027a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80027a2:	89a3      	ldrhlt	r3, [r4, #12]
 80027a4:	181b      	addge	r3, r3, r0
 80027a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80027aa:	bfac      	ite	ge
 80027ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80027ae:	81a3      	strhlt	r3, [r4, #12]
 80027b0:	bd10      	pop	{r4, pc}

080027b2 <__swrite>:
 80027b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80027b6:	461f      	mov	r7, r3
 80027b8:	898b      	ldrh	r3, [r1, #12]
 80027ba:	4605      	mov	r5, r0
 80027bc:	05db      	lsls	r3, r3, #23
 80027be:	460c      	mov	r4, r1
 80027c0:	4616      	mov	r6, r2
 80027c2:	d505      	bpl.n	80027d0 <__swrite+0x1e>
 80027c4:	2302      	movs	r3, #2
 80027c6:	2200      	movs	r2, #0
 80027c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027cc:	f000 f9b6 	bl	8002b3c <_lseek_r>
 80027d0:	89a3      	ldrh	r3, [r4, #12]
 80027d2:	4632      	mov	r2, r6
 80027d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027d8:	81a3      	strh	r3, [r4, #12]
 80027da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80027de:	463b      	mov	r3, r7
 80027e0:	4628      	mov	r0, r5
 80027e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80027e6:	f000 b869 	b.w	80028bc <_write_r>

080027ea <__sseek>:
 80027ea:	b510      	push	{r4, lr}
 80027ec:	460c      	mov	r4, r1
 80027ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027f2:	f000 f9a3 	bl	8002b3c <_lseek_r>
 80027f6:	1c43      	adds	r3, r0, #1
 80027f8:	89a3      	ldrh	r3, [r4, #12]
 80027fa:	bf15      	itete	ne
 80027fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80027fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002802:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002806:	81a3      	strheq	r3, [r4, #12]
 8002808:	bf18      	it	ne
 800280a:	81a3      	strhne	r3, [r4, #12]
 800280c:	bd10      	pop	{r4, pc}

0800280e <__sclose>:
 800280e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002812:	f000 b8d3 	b.w	80029bc <_close_r>
	...

08002818 <__swbuf_r>:
 8002818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800281a:	460e      	mov	r6, r1
 800281c:	4614      	mov	r4, r2
 800281e:	4605      	mov	r5, r0
 8002820:	b118      	cbz	r0, 800282a <__swbuf_r+0x12>
 8002822:	6983      	ldr	r3, [r0, #24]
 8002824:	b90b      	cbnz	r3, 800282a <__swbuf_r+0x12>
 8002826:	f7ff fbf9 	bl	800201c <__sinit>
 800282a:	4b21      	ldr	r3, [pc, #132]	; (80028b0 <__swbuf_r+0x98>)
 800282c:	429c      	cmp	r4, r3
 800282e:	d12a      	bne.n	8002886 <__swbuf_r+0x6e>
 8002830:	686c      	ldr	r4, [r5, #4]
 8002832:	69a3      	ldr	r3, [r4, #24]
 8002834:	60a3      	str	r3, [r4, #8]
 8002836:	89a3      	ldrh	r3, [r4, #12]
 8002838:	071a      	lsls	r2, r3, #28
 800283a:	d52e      	bpl.n	800289a <__swbuf_r+0x82>
 800283c:	6923      	ldr	r3, [r4, #16]
 800283e:	b363      	cbz	r3, 800289a <__swbuf_r+0x82>
 8002840:	6923      	ldr	r3, [r4, #16]
 8002842:	6820      	ldr	r0, [r4, #0]
 8002844:	b2f6      	uxtb	r6, r6
 8002846:	1ac0      	subs	r0, r0, r3
 8002848:	6963      	ldr	r3, [r4, #20]
 800284a:	4637      	mov	r7, r6
 800284c:	4283      	cmp	r3, r0
 800284e:	dc04      	bgt.n	800285a <__swbuf_r+0x42>
 8002850:	4621      	mov	r1, r4
 8002852:	4628      	mov	r0, r5
 8002854:	f000 f948 	bl	8002ae8 <_fflush_r>
 8002858:	bb28      	cbnz	r0, 80028a6 <__swbuf_r+0x8e>
 800285a:	68a3      	ldr	r3, [r4, #8]
 800285c:	3001      	adds	r0, #1
 800285e:	3b01      	subs	r3, #1
 8002860:	60a3      	str	r3, [r4, #8]
 8002862:	6823      	ldr	r3, [r4, #0]
 8002864:	1c5a      	adds	r2, r3, #1
 8002866:	6022      	str	r2, [r4, #0]
 8002868:	701e      	strb	r6, [r3, #0]
 800286a:	6963      	ldr	r3, [r4, #20]
 800286c:	4283      	cmp	r3, r0
 800286e:	d004      	beq.n	800287a <__swbuf_r+0x62>
 8002870:	89a3      	ldrh	r3, [r4, #12]
 8002872:	07db      	lsls	r3, r3, #31
 8002874:	d519      	bpl.n	80028aa <__swbuf_r+0x92>
 8002876:	2e0a      	cmp	r6, #10
 8002878:	d117      	bne.n	80028aa <__swbuf_r+0x92>
 800287a:	4621      	mov	r1, r4
 800287c:	4628      	mov	r0, r5
 800287e:	f000 f933 	bl	8002ae8 <_fflush_r>
 8002882:	b190      	cbz	r0, 80028aa <__swbuf_r+0x92>
 8002884:	e00f      	b.n	80028a6 <__swbuf_r+0x8e>
 8002886:	4b0b      	ldr	r3, [pc, #44]	; (80028b4 <__swbuf_r+0x9c>)
 8002888:	429c      	cmp	r4, r3
 800288a:	d101      	bne.n	8002890 <__swbuf_r+0x78>
 800288c:	68ac      	ldr	r4, [r5, #8]
 800288e:	e7d0      	b.n	8002832 <__swbuf_r+0x1a>
 8002890:	4b09      	ldr	r3, [pc, #36]	; (80028b8 <__swbuf_r+0xa0>)
 8002892:	429c      	cmp	r4, r3
 8002894:	bf08      	it	eq
 8002896:	68ec      	ldreq	r4, [r5, #12]
 8002898:	e7cb      	b.n	8002832 <__swbuf_r+0x1a>
 800289a:	4621      	mov	r1, r4
 800289c:	4628      	mov	r0, r5
 800289e:	f000 f81f 	bl	80028e0 <__swsetup_r>
 80028a2:	2800      	cmp	r0, #0
 80028a4:	d0cc      	beq.n	8002840 <__swbuf_r+0x28>
 80028a6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80028aa:	4638      	mov	r0, r7
 80028ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028ae:	bf00      	nop
 80028b0:	08002dfc 	.word	0x08002dfc
 80028b4:	08002e1c 	.word	0x08002e1c
 80028b8:	08002ddc 	.word	0x08002ddc

080028bc <_write_r>:
 80028bc:	b538      	push	{r3, r4, r5, lr}
 80028be:	4605      	mov	r5, r0
 80028c0:	4608      	mov	r0, r1
 80028c2:	4611      	mov	r1, r2
 80028c4:	2200      	movs	r2, #0
 80028c6:	4c05      	ldr	r4, [pc, #20]	; (80028dc <_write_r+0x20>)
 80028c8:	6022      	str	r2, [r4, #0]
 80028ca:	461a      	mov	r2, r3
 80028cc:	f7fd fde5 	bl	800049a <_write>
 80028d0:	1c43      	adds	r3, r0, #1
 80028d2:	d102      	bne.n	80028da <_write_r+0x1e>
 80028d4:	6823      	ldr	r3, [r4, #0]
 80028d6:	b103      	cbz	r3, 80028da <_write_r+0x1e>
 80028d8:	602b      	str	r3, [r5, #0]
 80028da:	bd38      	pop	{r3, r4, r5, pc}
 80028dc:	2000013c 	.word	0x2000013c

080028e0 <__swsetup_r>:
 80028e0:	4b32      	ldr	r3, [pc, #200]	; (80029ac <__swsetup_r+0xcc>)
 80028e2:	b570      	push	{r4, r5, r6, lr}
 80028e4:	681d      	ldr	r5, [r3, #0]
 80028e6:	4606      	mov	r6, r0
 80028e8:	460c      	mov	r4, r1
 80028ea:	b125      	cbz	r5, 80028f6 <__swsetup_r+0x16>
 80028ec:	69ab      	ldr	r3, [r5, #24]
 80028ee:	b913      	cbnz	r3, 80028f6 <__swsetup_r+0x16>
 80028f0:	4628      	mov	r0, r5
 80028f2:	f7ff fb93 	bl	800201c <__sinit>
 80028f6:	4b2e      	ldr	r3, [pc, #184]	; (80029b0 <__swsetup_r+0xd0>)
 80028f8:	429c      	cmp	r4, r3
 80028fa:	d10f      	bne.n	800291c <__swsetup_r+0x3c>
 80028fc:	686c      	ldr	r4, [r5, #4]
 80028fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002902:	b29a      	uxth	r2, r3
 8002904:	0715      	lsls	r5, r2, #28
 8002906:	d42c      	bmi.n	8002962 <__swsetup_r+0x82>
 8002908:	06d0      	lsls	r0, r2, #27
 800290a:	d411      	bmi.n	8002930 <__swsetup_r+0x50>
 800290c:	2209      	movs	r2, #9
 800290e:	6032      	str	r2, [r6, #0]
 8002910:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002914:	81a3      	strh	r3, [r4, #12]
 8002916:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800291a:	e03e      	b.n	800299a <__swsetup_r+0xba>
 800291c:	4b25      	ldr	r3, [pc, #148]	; (80029b4 <__swsetup_r+0xd4>)
 800291e:	429c      	cmp	r4, r3
 8002920:	d101      	bne.n	8002926 <__swsetup_r+0x46>
 8002922:	68ac      	ldr	r4, [r5, #8]
 8002924:	e7eb      	b.n	80028fe <__swsetup_r+0x1e>
 8002926:	4b24      	ldr	r3, [pc, #144]	; (80029b8 <__swsetup_r+0xd8>)
 8002928:	429c      	cmp	r4, r3
 800292a:	bf08      	it	eq
 800292c:	68ec      	ldreq	r4, [r5, #12]
 800292e:	e7e6      	b.n	80028fe <__swsetup_r+0x1e>
 8002930:	0751      	lsls	r1, r2, #29
 8002932:	d512      	bpl.n	800295a <__swsetup_r+0x7a>
 8002934:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002936:	b141      	cbz	r1, 800294a <__swsetup_r+0x6a>
 8002938:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800293c:	4299      	cmp	r1, r3
 800293e:	d002      	beq.n	8002946 <__swsetup_r+0x66>
 8002940:	4630      	mov	r0, r6
 8002942:	f000 f981 	bl	8002c48 <_free_r>
 8002946:	2300      	movs	r3, #0
 8002948:	6363      	str	r3, [r4, #52]	; 0x34
 800294a:	89a3      	ldrh	r3, [r4, #12]
 800294c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002950:	81a3      	strh	r3, [r4, #12]
 8002952:	2300      	movs	r3, #0
 8002954:	6063      	str	r3, [r4, #4]
 8002956:	6923      	ldr	r3, [r4, #16]
 8002958:	6023      	str	r3, [r4, #0]
 800295a:	89a3      	ldrh	r3, [r4, #12]
 800295c:	f043 0308 	orr.w	r3, r3, #8
 8002960:	81a3      	strh	r3, [r4, #12]
 8002962:	6923      	ldr	r3, [r4, #16]
 8002964:	b94b      	cbnz	r3, 800297a <__swsetup_r+0x9a>
 8002966:	89a3      	ldrh	r3, [r4, #12]
 8002968:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800296c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002970:	d003      	beq.n	800297a <__swsetup_r+0x9a>
 8002972:	4621      	mov	r1, r4
 8002974:	4630      	mov	r0, r6
 8002976:	f000 f917 	bl	8002ba8 <__smakebuf_r>
 800297a:	89a2      	ldrh	r2, [r4, #12]
 800297c:	f012 0301 	ands.w	r3, r2, #1
 8002980:	d00c      	beq.n	800299c <__swsetup_r+0xbc>
 8002982:	2300      	movs	r3, #0
 8002984:	60a3      	str	r3, [r4, #8]
 8002986:	6963      	ldr	r3, [r4, #20]
 8002988:	425b      	negs	r3, r3
 800298a:	61a3      	str	r3, [r4, #24]
 800298c:	6923      	ldr	r3, [r4, #16]
 800298e:	b953      	cbnz	r3, 80029a6 <__swsetup_r+0xc6>
 8002990:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002994:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002998:	d1ba      	bne.n	8002910 <__swsetup_r+0x30>
 800299a:	bd70      	pop	{r4, r5, r6, pc}
 800299c:	0792      	lsls	r2, r2, #30
 800299e:	bf58      	it	pl
 80029a0:	6963      	ldrpl	r3, [r4, #20]
 80029a2:	60a3      	str	r3, [r4, #8]
 80029a4:	e7f2      	b.n	800298c <__swsetup_r+0xac>
 80029a6:	2000      	movs	r0, #0
 80029a8:	e7f7      	b.n	800299a <__swsetup_r+0xba>
 80029aa:	bf00      	nop
 80029ac:	2000000c 	.word	0x2000000c
 80029b0:	08002dfc 	.word	0x08002dfc
 80029b4:	08002e1c 	.word	0x08002e1c
 80029b8:	08002ddc 	.word	0x08002ddc

080029bc <_close_r>:
 80029bc:	b538      	push	{r3, r4, r5, lr}
 80029be:	2300      	movs	r3, #0
 80029c0:	4c05      	ldr	r4, [pc, #20]	; (80029d8 <_close_r+0x1c>)
 80029c2:	4605      	mov	r5, r0
 80029c4:	4608      	mov	r0, r1
 80029c6:	6023      	str	r3, [r4, #0]
 80029c8:	f7fd fd83 	bl	80004d2 <_close>
 80029cc:	1c43      	adds	r3, r0, #1
 80029ce:	d102      	bne.n	80029d6 <_close_r+0x1a>
 80029d0:	6823      	ldr	r3, [r4, #0]
 80029d2:	b103      	cbz	r3, 80029d6 <_close_r+0x1a>
 80029d4:	602b      	str	r3, [r5, #0]
 80029d6:	bd38      	pop	{r3, r4, r5, pc}
 80029d8:	2000013c 	.word	0x2000013c

080029dc <__sflush_r>:
 80029dc:	898a      	ldrh	r2, [r1, #12]
 80029de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029e2:	4605      	mov	r5, r0
 80029e4:	0710      	lsls	r0, r2, #28
 80029e6:	460c      	mov	r4, r1
 80029e8:	d458      	bmi.n	8002a9c <__sflush_r+0xc0>
 80029ea:	684b      	ldr	r3, [r1, #4]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	dc05      	bgt.n	80029fc <__sflush_r+0x20>
 80029f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	dc02      	bgt.n	80029fc <__sflush_r+0x20>
 80029f6:	2000      	movs	r0, #0
 80029f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80029fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80029fe:	2e00      	cmp	r6, #0
 8002a00:	d0f9      	beq.n	80029f6 <__sflush_r+0x1a>
 8002a02:	2300      	movs	r3, #0
 8002a04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002a08:	682f      	ldr	r7, [r5, #0]
 8002a0a:	6a21      	ldr	r1, [r4, #32]
 8002a0c:	602b      	str	r3, [r5, #0]
 8002a0e:	d032      	beq.n	8002a76 <__sflush_r+0x9a>
 8002a10:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002a12:	89a3      	ldrh	r3, [r4, #12]
 8002a14:	075a      	lsls	r2, r3, #29
 8002a16:	d505      	bpl.n	8002a24 <__sflush_r+0x48>
 8002a18:	6863      	ldr	r3, [r4, #4]
 8002a1a:	1ac0      	subs	r0, r0, r3
 8002a1c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002a1e:	b10b      	cbz	r3, 8002a24 <__sflush_r+0x48>
 8002a20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002a22:	1ac0      	subs	r0, r0, r3
 8002a24:	2300      	movs	r3, #0
 8002a26:	4602      	mov	r2, r0
 8002a28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002a2a:	6a21      	ldr	r1, [r4, #32]
 8002a2c:	4628      	mov	r0, r5
 8002a2e:	47b0      	blx	r6
 8002a30:	1c43      	adds	r3, r0, #1
 8002a32:	89a3      	ldrh	r3, [r4, #12]
 8002a34:	d106      	bne.n	8002a44 <__sflush_r+0x68>
 8002a36:	6829      	ldr	r1, [r5, #0]
 8002a38:	291d      	cmp	r1, #29
 8002a3a:	d848      	bhi.n	8002ace <__sflush_r+0xf2>
 8002a3c:	4a29      	ldr	r2, [pc, #164]	; (8002ae4 <__sflush_r+0x108>)
 8002a3e:	40ca      	lsrs	r2, r1
 8002a40:	07d6      	lsls	r6, r2, #31
 8002a42:	d544      	bpl.n	8002ace <__sflush_r+0xf2>
 8002a44:	2200      	movs	r2, #0
 8002a46:	6062      	str	r2, [r4, #4]
 8002a48:	6922      	ldr	r2, [r4, #16]
 8002a4a:	04d9      	lsls	r1, r3, #19
 8002a4c:	6022      	str	r2, [r4, #0]
 8002a4e:	d504      	bpl.n	8002a5a <__sflush_r+0x7e>
 8002a50:	1c42      	adds	r2, r0, #1
 8002a52:	d101      	bne.n	8002a58 <__sflush_r+0x7c>
 8002a54:	682b      	ldr	r3, [r5, #0]
 8002a56:	b903      	cbnz	r3, 8002a5a <__sflush_r+0x7e>
 8002a58:	6560      	str	r0, [r4, #84]	; 0x54
 8002a5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a5c:	602f      	str	r7, [r5, #0]
 8002a5e:	2900      	cmp	r1, #0
 8002a60:	d0c9      	beq.n	80029f6 <__sflush_r+0x1a>
 8002a62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a66:	4299      	cmp	r1, r3
 8002a68:	d002      	beq.n	8002a70 <__sflush_r+0x94>
 8002a6a:	4628      	mov	r0, r5
 8002a6c:	f000 f8ec 	bl	8002c48 <_free_r>
 8002a70:	2000      	movs	r0, #0
 8002a72:	6360      	str	r0, [r4, #52]	; 0x34
 8002a74:	e7c0      	b.n	80029f8 <__sflush_r+0x1c>
 8002a76:	2301      	movs	r3, #1
 8002a78:	4628      	mov	r0, r5
 8002a7a:	47b0      	blx	r6
 8002a7c:	1c41      	adds	r1, r0, #1
 8002a7e:	d1c8      	bne.n	8002a12 <__sflush_r+0x36>
 8002a80:	682b      	ldr	r3, [r5, #0]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0c5      	beq.n	8002a12 <__sflush_r+0x36>
 8002a86:	2b1d      	cmp	r3, #29
 8002a88:	d001      	beq.n	8002a8e <__sflush_r+0xb2>
 8002a8a:	2b16      	cmp	r3, #22
 8002a8c:	d101      	bne.n	8002a92 <__sflush_r+0xb6>
 8002a8e:	602f      	str	r7, [r5, #0]
 8002a90:	e7b1      	b.n	80029f6 <__sflush_r+0x1a>
 8002a92:	89a3      	ldrh	r3, [r4, #12]
 8002a94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a98:	81a3      	strh	r3, [r4, #12]
 8002a9a:	e7ad      	b.n	80029f8 <__sflush_r+0x1c>
 8002a9c:	690f      	ldr	r7, [r1, #16]
 8002a9e:	2f00      	cmp	r7, #0
 8002aa0:	d0a9      	beq.n	80029f6 <__sflush_r+0x1a>
 8002aa2:	0793      	lsls	r3, r2, #30
 8002aa4:	bf18      	it	ne
 8002aa6:	2300      	movne	r3, #0
 8002aa8:	680e      	ldr	r6, [r1, #0]
 8002aaa:	bf08      	it	eq
 8002aac:	694b      	ldreq	r3, [r1, #20]
 8002aae:	eba6 0807 	sub.w	r8, r6, r7
 8002ab2:	600f      	str	r7, [r1, #0]
 8002ab4:	608b      	str	r3, [r1, #8]
 8002ab6:	f1b8 0f00 	cmp.w	r8, #0
 8002aba:	dd9c      	ble.n	80029f6 <__sflush_r+0x1a>
 8002abc:	4643      	mov	r3, r8
 8002abe:	463a      	mov	r2, r7
 8002ac0:	6a21      	ldr	r1, [r4, #32]
 8002ac2:	4628      	mov	r0, r5
 8002ac4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002ac6:	47b0      	blx	r6
 8002ac8:	2800      	cmp	r0, #0
 8002aca:	dc06      	bgt.n	8002ada <__sflush_r+0xfe>
 8002acc:	89a3      	ldrh	r3, [r4, #12]
 8002ace:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ad2:	81a3      	strh	r3, [r4, #12]
 8002ad4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ad8:	e78e      	b.n	80029f8 <__sflush_r+0x1c>
 8002ada:	4407      	add	r7, r0
 8002adc:	eba8 0800 	sub.w	r8, r8, r0
 8002ae0:	e7e9      	b.n	8002ab6 <__sflush_r+0xda>
 8002ae2:	bf00      	nop
 8002ae4:	20400001 	.word	0x20400001

08002ae8 <_fflush_r>:
 8002ae8:	b538      	push	{r3, r4, r5, lr}
 8002aea:	690b      	ldr	r3, [r1, #16]
 8002aec:	4605      	mov	r5, r0
 8002aee:	460c      	mov	r4, r1
 8002af0:	b1db      	cbz	r3, 8002b2a <_fflush_r+0x42>
 8002af2:	b118      	cbz	r0, 8002afc <_fflush_r+0x14>
 8002af4:	6983      	ldr	r3, [r0, #24]
 8002af6:	b90b      	cbnz	r3, 8002afc <_fflush_r+0x14>
 8002af8:	f7ff fa90 	bl	800201c <__sinit>
 8002afc:	4b0c      	ldr	r3, [pc, #48]	; (8002b30 <_fflush_r+0x48>)
 8002afe:	429c      	cmp	r4, r3
 8002b00:	d109      	bne.n	8002b16 <_fflush_r+0x2e>
 8002b02:	686c      	ldr	r4, [r5, #4]
 8002b04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b08:	b17b      	cbz	r3, 8002b2a <_fflush_r+0x42>
 8002b0a:	4621      	mov	r1, r4
 8002b0c:	4628      	mov	r0, r5
 8002b0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002b12:	f7ff bf63 	b.w	80029dc <__sflush_r>
 8002b16:	4b07      	ldr	r3, [pc, #28]	; (8002b34 <_fflush_r+0x4c>)
 8002b18:	429c      	cmp	r4, r3
 8002b1a:	d101      	bne.n	8002b20 <_fflush_r+0x38>
 8002b1c:	68ac      	ldr	r4, [r5, #8]
 8002b1e:	e7f1      	b.n	8002b04 <_fflush_r+0x1c>
 8002b20:	4b05      	ldr	r3, [pc, #20]	; (8002b38 <_fflush_r+0x50>)
 8002b22:	429c      	cmp	r4, r3
 8002b24:	bf08      	it	eq
 8002b26:	68ec      	ldreq	r4, [r5, #12]
 8002b28:	e7ec      	b.n	8002b04 <_fflush_r+0x1c>
 8002b2a:	2000      	movs	r0, #0
 8002b2c:	bd38      	pop	{r3, r4, r5, pc}
 8002b2e:	bf00      	nop
 8002b30:	08002dfc 	.word	0x08002dfc
 8002b34:	08002e1c 	.word	0x08002e1c
 8002b38:	08002ddc 	.word	0x08002ddc

08002b3c <_lseek_r>:
 8002b3c:	b538      	push	{r3, r4, r5, lr}
 8002b3e:	4605      	mov	r5, r0
 8002b40:	4608      	mov	r0, r1
 8002b42:	4611      	mov	r1, r2
 8002b44:	2200      	movs	r2, #0
 8002b46:	4c05      	ldr	r4, [pc, #20]	; (8002b5c <_lseek_r+0x20>)
 8002b48:	6022      	str	r2, [r4, #0]
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	f7fd fce5 	bl	800051a <_lseek>
 8002b50:	1c43      	adds	r3, r0, #1
 8002b52:	d102      	bne.n	8002b5a <_lseek_r+0x1e>
 8002b54:	6823      	ldr	r3, [r4, #0]
 8002b56:	b103      	cbz	r3, 8002b5a <_lseek_r+0x1e>
 8002b58:	602b      	str	r3, [r5, #0]
 8002b5a:	bd38      	pop	{r3, r4, r5, pc}
 8002b5c:	2000013c 	.word	0x2000013c

08002b60 <__swhatbuf_r>:
 8002b60:	b570      	push	{r4, r5, r6, lr}
 8002b62:	460e      	mov	r6, r1
 8002b64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b68:	b096      	sub	sp, #88	; 0x58
 8002b6a:	2900      	cmp	r1, #0
 8002b6c:	4614      	mov	r4, r2
 8002b6e:	461d      	mov	r5, r3
 8002b70:	da07      	bge.n	8002b82 <__swhatbuf_r+0x22>
 8002b72:	2300      	movs	r3, #0
 8002b74:	602b      	str	r3, [r5, #0]
 8002b76:	89b3      	ldrh	r3, [r6, #12]
 8002b78:	061a      	lsls	r2, r3, #24
 8002b7a:	d410      	bmi.n	8002b9e <__swhatbuf_r+0x3e>
 8002b7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b80:	e00e      	b.n	8002ba0 <__swhatbuf_r+0x40>
 8002b82:	466a      	mov	r2, sp
 8002b84:	f000 f8be 	bl	8002d04 <_fstat_r>
 8002b88:	2800      	cmp	r0, #0
 8002b8a:	dbf2      	blt.n	8002b72 <__swhatbuf_r+0x12>
 8002b8c:	9a01      	ldr	r2, [sp, #4]
 8002b8e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002b92:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002b96:	425a      	negs	r2, r3
 8002b98:	415a      	adcs	r2, r3
 8002b9a:	602a      	str	r2, [r5, #0]
 8002b9c:	e7ee      	b.n	8002b7c <__swhatbuf_r+0x1c>
 8002b9e:	2340      	movs	r3, #64	; 0x40
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	6023      	str	r3, [r4, #0]
 8002ba4:	b016      	add	sp, #88	; 0x58
 8002ba6:	bd70      	pop	{r4, r5, r6, pc}

08002ba8 <__smakebuf_r>:
 8002ba8:	898b      	ldrh	r3, [r1, #12]
 8002baa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002bac:	079d      	lsls	r5, r3, #30
 8002bae:	4606      	mov	r6, r0
 8002bb0:	460c      	mov	r4, r1
 8002bb2:	d507      	bpl.n	8002bc4 <__smakebuf_r+0x1c>
 8002bb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002bb8:	6023      	str	r3, [r4, #0]
 8002bba:	6123      	str	r3, [r4, #16]
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	6163      	str	r3, [r4, #20]
 8002bc0:	b002      	add	sp, #8
 8002bc2:	bd70      	pop	{r4, r5, r6, pc}
 8002bc4:	ab01      	add	r3, sp, #4
 8002bc6:	466a      	mov	r2, sp
 8002bc8:	f7ff ffca 	bl	8002b60 <__swhatbuf_r>
 8002bcc:	9900      	ldr	r1, [sp, #0]
 8002bce:	4605      	mov	r5, r0
 8002bd0:	4630      	mov	r0, r6
 8002bd2:	f7ff faad 	bl	8002130 <_malloc_r>
 8002bd6:	b948      	cbnz	r0, 8002bec <__smakebuf_r+0x44>
 8002bd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002bdc:	059a      	lsls	r2, r3, #22
 8002bde:	d4ef      	bmi.n	8002bc0 <__smakebuf_r+0x18>
 8002be0:	f023 0303 	bic.w	r3, r3, #3
 8002be4:	f043 0302 	orr.w	r3, r3, #2
 8002be8:	81a3      	strh	r3, [r4, #12]
 8002bea:	e7e3      	b.n	8002bb4 <__smakebuf_r+0xc>
 8002bec:	4b0d      	ldr	r3, [pc, #52]	; (8002c24 <__smakebuf_r+0x7c>)
 8002bee:	62b3      	str	r3, [r6, #40]	; 0x28
 8002bf0:	89a3      	ldrh	r3, [r4, #12]
 8002bf2:	6020      	str	r0, [r4, #0]
 8002bf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bf8:	81a3      	strh	r3, [r4, #12]
 8002bfa:	9b00      	ldr	r3, [sp, #0]
 8002bfc:	6120      	str	r0, [r4, #16]
 8002bfe:	6163      	str	r3, [r4, #20]
 8002c00:	9b01      	ldr	r3, [sp, #4]
 8002c02:	b15b      	cbz	r3, 8002c1c <__smakebuf_r+0x74>
 8002c04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c08:	4630      	mov	r0, r6
 8002c0a:	f000 f88d 	bl	8002d28 <_isatty_r>
 8002c0e:	b128      	cbz	r0, 8002c1c <__smakebuf_r+0x74>
 8002c10:	89a3      	ldrh	r3, [r4, #12]
 8002c12:	f023 0303 	bic.w	r3, r3, #3
 8002c16:	f043 0301 	orr.w	r3, r3, #1
 8002c1a:	81a3      	strh	r3, [r4, #12]
 8002c1c:	89a3      	ldrh	r3, [r4, #12]
 8002c1e:	431d      	orrs	r5, r3
 8002c20:	81a5      	strh	r5, [r4, #12]
 8002c22:	e7cd      	b.n	8002bc0 <__smakebuf_r+0x18>
 8002c24:	08001fe5 	.word	0x08001fe5

08002c28 <memchr>:
 8002c28:	b510      	push	{r4, lr}
 8002c2a:	b2c9      	uxtb	r1, r1
 8002c2c:	4402      	add	r2, r0
 8002c2e:	4290      	cmp	r0, r2
 8002c30:	4603      	mov	r3, r0
 8002c32:	d101      	bne.n	8002c38 <memchr+0x10>
 8002c34:	2300      	movs	r3, #0
 8002c36:	e003      	b.n	8002c40 <memchr+0x18>
 8002c38:	781c      	ldrb	r4, [r3, #0]
 8002c3a:	3001      	adds	r0, #1
 8002c3c:	428c      	cmp	r4, r1
 8002c3e:	d1f6      	bne.n	8002c2e <memchr+0x6>
 8002c40:	4618      	mov	r0, r3
 8002c42:	bd10      	pop	{r4, pc}

08002c44 <__malloc_lock>:
 8002c44:	4770      	bx	lr

08002c46 <__malloc_unlock>:
 8002c46:	4770      	bx	lr

08002c48 <_free_r>:
 8002c48:	b538      	push	{r3, r4, r5, lr}
 8002c4a:	4605      	mov	r5, r0
 8002c4c:	2900      	cmp	r1, #0
 8002c4e:	d043      	beq.n	8002cd8 <_free_r+0x90>
 8002c50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c54:	1f0c      	subs	r4, r1, #4
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	bfb8      	it	lt
 8002c5a:	18e4      	addlt	r4, r4, r3
 8002c5c:	f7ff fff2 	bl	8002c44 <__malloc_lock>
 8002c60:	4a1e      	ldr	r2, [pc, #120]	; (8002cdc <_free_r+0x94>)
 8002c62:	6813      	ldr	r3, [r2, #0]
 8002c64:	4610      	mov	r0, r2
 8002c66:	b933      	cbnz	r3, 8002c76 <_free_r+0x2e>
 8002c68:	6063      	str	r3, [r4, #4]
 8002c6a:	6014      	str	r4, [r2, #0]
 8002c6c:	4628      	mov	r0, r5
 8002c6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c72:	f7ff bfe8 	b.w	8002c46 <__malloc_unlock>
 8002c76:	42a3      	cmp	r3, r4
 8002c78:	d90b      	bls.n	8002c92 <_free_r+0x4a>
 8002c7a:	6821      	ldr	r1, [r4, #0]
 8002c7c:	1862      	adds	r2, r4, r1
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	bf01      	itttt	eq
 8002c82:	681a      	ldreq	r2, [r3, #0]
 8002c84:	685b      	ldreq	r3, [r3, #4]
 8002c86:	1852      	addeq	r2, r2, r1
 8002c88:	6022      	streq	r2, [r4, #0]
 8002c8a:	6063      	str	r3, [r4, #4]
 8002c8c:	6004      	str	r4, [r0, #0]
 8002c8e:	e7ed      	b.n	8002c6c <_free_r+0x24>
 8002c90:	4613      	mov	r3, r2
 8002c92:	685a      	ldr	r2, [r3, #4]
 8002c94:	b10a      	cbz	r2, 8002c9a <_free_r+0x52>
 8002c96:	42a2      	cmp	r2, r4
 8002c98:	d9fa      	bls.n	8002c90 <_free_r+0x48>
 8002c9a:	6819      	ldr	r1, [r3, #0]
 8002c9c:	1858      	adds	r0, r3, r1
 8002c9e:	42a0      	cmp	r0, r4
 8002ca0:	d10b      	bne.n	8002cba <_free_r+0x72>
 8002ca2:	6820      	ldr	r0, [r4, #0]
 8002ca4:	4401      	add	r1, r0
 8002ca6:	1858      	adds	r0, r3, r1
 8002ca8:	4282      	cmp	r2, r0
 8002caa:	6019      	str	r1, [r3, #0]
 8002cac:	d1de      	bne.n	8002c6c <_free_r+0x24>
 8002cae:	6810      	ldr	r0, [r2, #0]
 8002cb0:	6852      	ldr	r2, [r2, #4]
 8002cb2:	4401      	add	r1, r0
 8002cb4:	6019      	str	r1, [r3, #0]
 8002cb6:	605a      	str	r2, [r3, #4]
 8002cb8:	e7d8      	b.n	8002c6c <_free_r+0x24>
 8002cba:	d902      	bls.n	8002cc2 <_free_r+0x7a>
 8002cbc:	230c      	movs	r3, #12
 8002cbe:	602b      	str	r3, [r5, #0]
 8002cc0:	e7d4      	b.n	8002c6c <_free_r+0x24>
 8002cc2:	6820      	ldr	r0, [r4, #0]
 8002cc4:	1821      	adds	r1, r4, r0
 8002cc6:	428a      	cmp	r2, r1
 8002cc8:	bf01      	itttt	eq
 8002cca:	6811      	ldreq	r1, [r2, #0]
 8002ccc:	6852      	ldreq	r2, [r2, #4]
 8002cce:	1809      	addeq	r1, r1, r0
 8002cd0:	6021      	streq	r1, [r4, #0]
 8002cd2:	6062      	str	r2, [r4, #4]
 8002cd4:	605c      	str	r4, [r3, #4]
 8002cd6:	e7c9      	b.n	8002c6c <_free_r+0x24>
 8002cd8:	bd38      	pop	{r3, r4, r5, pc}
 8002cda:	bf00      	nop
 8002cdc:	20000090 	.word	0x20000090

08002ce0 <_read_r>:
 8002ce0:	b538      	push	{r3, r4, r5, lr}
 8002ce2:	4605      	mov	r5, r0
 8002ce4:	4608      	mov	r0, r1
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	2200      	movs	r2, #0
 8002cea:	4c05      	ldr	r4, [pc, #20]	; (8002d00 <_read_r+0x20>)
 8002cec:	6022      	str	r2, [r4, #0]
 8002cee:	461a      	mov	r2, r3
 8002cf0:	f7fd fbb6 	bl	8000460 <_read>
 8002cf4:	1c43      	adds	r3, r0, #1
 8002cf6:	d102      	bne.n	8002cfe <_read_r+0x1e>
 8002cf8:	6823      	ldr	r3, [r4, #0]
 8002cfa:	b103      	cbz	r3, 8002cfe <_read_r+0x1e>
 8002cfc:	602b      	str	r3, [r5, #0]
 8002cfe:	bd38      	pop	{r3, r4, r5, pc}
 8002d00:	2000013c 	.word	0x2000013c

08002d04 <_fstat_r>:
 8002d04:	b538      	push	{r3, r4, r5, lr}
 8002d06:	2300      	movs	r3, #0
 8002d08:	4c06      	ldr	r4, [pc, #24]	; (8002d24 <_fstat_r+0x20>)
 8002d0a:	4605      	mov	r5, r0
 8002d0c:	4608      	mov	r0, r1
 8002d0e:	4611      	mov	r1, r2
 8002d10:	6023      	str	r3, [r4, #0]
 8002d12:	f7fd fbe9 	bl	80004e8 <_fstat>
 8002d16:	1c43      	adds	r3, r0, #1
 8002d18:	d102      	bne.n	8002d20 <_fstat_r+0x1c>
 8002d1a:	6823      	ldr	r3, [r4, #0]
 8002d1c:	b103      	cbz	r3, 8002d20 <_fstat_r+0x1c>
 8002d1e:	602b      	str	r3, [r5, #0]
 8002d20:	bd38      	pop	{r3, r4, r5, pc}
 8002d22:	bf00      	nop
 8002d24:	2000013c 	.word	0x2000013c

08002d28 <_isatty_r>:
 8002d28:	b538      	push	{r3, r4, r5, lr}
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	4c05      	ldr	r4, [pc, #20]	; (8002d44 <_isatty_r+0x1c>)
 8002d2e:	4605      	mov	r5, r0
 8002d30:	4608      	mov	r0, r1
 8002d32:	6023      	str	r3, [r4, #0]
 8002d34:	f7fd fbe7 	bl	8000506 <_isatty>
 8002d38:	1c43      	adds	r3, r0, #1
 8002d3a:	d102      	bne.n	8002d42 <_isatty_r+0x1a>
 8002d3c:	6823      	ldr	r3, [r4, #0]
 8002d3e:	b103      	cbz	r3, 8002d42 <_isatty_r+0x1a>
 8002d40:	602b      	str	r3, [r5, #0]
 8002d42:	bd38      	pop	{r3, r4, r5, pc}
 8002d44:	2000013c 	.word	0x2000013c

08002d48 <_init>:
 8002d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d4a:	bf00      	nop
 8002d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d4e:	bc08      	pop	{r3}
 8002d50:	469e      	mov	lr, r3
 8002d52:	4770      	bx	lr

08002d54 <_fini>:
 8002d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d56:	bf00      	nop
 8002d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d5a:	bc08      	pop	{r3}
 8002d5c:	469e      	mov	lr, r3
 8002d5e:	4770      	bx	lr
