TimeQuest Timing Analyzer report for SegDisplay_De10Lite
Fri Feb 03 18:44:20 2023
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Metastability Summary
 13. Slow 1200mV 0C Model Fmax Summary
 14. Slow 1200mV 0C Model Setup Summary
 15. Slow 1200mV 0C Model Hold Summary
 16. Slow 1200mV 0C Model Recovery Summary
 17. Slow 1200mV 0C Model Removal Summary
 18. Slow 1200mV 0C Model Minimum Pulse Width Summary
 19. Slow 1200mV 0C Model Metastability Summary
 20. Fast 1200mV 0C Model Setup Summary
 21. Fast 1200mV 0C Model Hold Summary
 22. Fast 1200mV 0C Model Recovery Summary
 23. Fast 1200mV 0C Model Removal Summary
 24. Fast 1200mV 0C Model Minimum Pulse Width Summary
 25. Fast 1200mV 0C Model Metastability Summary
 26. Multicorner Timing Analysis Summary
 27. Board Trace Model Assignments
 28. Input Transition Times
 29. Signal Integrity Metrics (Slow 1200mv 0c Model)
 30. Signal Integrity Metrics (Slow 1200mv 85c Model)
 31. Signal Integrity Metrics (Fast 1200mv 0c Model)
 32. Clock Transfers
 33. Report TCCS
 34. Report RSKM
 35. Unconstrained Paths Summary
 36. Unconstrained Input Ports
 37. Unconstrained Output Ports
 38. Unconstrained Input Ports
 39. Unconstrained Output Ports
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; SegDisplay_De10Lite                                 ;
; Device Family         ; MAX 10                                              ;
; Device Name           ; 10M50DAF484C7G                                      ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; SegDisplay_De10Lite.sdc ; OK     ; Fri Feb 03 18:44:17 2023 ;
+-------------------------+--------+--------------------------+


----------
; Clocks ;
----------
No clocks to report.


--------------------------------------
; Slow 1200mV 85C Model Fmax Summary ;
--------------------------------------
No paths to report.


---------------------------------------
; Slow 1200mV 85C Model Setup Summary ;
---------------------------------------
No paths to report.


--------------------------------------
; Slow 1200mV 85C Model Hold Summary ;
--------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


-----------------------------------------------------
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
-----------------------------------------------------
No paths to report.


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


-------------------------------------
; Slow 1200mV 0C Model Fmax Summary ;
-------------------------------------
No paths to report.


--------------------------------------
; Slow 1200mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Slow 1200mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


----------------------------------------------------
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
----------------------------------------------------
No paths to report.


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


--------------------------------------
; Fast 1200mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Fast 1200mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


----------------------------------------------------
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
----------------------------------------------------
No paths to report.


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                        ;
+------------------+-------+------+----------+---------+---------------------+
; Clock            ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+------+----------+---------+---------------------+
; Worst-case Slack ; N/A   ; N/A  ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS  ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; 0.0                 ;
+------------------+-------+------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; outputBCD0[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD0[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD0[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD0[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD0[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD0[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD0[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD0[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD1[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD1[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD1[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD1[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD1[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD1[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD1[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD1[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD2[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD2[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD2[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD2[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD2[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD2[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD2[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD2[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD3[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD3[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD3[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD3[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD3[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD3[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD3[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD3[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD4[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD4[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD4[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD4[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD4[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD4[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD4[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD4[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD5[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD5[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD5[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD5[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD5[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD5[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD5[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputBCD5[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_TDO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------+
; Input Transition Times                                                          ;
+---------------------+-----------------------+-----------------+-----------------+
; Pin                 ; I/O Standard          ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+-----------------------+-----------------+-----------------+
; inputVal[1]         ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; inputVal[2]         ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; inputVal[9]         ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; inputVal[8]         ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; inputVal[7]         ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; inputVal[6]         ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; inputVal[5]         ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; inputVal[4]         ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; inputVal[3]         ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; inputVal[0]         ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_TMS~        ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TCK~        ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TDI~        ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONFIG_SEL~ ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nCONFIG~    ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nSTATUS~    ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONF_DONE~  ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
+---------------------+-----------------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; outputBCD0[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD0[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD0[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD0[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD0[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD0[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD0[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD0[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD1[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD1[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD1[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD1[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD1[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD1[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD1[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD1[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD2[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD2[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD2[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD2[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD2[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD2[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD2[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD2[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD3[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD3[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD3[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD3[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD3[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD3[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD3[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD3[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD4[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD4[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD4[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD4[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD4[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD4[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD4[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD4[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD5[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD5[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD5[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD5[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD5[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD5[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD5[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.128 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.128 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; outputBCD5[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-08 V                   ; 3.2 V               ; -0.127 V            ; 0.219 V                              ; 0.346 V                              ; 4.45e-10 s                  ; 4.51e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.73e-08 V                  ; 3.2 V              ; -0.127 V           ; 0.219 V                             ; 0.346 V                             ; 4.45e-10 s                 ; 4.51e-10 s                 ; No                        ; No                        ;
; ~ALTERA_TDO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-08 V                   ; 2.39 V              ; -0.0409 V           ; 0.21 V                               ; 0.121 V                              ; 4.7e-10 s                   ; 5.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-08 V                  ; 2.39 V             ; -0.0409 V          ; 0.21 V                              ; 0.121 V                             ; 4.7e-10 s                  ; 5.93e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; outputBCD0[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD0[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD0[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD0[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD0[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD0[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD0[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD0[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD1[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD1[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD1[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD1[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD1[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD1[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD1[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD1[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD2[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD2[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD2[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD2[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD2[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD2[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD2[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD2[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD3[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD3[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD3[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD3[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD3[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD3[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD3[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD3[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD4[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD4[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD4[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD4[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD4[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD4[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD4[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD4[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD5[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD5[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD5[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD5[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD5[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD5[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD5[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0694 V           ; 0.259 V                              ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0694 V          ; 0.259 V                             ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; outputBCD5[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.41e-06 V                   ; 3.16 V              ; -0.0688 V           ; 0.26 V                               ; 0.209 V                              ; 4.69e-10 s                  ; 6.21e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.41e-06 V                  ; 3.16 V             ; -0.0688 V          ; 0.26 V                              ; 0.209 V                             ; 4.69e-10 s                 ; 6.21e-10 s                 ; No                        ; No                        ;
; ~ALTERA_TDO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.97e-06 V                   ; 2.36 V              ; -0.0173 V           ; 0.144 V                              ; 0.094 V                              ; 6.44e-10 s                  ; 7.2e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.97e-06 V                  ; 2.36 V             ; -0.0173 V          ; 0.144 V                             ; 0.094 V                             ; 6.44e-10 s                 ; 7.2e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; outputBCD0[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD0[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD0[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD0[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD0[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD0[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD0[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD0[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD1[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD1[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD1[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD1[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD1[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD1[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD1[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD1[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD2[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD2[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD2[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD2[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD2[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD2[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD2[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD2[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD3[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD3[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD3[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD3[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD3[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD3[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD3[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD3[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD4[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD4[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD4[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD4[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD4[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD4[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD4[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD4[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD5[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD5[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD5[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD5[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD5[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD5[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD5[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.65 V              ; -0.0209 V           ; 0.391 V                              ; 0.09 V                               ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.65 V             ; -0.0209 V          ; 0.391 V                             ; 0.09 V                              ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; outputBCD5[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_TDO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.68e-07 V                   ; 2.73 V              ; -0.0395 V           ; 0.361 V                              ; 0.109 V                              ; 3.1e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.68e-07 V                  ; 2.73 V             ; -0.0395 V          ; 0.361 V                             ; 0.109 V                             ; 3.1e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 234   ; 234  ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 234   ; 234  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; inputVal[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[8] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[9] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; outputBCD0[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD3[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD3[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD3[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD3[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; inputVal[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[8] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inputVal[9] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; outputBCD0[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD0[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD1[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD2[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD3[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD3[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD3[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outputBCD3[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Feb 03 18:44:16 2023
Info: Command: quartus_sta SegDisplay_De10Lite -c SegDisplay_De10Lite
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SegDisplay_De10Lite.sdc'
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(42): input_clk could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 42
Warning (332049): Ignored create_clock at SegDisplay_De10Lite.sdc(42): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 42
    Info (332050): create_clock -name {input_clk} -period 1.000 -waveform { 0.000 0.500 } [get_ports {input_clk}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 42
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(61): input_clk could not be matched with a clock File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at SegDisplay_De10Lite.sdc(61): Argument -rise_from with value [get_clocks {input_clk}] contains zero elements File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 61
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {input_clk}] -rise_to [get_clocks {input_clk}]  0.020   File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at SegDisplay_De10Lite.sdc(61): Argument -rise_to with value [get_clocks {input_clk}] contains zero elements File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at SegDisplay_De10Lite.sdc(62): Argument -rise_from with value [get_clocks {input_clk}] contains zero elements File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 62
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {input_clk}] -fall_to [get_clocks {input_clk}]  0.020   File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 62
Warning (332049): Ignored set_clock_uncertainty at SegDisplay_De10Lite.sdc(62): Argument -fall_to with value [get_clocks {input_clk}] contains zero elements File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 62
Warning (332049): Ignored set_clock_uncertainty at SegDisplay_De10Lite.sdc(63): Argument -fall_from with value [get_clocks {input_clk}] contains zero elements File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 63
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {input_clk}] -rise_to [get_clocks {input_clk}]  0.020   File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 63
Warning (332049): Ignored set_clock_uncertainty at SegDisplay_De10Lite.sdc(63): Argument -rise_to with value [get_clocks {input_clk}] contains zero elements File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 63
Warning (332049): Ignored set_clock_uncertainty at SegDisplay_De10Lite.sdc(64): Argument -fall_from with value [get_clocks {input_clk}] contains zero elements File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 64
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {input_clk}] -fall_to [get_clocks {input_clk}]  0.020   File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at SegDisplay_De10Lite.sdc(64): Argument -fall_to with value [get_clocks {input_clk}] contains zero elements File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 64
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(71): input_nr[0] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 71
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(71): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 71
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {input_clk}]  3.000 [get_ports {input_nr[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 71
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(71): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 71
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(72): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 72
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {input_clk}]  2.000 [get_ports {input_nr[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 72
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(72): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 72
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(73): input_nr[1] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 73
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(73): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 73
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {input_clk}]  3.000 [get_ports {input_nr[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 73
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(73): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 73
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(74): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 74
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {input_clk}]  2.000 [get_ports {input_nr[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 74
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(74): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 74
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(75): input_nr[2] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 75
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(75): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 75
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {input_clk}]  3.000 [get_ports {input_nr[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 75
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(75): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 75
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(76): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 76
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {input_clk}]  2.000 [get_ports {input_nr[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 76
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(76): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 76
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(77): input_nr[3] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 77
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(77): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 77
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {input_clk}]  3.000 [get_ports {input_nr[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 77
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(77): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 77
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(78): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 78
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {input_clk}]  2.000 [get_ports {input_nr[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 78
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(78): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 78
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(79): input_nr[4] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 79
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(79): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 79
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {input_clk}]  3.000 [get_ports {input_nr[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 79
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(79): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 79
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(80): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 80
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {input_clk}]  2.000 [get_ports {input_nr[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 80
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(80): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 80
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(81): input_nr[5] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 81
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(81): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 81
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {input_clk}]  3.000 [get_ports {input_nr[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 81
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(81): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 81
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(82): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 82
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {input_clk}]  2.000 [get_ports {input_nr[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 82
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(82): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 82
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(83): input_nr[6] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 83
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(83): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 83
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {input_clk}]  3.000 [get_ports {input_nr[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 83
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(83): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 83
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(84): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 84
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {input_clk}]  2.000 [get_ports {input_nr[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 84
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(84): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 84
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(85): input_nr[7] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 85
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(85): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 85
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {input_clk}]  3.000 [get_ports {input_nr[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 85
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(85): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 85
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(86): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 86
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {input_clk}]  2.000 [get_ports {input_nr[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 86
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(86): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 86
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(87): input_nr[8] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 87
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(87): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 87
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {input_clk}]  3.000 [get_ports {input_nr[8]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 87
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(87): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 87
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(88): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 88
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {input_clk}]  2.000 [get_ports {input_nr[8]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 88
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(88): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 88
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(89): input_nr[9] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 89
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(89): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 89
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {input_clk}]  3.000 [get_ports {input_nr[9]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 89
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(89): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 89
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(90): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 90
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {input_clk}]  2.000 [get_ports {input_nr[9]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 90
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(90): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 90
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(91): input_rst could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 91
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(91): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 91
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {input_clk}]  3.000 [get_ports {input_rst}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 91
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(91): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 91
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(92): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 92
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {input_clk}]  2.000 [get_ports {input_rst}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 92
Warning (332049): Ignored set_input_delay at SegDisplay_De10Lite.sdc(92): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 92
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(99): out_bcd0[0] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 99
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(99): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 99
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd0[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 99
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(99): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 99
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(100): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 100
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd0[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 100
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(100): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 100
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(101): out_bcd0[1] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 101
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(101): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 101
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd0[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 101
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(101): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 101
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(102): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 102
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd0[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 102
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(102): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 102
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(103): out_bcd0[2] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 103
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(103): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 103
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd0[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 103
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(103): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 103
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(104): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 104
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd0[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 104
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(104): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 104
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(105): out_bcd0[3] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 105
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(105): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 105
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd0[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 105
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(105): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 105
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(106): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 106
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd0[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 106
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(106): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 106
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(107): out_bcd0[4] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 107
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(107): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 107
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd0[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 107
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(107): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 107
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(108): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 108
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd0[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 108
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(108): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 108
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(109): out_bcd0[5] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 109
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(109): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 109
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd0[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 109
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(109): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 109
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(110): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 110
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd0[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 110
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(110): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 110
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(111): out_bcd0[6] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 111
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(111): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 111
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd0[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 111
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(111): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 111
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(112): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 112
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd0[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 112
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(112): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 112
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(113): out_bcd0[7] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 113
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(113): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 113
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd0[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 113
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(113): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 113
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(114): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 114
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd0[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 114
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(114): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 114
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(115): out_bcd1[0] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 115
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(115): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 115
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd1[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 115
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(115): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 115
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(116): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 116
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd1[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 116
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(116): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 116
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(117): out_bcd1[1] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 117
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(117): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 117
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd1[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 117
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(117): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 117
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(118): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 118
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd1[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 118
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(118): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 118
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(119): out_bcd1[2] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 119
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(119): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 119
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd1[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 119
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(119): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 119
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(120): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 120
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd1[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 120
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(120): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 120
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(121): out_bcd1[3] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 121
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(121): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 121
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd1[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 121
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(121): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 121
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(122): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 122
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd1[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 122
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(122): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 122
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(123): out_bcd1[4] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 123
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(123): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 123
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd1[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 123
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(123): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 123
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(124): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 124
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd1[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 124
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(124): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 124
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(125): out_bcd1[5] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 125
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(125): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 125
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd1[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 125
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(125): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 125
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(126): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 126
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd1[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 126
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(126): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 126
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(127): out_bcd1[6] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 127
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(127): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 127
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd1[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 127
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(127): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 127
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(128): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 128
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd1[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 128
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(128): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 128
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(129): out_bcd1[7] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 129
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(129): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 129
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd1[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 129
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(129): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 129
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(130): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 130
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd1[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 130
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(130): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 130
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(131): out_bcd2[0] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 131
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(131): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 131
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd2[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 131
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(131): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 131
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(132): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 132
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd2[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 132
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(132): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 132
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(133): out_bcd2[1] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 133
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(133): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 133
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd2[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 133
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(133): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 133
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(134): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 134
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd2[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 134
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(134): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 134
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(135): out_bcd2[2] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 135
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(135): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 135
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd2[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 135
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(135): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 135
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(136): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 136
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd2[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 136
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(136): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 136
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(137): out_bcd2[3] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 137
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(137): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 137
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd2[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 137
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(137): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 137
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(138): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 138
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd2[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 138
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(138): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 138
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(139): out_bcd2[4] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 139
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(139): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 139
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd2[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 139
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(139): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 139
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(140): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 140
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd2[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 140
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(140): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 140
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(141): out_bcd2[5] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 141
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(141): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 141
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd2[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 141
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(141): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 141
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(142): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 142
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd2[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 142
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(142): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 142
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(143): out_bcd2[6] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 143
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(143): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 143
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd2[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 143
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(143): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 143
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(144): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 144
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd2[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 144
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(144): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 144
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(145): out_bcd2[7] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 145
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(145): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 145
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd2[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 145
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(145): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 145
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(146): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 146
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd2[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 146
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(146): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 146
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(147): out_bcd3[0] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 147
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(147): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 147
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd3[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 147
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(147): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 147
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(148): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 148
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd3[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 148
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(148): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 148
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(149): out_bcd3[1] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 149
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(149): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 149
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd3[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 149
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(149): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 149
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(150): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 150
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd3[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 150
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(150): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 150
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(151): out_bcd3[2] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 151
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(151): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 151
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd3[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 151
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(151): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 151
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(152): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 152
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd3[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 152
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(152): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 152
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(153): out_bcd3[3] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 153
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(153): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 153
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd3[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 153
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(153): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 153
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(154): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 154
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd3[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 154
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(154): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 154
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(155): out_bcd3[4] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 155
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(155): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 155
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd3[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 155
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(155): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 155
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(156): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 156
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd3[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 156
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(156): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 156
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(157): out_bcd3[5] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 157
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(157): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 157
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd3[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 157
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(157): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 157
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(158): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 158
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd3[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 158
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(158): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 158
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(159): out_bcd3[6] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 159
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(159): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 159
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd3[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 159
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(159): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 159
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(160): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 160
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd3[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 160
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(160): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 160
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(161): out_bcd3[7] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 161
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(161): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 161
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd3[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 161
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(161): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 161
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(162): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 162
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd3[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 162
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(162): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 162
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(163): out_bcd4[0] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 163
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(163): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 163
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd4[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 163
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(163): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 163
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(164): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 164
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd4[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 164
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(164): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 164
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(165): out_bcd4[1] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 165
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(165): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 165
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd4[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 165
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(165): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 165
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(166): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 166
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd4[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 166
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(166): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 166
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(167): out_bcd4[2] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 167
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(167): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 167
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd4[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 167
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(167): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 167
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(168): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 168
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd4[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 168
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(168): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 168
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(169): out_bcd4[3] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 169
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(169): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 169
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd4[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 169
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(169): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 169
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(170): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 170
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd4[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 170
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(170): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 170
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(171): out_bcd4[4] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 171
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(171): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 171
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd4[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 171
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(171): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 171
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(172): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 172
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd4[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 172
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(172): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 172
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(173): out_bcd4[5] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 173
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(173): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 173
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd4[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 173
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(173): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 173
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(174): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 174
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd4[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 174
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(174): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 174
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(175): out_bcd4[6] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 175
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(175): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 175
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd4[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 175
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(175): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 175
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(176): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 176
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd4[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 176
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(176): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 176
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(177): out_bcd4[7] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 177
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(177): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 177
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd4[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 177
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(177): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 177
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(178): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 178
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd4[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 178
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(178): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 178
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(179): out_bcd5[0] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 179
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(179): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 179
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd5[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 179
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(179): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 179
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(180): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 180
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd5[0]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 180
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(180): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 180
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(181): out_bcd5[1] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 181
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(181): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 181
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd5[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 181
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(181): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 181
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(182): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 182
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd5[1]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 182
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(182): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 182
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(183): out_bcd5[2] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 183
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(183): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 183
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd5[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 183
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(183): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 183
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(184): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 184
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd5[2]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 184
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(184): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 184
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(185): out_bcd5[3] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 185
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(185): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 185
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd5[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 185
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(185): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 185
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(186): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 186
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd5[3]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 186
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(186): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 186
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(187): out_bcd5[4] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 187
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(187): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 187
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd5[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 187
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(187): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 187
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(188): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 188
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd5[4]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 188
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(188): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 188
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(189): out_bcd5[5] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 189
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(189): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 189
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd5[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 189
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(189): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 189
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(190): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 190
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd5[5]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 190
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(190): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 190
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(191): out_bcd5[6] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 191
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(191): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 191
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd5[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 191
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(191): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 191
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(192): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 192
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd5[6]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 192
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(192): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 192
Warning (332174): Ignored filter at SegDisplay_De10Lite.sdc(193): out_bcd5[7] could not be matched with a port File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 193
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(193): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 193
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {input_clk}]  2.000 [get_ports {out_bcd5[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 193
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(193): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 193
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(194): Argument <targets> is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 194
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {input_clk}]  1.000 [get_ports {out_bcd5[7]}] File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 194
Warning (332049): Ignored set_output_delay at SegDisplay_De10Lite.sdc(194): Argument -clock is an empty collection File: C:/AlteraPrj/SegDisplay_De10Lite/SegDisplay_De10Lite.sdc Line: 194
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332159): No clocks to report
Info: Analyzing Slow 1200mV 85C Model
Info (332140): No fmax paths to report
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Fast 1200mV 0C Model
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 310 warnings
    Info: Peak virtual memory: 4790 megabytes
    Info: Processing ended: Fri Feb 03 18:44:20 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


