// Seed: 1431298352
module module_0 (
    output supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    output supply0 id_3,
    output tri id_4,
    input wand id_5
);
  assign id_2 = id_5 ? id_1 & id_1 : 1 - 1;
  wire id_7;
  assign id_4 = 1;
  wire id_8;
  parameter id_9 = ~1;
  wire id_10;
endmodule
module module_1 #(
    parameter id_19 = 32'd51
) (
    output tri id_0,
    input tri1 id_1,
    output tri0 id_2,
    inout wor id_3,
    input wand id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    input uwire id_9,
    output wor id_10,
    output wire id_11,
    inout supply1 id_12,
    input tri1 id_13,
    input uwire id_14,
    output tri1 id_15,
    output wire id_16,
    input wire id_17,
    input wand id_18,
    input wand _id_19
    , id_21
);
  wire [id_19 : 1 'b0] id_22;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_2,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
