{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1626470463599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1626470463599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 14:21:01 2021 " "Processing started: Fri Jul 16 14:21:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1626470463599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1626470463599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bestAlgorithm -c bestAlgorithm " "Command: quartus_map --read_settings_files=on --write_settings_files=off bestAlgorithm -c bestAlgorithm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1626470463599 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1626470464142 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "CORE_GENERATION_INFO ../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v(10) " "Unrecognized synthesis attribute \"CORE_GENERATION_INFO\" at ../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v(10)" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 10 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626470464181 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "insertionSort.v(170) " "Verilog HDL warning at insertionSort.v(170): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 170 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1626470464181 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "insertionSort.v(180) " "Verilog HDL warning at insertionSort.v(180): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 180 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1626470464182 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "insertionSort.v(323) " "Verilog HDL warning at insertionSort.v(323): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 323 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1626470464182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_article/vivadoprojects/insertionsort/solution1/syn/verilog/insertionsort.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_article/vivadoprojects/insertionsort/solution1/syn/verilog/insertionsort.v" { { "Info" "ISGN_ENTITY_NAME" "1 insertionSort " "Found entity 1: insertionSort" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626470464183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626470464183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "insertionSort " "Elaborating entity \"insertionSort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1626470464214 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "fsm_encoding none ../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v(81) " "Invalid value \"none\" for synthesis attribute \"fsm_encoding\" at ../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v(81)" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 81 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Quartus II" 0 -1 1626470464229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 2 insertionSort.v(151) " "Verilog HDL assignment warning at insertionSort.v(151): truncated value with size 64 to match size of target (2)" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626470464231 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 2 insertionSort.v(152) " "Verilog HDL assignment warning at insertionSort.v(152): truncated value with size 64 to match size of target (2)" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626470464231 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 2 insertionSort.v(166) " "Verilog HDL assignment warning at insertionSort.v(166): truncated value with size 64 to match size of target (2)" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626470464231 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 2 insertionSort.v(168) " "Verilog HDL assignment warning at insertionSort.v(168): truncated value with size 64 to match size of target (2)" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626470464231 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 insertionSort.v(170) " "Verilog HDL assignment warning at insertionSort.v(170): truncated value with size 32 to match size of target (2)" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626470464232 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 2 insertionSort.v(178) " "Verilog HDL assignment warning at insertionSort.v(178): truncated value with size 64 to match size of target (2)" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626470464232 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 insertionSort.v(180) " "Verilog HDL assignment warning at insertionSort.v(180): truncated value with size 32 to match size of target (2)" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626470464232 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 insertionSort.v(323) " "Verilog HDL assignment warning at insertionSort.v(323): truncated value with size 32 to match size of target (6)" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626470464233 "|insertionSort"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "insertionSort.v(289) " "Verilog HDL Case Statement information at insertionSort.v(289): all case item expressions in this case statement are onehot" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 289 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1626470464235 "|insertionSort"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1626470465095 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/git_article/RTL/output_files/bestAlgorithm.map.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/git_article/RTL/output_files/bestAlgorithm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1626470465416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1626470465542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626470465542 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indexOutputData\[2\] " "No output dependent on input pin \"indexOutputData\[2\]\"" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626470465665 "|insertionSort|indexOutputData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indexOutputData\[3\] " "No output dependent on input pin \"indexOutputData\[3\]\"" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626470465665 "|insertionSort|indexOutputData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indexOutputData\[4\] " "No output dependent on input pin \"indexOutputData\[4\]\"" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626470465665 "|insertionSort|indexOutputData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indexOutputData\[5\] " "No output dependent on input pin \"indexOutputData\[5\]\"" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626470465665 "|insertionSort|indexOutputData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indexOutputData\[6\] " "No output dependent on input pin \"indexOutputData\[6\]\"" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626470465665 "|insertionSort|indexOutputData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indexOutputData\[7\] " "No output dependent on input pin \"indexOutputData\[7\]\"" {  } { { "../vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertionSort/solution1/syn/verilog/insertionSort.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626470465665 "|insertionSort|indexOutputData[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1626470465665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1626470465667 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1626470465667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1626470465667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1626470465667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1626470465684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 14:21:05 2021 " "Processing ended: Fri Jul 16 14:21:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1626470465684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1626470465684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1626470465684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626470465684 ""}
