{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1537285530605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1537285530605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 18 22:45:30 2018 " "Processing started: Tue Sep 18 22:45:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1537285530605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1537285530605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off blck -c blck " "Command: quartus_fit --read_settings_files=off --write_settings_files=off blck -c blck" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1537285530606 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1537285530930 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "blck EP2C70F672C6 " "Selected device EP2C70F672C6 for design \"blck\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1537285531116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1537285531184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1537285531184 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1537285535499 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1537285535891 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1537285545126 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1537285545126 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1537285545126 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 35 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1537285545226 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 36 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1537285545226 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 37 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1537285545226 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1537285545226 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[0\] " "Pin data_out\[0\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_out[0] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 9 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[1\] " "Pin data_out\[1\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_out[1] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 9 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[2\] " "Pin data_out\[2\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_out[2] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 9 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[3\] " "Pin data_out\[3\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_out[3] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 9 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 9 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[4\] " "Pin data_out\[4\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_out[4] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 9 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 8 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[5\] " "Pin data_out\[5\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_out[5] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 9 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 7 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[6\] " "Pin data_out\[6\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_out[6] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 9 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 6 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[7\] " "Pin data_out\[7\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_out[7] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 9 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 5 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[0\] " "Pin data_in\[0\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_in[0] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 3 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ck " "Pin ck not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ck } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 2 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[1\] " "Pin data_in\[1\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_in[1] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 3 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[2\] " "Pin data_in\[2\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_in[2] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 3 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 15 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[3\] " "Pin data_in\[3\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_in[3] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 3 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 16 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[4\] " "Pin data_in\[4\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_in[4] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 3 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[5\] " "Pin data_in\[5\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_in[5] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 3 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[6\] " "Pin data_in\[6\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_in[6] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 3 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[7\] " "Pin data_in\[7\] not assigned to an exact location on the device" {  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { data_in[7] } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 3 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1537285545728 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1537285545728 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "blck.sdc " "Synopsys Design Constraints File file not found: 'blck.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1537285546633 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1537285546635 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1537285546641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ck (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node ck (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1537285546676 ""}  } { { "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/tools/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ck } } } { "blck.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/blck.v" 2 0 0 } } { "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/tools/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1537285546676 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1537285547607 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1537285547608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1537285547609 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1537285547615 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1537285547619 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1537285547620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1537285547687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1537285547689 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1537285547689 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 8 8 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1537285547725 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1537285547725 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1537285547725 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 58 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1537285547760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1537285547760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1537285547760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1537285547760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1537285547760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1537285547760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1537285547760 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1537285547760 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1537285547760 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1537285547760 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1537285547914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1537285569975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1537285570282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1537285570303 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1537285571439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1537285571439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1537285578027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X36_Y39 X47_Y51 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51" {  } { { "loc" "" { Generic "D:/Workspace/GIT/IC-Design/Exs/bai01/cau03/blck/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} 36 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1537285583034 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1537285583034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1537285586437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1537285586453 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1537285586453 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1537285586453 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1537285586579 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[0\] 0 " "Pin \"data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1537285586588 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[1\] 0 " "Pin \"data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1537285586588 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[2\] 0 " "Pin \"data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1537285586588 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[3\] 0 " "Pin \"data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1537285586588 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[4\] 0 " "Pin \"data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1537285586588 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[5\] 0 " "Pin \"data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1537285586588 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[6\] 0 " "Pin \"data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1537285586588 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[7\] 0 " "Pin \"data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1537285586588 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1537285586588 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1537285587821 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1537285587859 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1537285588996 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1537285593900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1537285596368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 18 22:46:36 2018 " "Processing ended: Tue Sep 18 22:46:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1537285596368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1537285596368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1537285596368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1537285596368 ""}
