Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    RACHIT-PC
Date:        Sun May 08 23:10:23 2022
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch And_Gate_LUT_syn.prj
ProductType: synplify_pro





log file: "D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.srr"
Running: And_Gate_LUT_Implmnt in foreground

Running And_Gate_LUT_syn|And_Gate_LUT_Implmnt

Running: compile (Compile) on And_Gate_LUT_syn|And_Gate_LUT_Implmnt
# Sun May 08 23:10:23 2022

Running: compile_flow (Compile Process) on And_Gate_LUT_syn|And_Gate_LUT_Implmnt
# Sun May 08 23:10:23 2022

Running: compiler (Compile Input) on And_Gate_LUT_syn|And_Gate_LUT_Implmnt
# Sun May 08 23:10:23 2022
Copied D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\synwork\And_Gate_LUT_comp.srs to D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.srs

compiler completed
# Sun May 08 23:10:25 2022

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on And_Gate_LUT_syn|And_Gate_LUT_Implmnt
# Sun May 08 23:10:25 2022

multi_srs_gen completed
# Sun May 08 23:10:25 2022

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\synwork\And_Gate_LUT_mult.srs to D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.srs
Complete: Compile Process on And_Gate_LUT_syn|And_Gate_LUT_Implmnt

Running: premap (Pre-mapping) on And_Gate_LUT_syn|And_Gate_LUT_Implmnt
# Sun May 08 23:10:25 2022

premap completed
# Sun May 08 23:10:25 2022

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on And_Gate_LUT_syn|And_Gate_LUT_Implmnt

Running: map (Map) on And_Gate_LUT_syn|And_Gate_LUT_Implmnt
# Sun May 08 23:10:25 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on And_Gate_LUT_syn|And_Gate_LUT_Implmnt
# Sun May 08 23:10:25 2022
Copied D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\synwork\And_Gate_LUT_m.srm to D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.srm

fpga_mapper completed
# Sun May 08 23:10:26 2022

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on And_Gate_LUT_syn|And_Gate_LUT_Implmnt
Complete: Logic Synthesis on And_Gate_LUT_syn|And_Gate_LUT_Implmnt

exit status=0

exit status=0

