// Seed: 1762690730
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1 ^ 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(negedge id_1) $display;
  wire id_4;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  logic [7:0] id_7;
  wire id_8;
  assign id_2[1'h0==1] = 1;
  assign id_7[1] = id_1;
endmodule
module module_2 (
    input wand id_0,
    input wand id_1,
    input uwire id_2,
    input wire id_3,
    input supply0 id_4,
    input wire id_5,
    input uwire id_6,
    output uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input tri id_10,
    output supply0 id_11,
    output wire id_12
);
  logic [7:0] id_14;
  wire id_15;
  assign id_12 = id_1 - 1 && id_14[1] == id_5;
  module_0 modCall_1 (
      id_15,
      id_15
  );
endmodule
