{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "4bafac48",
   "metadata": {},
   "source": [
    "### Chapter 25: Low Power Design Features"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e036387e",
   "metadata": {},
   "source": [
    "#### Introduction to Low Power Design\n",
    "\n",
    "Low power design has become crucial in modern semiconductor design due to:\n",
    "- Battery-powered devices requiring extended operation\n",
    "- Thermal management in high-performance processors\n",
    "- Energy efficiency regulations and environmental concerns\n",
    "- Cost reduction through lower power consumption\n",
    "\n",
    "SystemVerilog provides several features and methodologies to support low power design verification and implementation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "88985c9b",
   "metadata": {},
   "source": [
    "#### Power-Aware Simulation\n",
    "\n",
    "Power-aware simulation enables verification of power management features during functional verification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a14dfcc2",
   "metadata": {},
   "source": [
    "##### Basic Power-Aware Constructs\n",
    "\n",
    "```systemverilog\n",
    "// Power domain declaration\n",
    "module cpu_core (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic power_enable,\n",
    "    // ... other signals\n",
    ");\n",
    "\n",
    "// Power state variables\n",
    "logic power_on;\n",
    "logic retention_mode;\n",
    "\n",
    "// Power state control\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        power_on <= 1'b0;\n",
    "        retention_mode <= 1'b0;\n",
    "    end else begin\n",
    "        power_on <= power_enable;\n",
    "        retention_mode <= !power_enable && retention_signal;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Conditional simulation based on power state\n",
    "always_comb begin\n",
    "    if (!power_on) begin\n",
    "        // Power-off behavior\n",
    "        cpu_outputs = 'x;  // Unknown state\n",
    "    end else if (retention_mode) begin\n",
    "        // Retention mode - maintain critical state\n",
    "        cpu_outputs = retained_values;\n",
    "    end else begin\n",
    "        // Normal operation\n",
    "        cpu_outputs = normal_operation_outputs;\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "659b615f",
   "metadata": {},
   "source": [
    "##### Power State Modeling\n",
    "\n",
    "```systemverilog\n",
    "// Power state enumeration\n",
    "typedef enum logic [2:0] {\n",
    "    POWER_OFF     = 3'b000,\n",
    "    POWER_ON      = 3'b001,\n",
    "    RETENTION     = 3'b010,\n",
    "    SLEEP_LIGHT   = 3'b011,\n",
    "    SLEEP_DEEP    = 3'b100\n",
    "} power_state_t;\n",
    "\n",
    "class power_manager;\n",
    "    power_state_t current_state;\n",
    "    power_state_t next_state;\n",
    "    \n",
    "    // Power transition methods\n",
    "    function void request_power_down();\n",
    "        case (current_state)\n",
    "            POWER_ON: next_state = SLEEP_LIGHT;\n",
    "            SLEEP_LIGHT: next_state = SLEEP_DEEP;\n",
    "            SLEEP_DEEP: next_state = POWER_OFF;\n",
    "            default: next_state = current_state;\n",
    "        endcase\n",
    "    endfunction\n",
    "    \n",
    "    function void request_power_up();\n",
    "        case (current_state)\n",
    "            POWER_OFF: next_state = RETENTION;\n",
    "            RETENTION: next_state = POWER_ON;\n",
    "            SLEEP_DEEP: next_state = SLEEP_LIGHT;\n",
    "            SLEEP_LIGHT: next_state = POWER_ON;\n",
    "            default: next_state = current_state;\n",
    "        endcase\n",
    "    endfunction\n",
    "    \n",
    "    // Power state transition\n",
    "    task apply_power_transition();\n",
    "        current_state = next_state;\n",
    "        $display(\"Power state changed to: %s\", current_state.name());\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "641e939d",
   "metadata": {},
   "source": [
    "#### Unified Power Format (UPF)\n",
    "\n",
    "UPF is an IEEE standard (1801) for specifying power intent in electronic designs."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "90e4502e",
   "metadata": {},
   "source": [
    "##### UPF Basic Commands\n",
    "\n",
    "```systemverilog\n",
    "// UPF commands are typically in separate .upf files\n",
    "// but can be embedded in SystemVerilog for simulation\n",
    "\n",
    "// Create power domain\n",
    "create_power_domain TOP\n",
    "create_power_domain CPU -elements {cpu_inst}\n",
    "create_power_domain GPU -elements {gpu_inst}\n",
    "\n",
    "// Create supply network\n",
    "create_supply_net VDD -domain TOP\n",
    "create_supply_net VDD_CPU -domain CPU  \n",
    "create_supply_net VDD_GPU -domain GPU\n",
    "create_supply_net VSS -domain TOP\n",
    "\n",
    "// Create supply ports\n",
    "create_supply_port VDD -domain TOP -direction in\n",
    "create_supply_port VDD_CPU -domain CPU -direction in\n",
    "create_supply_port VSS -domain TOP -direction in\n",
    "\n",
    "// Connect supply network\n",
    "connect_supply_net VDD -ports VDD\n",
    "connect_supply_net VDD_CPU -ports VDD_CPU\n",
    "connect_supply_net VSS -ports VSS\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5960816a",
   "metadata": {},
   "source": [
    "##### UPF Power States\n",
    "\n",
    "```systemverilog\n",
    "// Define power states for domains\n",
    "add_power_state TOP.primary -state {\n",
    "    -name ON -logic_expr {VDD == 1'b1 && VSS == 1'b0}\n",
    "}\n",
    "\n",
    "add_power_state CPU.primary -state {\n",
    "    -name ON -logic_expr {VDD_CPU == 1'b1}\n",
    "} -state {\n",
    "    -name OFF -logic_expr {VDD_CPU == 1'b0}\n",
    "} -state {\n",
    "    -name RETENTION -logic_expr {VDD_CPU == 1'b0 && retention_supply == 1'b1}\n",
    "}\n",
    "\n",
    "// Power state transitions\n",
    "create_power_state_group CPU_states -states {CPU.primary.ON CPU.primary.OFF CPU.primary.RETENTION}\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "166ab477",
   "metadata": {},
   "source": [
    "##### Integrating UPF with SystemVerilog\n",
    "\n",
    "```systemverilog\n",
    "module power_aware_cpu (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic vdd_cpu,\n",
    "    input logic retention_supply,\n",
    "    input logic [31:0] data_in,\n",
    "    output logic [31:0] data_out\n",
    ");\n",
    "\n",
    "// Power state detection\n",
    "logic power_good;\n",
    "logic retention_mode;\n",
    "\n",
    "assign power_good = vdd_cpu;\n",
    "assign retention_mode = !vdd_cpu && retention_supply;\n",
    "\n",
    "// Retention registers\n",
    "logic [31:0] retention_data;\n",
    "\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        retention_data <= '0;\n",
    "    end else if (power_good && !retention_mode) begin\n",
    "        retention_data <= data_in;  // Store in retention during normal operation\n",
    "    end\n",
    "    // Retain value during retention_mode\n",
    "end\n",
    "\n",
    "// Output logic with power awareness\n",
    "always_comb begin\n",
    "    if (!power_good && !retention_mode) begin\n",
    "        data_out = 'x;  // Unknown when powered off\n",
    "    end else if (retention_mode) begin\n",
    "        data_out = retention_data;  // Output retained value\n",
    "    end else begin\n",
    "        data_out = data_in;  // Normal operation\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "df4ec52a",
   "metadata": {},
   "source": [
    "#### Power Domains and Islands\n",
    "\n",
    "Power domains allow different parts of a design to be powered independently."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "81318aa5",
   "metadata": {},
   "source": [
    "##### Power Domain Implementation\n",
    "\n",
    "```systemverilog\n",
    "// Power domain interface\n",
    "interface power_domain_if;\n",
    "    logic vdd;\n",
    "    logic vss;\n",
    "    logic enable;\n",
    "    logic retention;\n",
    "    logic isolation;\n",
    "    \n",
    "    modport master (\n",
    "        output vdd, vss, enable, retention, isolation\n",
    "    );\n",
    "    \n",
    "    modport slave (\n",
    "        input vdd, vss, enable, retention, isolation\n",
    "    );\n",
    "endinterface\n",
    "\n",
    "// Power island module\n",
    "module power_island #(\n",
    "    parameter DOMAIN_NAME = \"DEFAULT\"\n",
    ")(\n",
    "    power_domain_if.slave pwr_if,\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    // Functional interfaces\n",
    "    input logic [31:0] data_in,\n",
    "    output logic [31:0] data_out,\n",
    "    output logic valid_out\n",
    ");\n",
    "\n",
    "// Power state logic\n",
    "logic domain_active;\n",
    "logic retention_active;\n",
    "\n",
    "assign domain_active = pwr_if.vdd && pwr_if.enable;\n",
    "assign retention_active = pwr_if.retention && !domain_active;\n",
    "\n",
    "// Isolation logic\n",
    "logic [31:0] isolated_data_out;\n",
    "logic isolated_valid_out;\n",
    "\n",
    "always_comb begin\n",
    "    if (pwr_if.isolation) begin\n",
    "        isolated_data_out = '0;  // Or specific isolation value\n",
    "        isolated_valid_out = 1'b0;\n",
    "    end else begin\n",
    "        isolated_data_out = internal_data_out;\n",
    "        isolated_valid_out = internal_valid_out;\n",
    "    end\n",
    "end\n",
    "\n",
    "assign data_out = isolated_data_out;\n",
    "assign valid_out = isolated_valid_out;\n",
    "\n",
    "// Internal logic with power awareness\n",
    "logic [31:0] internal_data_out;\n",
    "logic internal_valid_out;\n",
    "logic [31:0] retention_register;\n",
    "\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        retention_register <= '0;\n",
    "        internal_data_out <= '0;\n",
    "        internal_valid_out <= 1'b0;\n",
    "    end else if (domain_active) begin\n",
    "        // Normal operation\n",
    "        internal_data_out <= data_in + 1;  // Example processing\n",
    "        internal_valid_out <= 1'b1;\n",
    "        retention_register <= data_in;  // Save for retention\n",
    "    end else if (retention_active) begin\n",
    "        // Retention mode\n",
    "        internal_data_out <= retention_register;\n",
    "        internal_valid_out <= 1'b0;\n",
    "    end else begin\n",
    "        // Powered down\n",
    "        internal_data_out <= 'x;\n",
    "        internal_valid_out <= 1'bx;\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "386520fc",
   "metadata": {},
   "source": [
    "##### Power Controller\n",
    "\n",
    "```systemverilog\n",
    "module power_controller (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic power_request,\n",
    "    input logic [2:0] target_domain,\n",
    "    power_domain_if.master cpu_domain,\n",
    "    power_domain_if.master gpu_domain,\n",
    "    power_domain_if.master mem_domain\n",
    ");\n",
    "\n",
    "// Power sequencing state machine\n",
    "typedef enum logic [3:0] {\n",
    "    IDLE,\n",
    "    POWER_UP_SEQ1,\n",
    "    POWER_UP_SEQ2,\n",
    "    POWER_UP_SEQ3,\n",
    "    ACTIVE,\n",
    "    POWER_DOWN_SEQ1,\n",
    "    POWER_DOWN_SEQ2,\n",
    "    POWER_DOWN_SEQ3,\n",
    "    POWERED_DOWN\n",
    "} power_seq_state_t;\n",
    "\n",
    "power_seq_state_t current_state, next_state;\n",
    "\n",
    "// Domain selection\n",
    "power_domain_if selected_domain;\n",
    "\n",
    "always_comb begin\n",
    "    case (target_domain)\n",
    "        3'b001: selected_domain = cpu_domain;\n",
    "        3'b010: selected_domain = gpu_domain;\n",
    "        3'b100: selected_domain = mem_domain;\n",
    "        default: selected_domain = cpu_domain;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Power sequencing FSM\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n)\n",
    "        current_state <= POWERED_DOWN;\n",
    "    else\n",
    "        current_state <= next_state;\n",
    "end\n",
    "\n",
    "always_comb begin\n",
    "    next_state = current_state;\n",
    "    \n",
    "    case (current_state)\n",
    "        IDLE: begin\n",
    "            if (power_request)\n",
    "                next_state = POWER_UP_SEQ1;\n",
    "        end\n",
    "        \n",
    "        POWER_UP_SEQ1: begin\n",
    "            next_state = POWER_UP_SEQ2;  // Enable isolation\n",
    "        end\n",
    "        \n",
    "        POWER_UP_SEQ2: begin\n",
    "            next_state = POWER_UP_SEQ3;  // Apply power\n",
    "        end\n",
    "        \n",
    "        POWER_UP_SEQ3: begin\n",
    "            next_state = ACTIVE;  // Remove isolation\n",
    "        end\n",
    "        \n",
    "        ACTIVE: begin\n",
    "            if (!power_request)\n",
    "                next_state = POWER_DOWN_SEQ1;\n",
    "        end\n",
    "        \n",
    "        POWER_DOWN_SEQ1: begin\n",
    "            next_state = POWER_DOWN_SEQ2;  // Enable isolation\n",
    "        end\n",
    "        \n",
    "        POWER_DOWN_SEQ2: begin\n",
    "            next_state = POWER_DOWN_SEQ3;  // Enable retention\n",
    "        end\n",
    "        \n",
    "        POWER_DOWN_SEQ3: begin\n",
    "            next_state = POWERED_DOWN;  // Remove power\n",
    "        end\n",
    "        \n",
    "        POWERED_DOWN: begin\n",
    "            if (power_request)\n",
    "                next_state = IDLE;\n",
    "        end\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Control signal generation\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        selected_domain.vdd <= 1'b0;\n",
    "        selected_domain.enable <= 1'b0;\n",
    "        selected_domain.isolation <= 1'b1;\n",
    "        selected_domain.retention <= 1'b0;\n",
    "    end else begin\n",
    "        case (current_state)\n",
    "            POWER_UP_SEQ1: begin\n",
    "                selected_domain.isolation <= 1'b1;\n",
    "            end\n",
    "            \n",
    "            POWER_UP_SEQ2: begin\n",
    "                selected_domain.vdd <= 1'b1;\n",
    "                selected_domain.enable <= 1'b1;\n",
    "            end\n",
    "            \n",
    "            POWER_UP_SEQ3: begin\n",
    "                selected_domain.isolation <= 1'b0;\n",
    "            end\n",
    "            \n",
    "            POWER_DOWN_SEQ1: begin\n",
    "                selected_domain.isolation <= 1'b1;\n",
    "            end\n",
    "            \n",
    "            POWER_DOWN_SEQ2: begin\n",
    "                selected_domain.retention <= 1'b1;\n",
    "            end\n",
    "            \n",
    "            POWER_DOWN_SEQ3: begin\n",
    "                selected_domain.vdd <= 1'b0;\n",
    "                selected_domain.enable <= 1'b0;\n",
    "            end\n",
    "            \n",
    "            POWERED_DOWN: begin\n",
    "                selected_domain.retention <= 1'b0;\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "45a85d4c",
   "metadata": {},
   "source": [
    "#### Clock and Power Gating\n",
    "\n",
    "Clock and power gating are essential techniques for reducing dynamic and static power consumption."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "726c4587",
   "metadata": {},
   "source": [
    "##### Clock Gating Implementation\n",
    "\n",
    "```systemverilog\n",
    "// Clock gating cell\n",
    "module clock_gate (\n",
    "    input logic clk_in,\n",
    "    input logic enable,\n",
    "    input logic test_enable,  // For DFT\n",
    "    output logic clk_out\n",
    ");\n",
    "\n",
    "// Latch to avoid glitches\n",
    "logic enable_latched;\n",
    "\n",
    "// Latch enable signal on negative edge to avoid glitches\n",
    "always_latch begin\n",
    "    if (!clk_in)\n",
    "        enable_latched <= enable || test_enable;\n",
    "end\n",
    "\n",
    "// Gated clock output\n",
    "assign clk_out = clk_in && enable_latched;\n",
    "\n",
    "endmodule\n",
    "\n",
    "// Usage in a module\n",
    "module cpu_with_clock_gating (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic cpu_enable,\n",
    "    input logic fpu_enable,\n",
    "    input logic cache_enable,\n",
    "    input logic [31:0] instruction,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "// Gated clocks\n",
    "logic cpu_clk, fpu_clk, cache_clk;\n",
    "\n",
    "// Clock gating instances\n",
    "clock_gate cpu_cg (\n",
    "    .clk_in(clk),\n",
    "    .enable(cpu_enable),\n",
    "    .test_enable(1'b0),\n",
    "    .clk_out(cpu_clk)\n",
    ");\n",
    "\n",
    "clock_gate fpu_cg (\n",
    "    .clk_in(clk),\n",
    "    .enable(fpu_enable),\n",
    "    .test_enable(1'b0),\n",
    "    .clk_out(fpu_clk)\n",
    ");\n",
    "\n",
    "clock_gate cache_cg (\n",
    "    .clk_in(clk),\n",
    "    .enable(cache_enable),\n",
    "    .test_enable(1'b0),\n",
    "    .clk_out(cache_clk)\n",
    ");\n",
    "\n",
    "// Functional units using gated clocks\n",
    "cpu_core cpu_inst (\n",
    "    .clk(cpu_clk),\n",
    "    .reset_n(reset_n),\n",
    "    .instruction(instruction),\n",
    "    .result(result)\n",
    ");\n",
    "\n",
    "// Additional modules would use their respective gated clocks\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "624a1ec8",
   "metadata": {},
   "source": [
    "##### Advanced Clock Gating with Power Management\n",
    "\n",
    "```systemverilog\n",
    "// Hierarchical clock gating controller\n",
    "module clock_gate_controller (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic global_enable,\n",
    "    input logic [7:0] unit_active,  // Activity indicators\n",
    "    input logic [7:0] force_enable, // Force enable for debug\n",
    "    output logic [7:0] clock_enables\n",
    ");\n",
    "\n",
    "// Activity detection and filtering\n",
    "logic [7:0] activity_filtered;\n",
    "logic [3:0] idle_counter [8];\n",
    "\n",
    "// Activity filtering to prevent unnecessary clock switching\n",
    "genvar i;\n",
    "generate\n",
    "    for (i = 0; i < 8; i++) begin : activity_filter\n",
    "        always_ff @(posedge clk or negedge reset_n) begin\n",
    "            if (!reset_n) begin\n",
    "                idle_counter[i] <= '0;\n",
    "                activity_filtered[i] <= 1'b0;\n",
    "            end else begin\n",
    "                if (unit_active[i]) begin\n",
    "                    idle_counter[i] <= '0;\n",
    "                    activity_filtered[i] <= 1'b1;\n",
    "                end else if (idle_counter[i] < 4'hF) begin\n",
    "                    idle_counter[i] <= idle_counter[i] + 1;\n",
    "                    if (idle_counter[i] == 4'h3) // 4 cycle delay\n",
    "                        activity_filtered[i] <= 1'b0;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "endgenerate\n",
    "\n",
    "// Final clock enable generation\n",
    "always_comb begin\n",
    "    for (int j = 0; j < 8; j++) begin\n",
    "        clock_enables[j] = global_enable && \n",
    "                          (activity_filtered[j] || force_enable[j]);\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "71459a60",
   "metadata": {},
   "source": [
    "##### Power Gating Implementation\n",
    "\n",
    "```systemverilog\n",
    "// Power switch controller\n",
    "module power_switch_controller (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic power_down_req,\n",
    "    input logic power_up_req,\n",
    "    output logic power_switch_enable,\n",
    "    output logic isolation_enable,\n",
    "    output logic retention_enable,\n",
    "    output logic power_good\n",
    ");\n",
    "\n",
    "typedef enum logic [2:0] {\n",
    "    POWERED_ON,\n",
    "    ISOLATING,\n",
    "    RETAINING,\n",
    "    POWERING_DOWN,\n",
    "    POWERED_OFF,\n",
    "    POWERING_UP,\n",
    "    RESTORING\n",
    "} power_state_t;\n",
    "\n",
    "power_state_t current_state, next_state;\n",
    "logic [7:0] delay_counter;\n",
    "\n",
    "// State machine for power gating sequence\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        current_state <= POWERED_OFF;\n",
    "        delay_counter <= '0;\n",
    "    end else begin\n",
    "        current_state <= next_state;\n",
    "        if (next_state != current_state)\n",
    "            delay_counter <= '0;\n",
    "        else\n",
    "            delay_counter <= delay_counter + 1;\n",
    "    end\n",
    "end\n",
    "\n",
    "always_comb begin\n",
    "    next_state = current_state;\n",
    "    \n",
    "    case (current_state)\n",
    "        POWERED_ON: begin\n",
    "            if (power_down_req)\n",
    "                next_state = ISOLATING;\n",
    "        end\n",
    "        \n",
    "        ISOLATING: begin\n",
    "            if (delay_counter >= 8'd2)  // Wait 2 cycles\n",
    "                next_state = RETAINING;\n",
    "        end\n",
    "        \n",
    "        RETAINING: begin\n",
    "            if (delay_counter >= 8'd2)\n",
    "                next_state = POWERING_DOWN;\n",
    "        end\n",
    "        \n",
    "        POWERING_DOWN: begin\n",
    "            if (delay_counter >= 8'd10)  // Wait for power to stabilize\n",
    "                next_state = POWERED_OFF;\n",
    "        end\n",
    "        \n",
    "        POWERED_OFF: begin\n",
    "            if (power_up_req)\n",
    "                next_state = POWERING_UP;\n",
    "        end\n",
    "        \n",
    "        POWERING_UP: begin\n",
    "            if (delay_counter >= 8'd10)\n",
    "                next_state = RESTORING;\n",
    "        end\n",
    "        \n",
    "        RESTORING: begin\n",
    "            if (delay_counter >= 8'd2)\n",
    "                next_state = POWERED_ON;\n",
    "        end\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Output control signals\n",
    "always_comb begin\n",
    "    case (current_state)\n",
    "        POWERED_ON: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b0;\n",
    "            retention_enable = 1'b0;\n",
    "            power_good = 1'b1;\n",
    "        end\n",
    "        \n",
    "        ISOLATING: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b0;\n",
    "            power_good = 1'b1;\n",
    "        end\n",
    "        \n",
    "        RETAINING: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b1;\n",
    "            power_good = 1'b1;\n",
    "        end\n",
    "        \n",
    "        POWERING_DOWN, POWERED_OFF: begin\n",
    "            power_switch_enable = 1'b0;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b1;\n",
    "            power_good = 1'b0;\n",
    "        end\n",
    "        \n",
    "        POWERING_UP: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b1;\n",
    "            power_good = 1'b0;\n",
    "        end\n",
    "        \n",
    "        RESTORING: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b0;\n",
    "            power_good = 1'b1;\n",
    "        end\n",
    "    endcase\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bd6f1ab2",
   "metadata": {},
   "source": [
    "#### Power-Aware Verification"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "00151249",
   "metadata": {},
   "source": [
    "##### Power-Aware Testbench\n",
    "\n",
    "```systemverilog\n",
    "class power_aware_testbench;\n",
    "    \n",
    "    // Virtual interfaces\n",
    "    virtual power_domain_if pwr_vif;\n",
    "    virtual clock_if clk_vif;\n",
    "    \n",
    "    // Power scenarios\n",
    "    typedef enum {\n",
    "        NORMAL_OPERATION,\n",
    "        POWER_CYCLE,\n",
    "        RETENTION_TEST,\n",
    "        ISOLATION_TEST,\n",
    "        CLOCK_GATING_TEST\n",
    "    } power_test_scenario_t;\n",
    "    \n",
    "    // Test execution\n",
    "    task run_power_test(power_test_scenario_t scenario);\n",
    "        case (scenario)\n",
    "            NORMAL_OPERATION: run_normal_operation();\n",
    "            POWER_CYCLE: run_power_cycle_test();\n",
    "            RETENTION_TEST: run_retention_test();\n",
    "            ISOLATION_TEST: run_isolation_test();\n",
    "            CLOCK_GATING_TEST: run_clock_gating_test();\n",
    "        endcase\n",
    "    endtask\n",
    "    \n",
    "    // Power cycle test\n",
    "    task run_power_cycle_test();\n",
    "        $display(\"Starting power cycle test\");\n",
    "        \n",
    "        // Initialize with power on\n",
    "        pwr_vif.vdd <= 1'b1;\n",
    "        pwr_vif.enable <= 1'b1;\n",
    "        pwr_vif.isolation <= 1'b0;\n",
    "        \n",
    "        repeat(10) @(posedge clk_vif.clk);\n",
    "        \n",
    "        // Power down sequence\n",
    "        $display(\"Powering down...\");\n",
    "        pwr_vif.isolation <= 1'b1;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "        \n",
    "        pwr_vif.retention <= 1'b1;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "        \n",
    "        pwr_vif.vdd <= 1'b0;\n",
    "        pwr_vif.enable <= 1'b0;\n",
    "        repeat(10) @(posedge clk_vif.clk);\n",
    "        \n",
    "        // Power up sequence\n",
    "        $display(\"Powering up...\");\n",
    "        pwr_vif.vdd <= 1'b1;\n",
    "        pwr_vif.enable <= 1'b1;\n",
    "        repeat(10) @(posedge clk_vif.clk);\n",
    "        \n",
    "        pwr_vif.retention <= 1'b0;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "        \n",
    "        pwr_vif.isolation <= 1'b0;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "        \n",
    "        $display(\"Power cycle test completed\");\n",
    "    endtask\n",
    "    \n",
    "    // Retention test\n",
    "    task run_retention_test();\n",
    "        logic [31:0] test_data = 32'hDEADBEEF;\n",
    "        logic [31:0] read_data;\n",
    "        \n",
    "        $display(\"Starting retention test\");\n",
    "        \n",
    "        // Write data during normal operation\n",
    "        write_data(test_data);\n",
    "        read_data = read_data();\n",
    "        assert(read_data == test_data) else \n",
    "            $error(\"Data mismatch before retention\");\n",
    "        \n",
    "        // Enter retention mode\n",
    "        enter_retention_mode();\n",
    "        \n",
    "        // Try to read during retention\n",
    "        read_data = read_data();\n",
    "        assert(read_data == test_data) else \n",
    "            $error(\"Data lost during retention\");\n",
    "        \n",
    "        // Exit retention mode\n",
    "        exit_retention_mode();\n",
    "        \n",
    "        // Verify data after retention\n",
    "        read_data = read_data();\n",
    "        assert(read_data == test_data) else \n",
    "            $error(\"Data lost after retention\");\n",
    "        \n",
    "        $display(\"Retention test completed\");\n",
    "    endtask\n",
    "    \n",
    "    // Helper tasks\n",
    "    task write_data(input logic [31:0] data);\n",
    "        // Implementation depends on DUT interface\n",
    "    endtask\n",
    "    \n",
    "    function logic [31:0] read_data();\n",
    "        // Implementation depends on DUT interface\n",
    "        return 32'h0;\n",
    "    endfunction\n",
    "    \n",
    "    task enter_retention_mode();\n",
    "        pwr_vif.retention <= 1'b1;\n",
    "        pwr_vif.vdd <= 1'b0;\n",
    "        repeat(5) @(posedge clk_vif.clk);\n",
    "    endtask\n",
    "    \n",
    "    task exit_retention_mode();\n",
    "        pwr_vif.vdd <= 1'b1;\n",
    "        repeat(5) @(posedge clk_vif.clk);\n",
    "        pwr_vif.retention <= 1'b0;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "    endtask\n",
    "    \n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7239a465",
   "metadata": {},
   "source": [
    "#### Best Practices for Low Power Design\n",
    "\n",
    "1. **Power Planning**: Plan power domains early in the design phase\n",
    "2. **Verification Strategy**: Include power-aware verification from the start\n",
    "3. **Clock Gating**: Implement fine-grained clock gating for maximum power savings\n",
    "4. **Retention Strategy**: Carefully select what state needs to be retained\n",
    "5. **Isolation**: Properly isolate powered-down domains\n",
    "6. **Power Sequencing**: Implement proper power-up/down sequences\n",
    "7. **Tool Integration**: Use UPF for tool compatibility across the design flow"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e6ad0b3b",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Low power design features in SystemVerilog enable:\n",
    "- Power-aware simulation and verification\n",
    "- UPF integration for power intent specification\n",
    "- Power domain and island implementation\n",
    "- Clock and power gating techniques\n",
    "- Comprehensive verification of power management features\n",
    "\n",
    "These features are essential for modern low-power semiconductor design, enabling battery-operated devices and energy-efficient systems."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
