xpm_memory.sv,systemverilog,xpm,../../../../../../../apps/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../apps/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,
Ex_reg_Mem.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Ex_reg_Mem.v,
ID_reg_Ex.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/ID_reg_Ex.v,
IF_reg_ID.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/IF_reg_ID.v,
Mem_reg_WB.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Mem_reg_WB.v,
Pipeline_Ex.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_Ex.v,
Pipeline_ID.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_ID.v,
Pipeline_IF.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_IF.v,
Pipeline_Mem.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_Mem.v,
Pipeline_WB.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_WB.v,
Pipeline_CPU.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_CPU.v,
Pipeline_CPU_0.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/sim/Pipeline_CPU_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
