// Seed: 3252837512
module module_0 (
    input  tri  id_0,
    output wand id_1,
    output wire id_2
);
  wire id_4;
endmodule
module module_1 #(
    parameter id_1  = 32'd48,
    parameter id_15 = 32'd47,
    parameter id_2  = 32'd72,
    parameter id_3  = 32'd16,
    parameter id_4  = 32'd86,
    parameter id_6  = 32'd12,
    parameter id_8  = 32'd59
) (
    input tri1 id_0,
    output uwire _id_1,
    input tri0 _id_2,
    input tri0 _id_3,
    input supply0 _id_4,
    output wire id_5,
    input uwire _id_6,
    input wand id_7,
    output tri _id_8
);
  supply1 id_10;
  logic [id_1 : -1  *  id_2] id_11;
  ;
  assign id_5 = id_7;
  logic [1 : -1  ==  -1] id_12;
  assign id_10 = 1 | id_11;
  logic [id_4 : !  id_8] id_13;
  ;
  wire [id_3 : id_6] id_14;
  wire _id_15;
  parameter id_16 = "";
  bit id_17 = id_10, id_18;
  always @(posedge ~id_4) begin : LABEL_0
    assert (1);
    begin : LABEL_1
      id_17 <= 1;
      id_11 <= id_12;
    end
  end
  logic id_19;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5
  );
  logic [|  id_15 : 1] id_20;
  ;
endmodule
