
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118326                       # Number of seconds simulated
sim_ticks                                118326112282                       # Number of ticks simulated
final_tick                               1170995130347                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144341                       # Simulator instruction rate (inst/s)
host_op_rate                                   182315                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5194131                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907556                       # Number of bytes of host memory used
host_seconds                                 22780.73                       # Real time elapsed on the host
sim_insts                                  3288191192                       # Number of instructions simulated
sim_ops                                    4153265667                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2424448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2160640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       988672                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5578368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1661696                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1661696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18941                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16880                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7724                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 43581                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12982                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12982                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20489543                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18260044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8355485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                47144015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14063                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10818                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14063                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              38943                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14043358                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14043358                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14043358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20489543                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18260044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8355485                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               61187373                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142048155                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23410997                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18971444                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2028825                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9476013                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8995496                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503292                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90141                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102148614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128869579                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23410997                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11498788                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28156556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6583252                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3196386                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11920114                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1637529                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138010897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.554138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109854341     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2644478      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2023290      1.47%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4958869      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1117195      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1603934      1.16%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1213658      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          761289      0.55%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13833843     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138010897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164810                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.907225                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100948161                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4760206                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27724046                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110683                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4467799                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4041075                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41549                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155455110                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77390                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4467799                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101801879                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1315293                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1984131                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26971662                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1470131                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153869763                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        21187                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        269526                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602528                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       167788                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216181638                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716673107                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716673107                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45486128                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37348                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20812                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4973795                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14839361                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7245557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       123615                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1608189                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151145663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140424335                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189099                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27534798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59616122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4255                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138010897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017487                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564738                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79193956     57.38%     57.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24715587     17.91%     75.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11555439      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8463436      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7528279      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2988111      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2957922      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458977      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149190      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138010897                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         563917     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        112749     13.77%     82.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       141877     17.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117858618     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111973      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13261292      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7175918      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140424335                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.988569                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818543                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005829                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419867209                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178718196                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136895018                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141242878                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       345703                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3605393                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1044                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       219784                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4467799                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         802971                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91651                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151182986                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48929                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14839361                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7245557                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20789                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80051                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1105403                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2259909                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137896555                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12743783                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2527780                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19918006                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19586921                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7174223                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.970773                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137074182                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136895018                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82115756                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227460489                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.963723                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.361011                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28375396                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2032110                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133543098                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919624                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692829                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83173162     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23563114     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10386338      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5445892      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4336140      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1561522      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1321177      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989287      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2766466      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133543098                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2766466                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281961463                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306837707                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4037258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.420482                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.420482                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703987                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703987                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621824678                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190682530                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145440248                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142048155                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22836687                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18815760                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1897015                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8771658                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8505760                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2392601                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85470                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    102523127                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125998396                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22836687                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10898361                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26751214                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6129778                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5743232                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11881521                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1545015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139221898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.102812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.545615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112470684     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2742558      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2333823      1.68%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2330918      1.67%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2224688      1.60%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1085425      0.78%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          752818      0.54%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1958033      1.41%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13322951      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139221898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160767                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.887012                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101403658                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7102752                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26407411                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       110107                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4197969                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3671946                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6354                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     152046909                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50240                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4197969                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       101914008                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4687454                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1273339                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25994015                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1155112                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150627999                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          504                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        410941                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       604634                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4678                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    210739757                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    701952131                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    701952131                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165674800                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45064930                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32042                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16266                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3771140                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14961748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7774145                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       305592                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1705722                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146770051                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32042                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136863643                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       104396                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24770925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     56748217                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          490                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139221898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.983061                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.582798                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82844677     59.51%     59.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23306197     16.74%     76.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11716207      8.42%     84.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7675490      5.51%     90.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6800303      4.88%     95.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2669226      1.92%     96.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3012611      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1101942      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        95245      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139221898                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         963120     74.64%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        157049     12.17%     86.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170147     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113051162     82.60%     82.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1972175      1.44%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15776      0.01%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14099637     10.30%     94.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7724893      5.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136863643                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.963502                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1290316                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009428                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    414343895                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171573697                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132825221                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138153959                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       192027                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2931267                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          801                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          692                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       146861                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          593                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4197969                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3996017                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       272283                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146802094                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1175764                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14961748                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7774145                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16266                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        222251                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12913                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          692                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1119934                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1073277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2193211                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134534244                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13860338                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2329398                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21583950                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18975042                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7723612                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.947103                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132830823                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132825221                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80105423                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217571061                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.935072                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368181                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98470933                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120548646                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26262749                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1918571                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135023929                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.892795                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.710396                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86693322     64.21%     64.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22156809     16.41%     80.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10626607      7.87%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4741377      3.51%     92.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3716172      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1505774      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1537785      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1074440      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2971643      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135023929                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98470933                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120548646                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19657765                       # Number of memory references committed
system.switch_cpus1.commit.loads             12030481                       # Number of loads committed
system.switch_cpus1.commit.membars              15776                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17304003                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108460937                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2376118                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2971643                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278863681                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          297821086                       # The number of ROB writes
system.switch_cpus1.timesIdled                  51338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2826257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98470933                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120548646                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98470933                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.442539                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.442539                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.693222                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.693222                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       607822183                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183267865                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143469571                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31552                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142048155                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21979889                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18116233                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1960452                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9088395                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8436472                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2309013                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86890                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    107153795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             120718548                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21979889                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10745485                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25231593                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5786618                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3284466                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12428826                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1623239                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139463199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.062981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.483014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114231606     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1306673      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1855006      1.33%     84.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2439368      1.75%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2733810      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2034391      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1181446      0.85%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1731158      1.24%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11949741      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139463199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.154735                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.849842                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105972498                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4858908                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24780836                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        57850                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3793105                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3513413                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          245                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     145690803                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3793105                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106701794                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1052357                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2491742                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24112097                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1312097                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     144727860                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          918                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        264691                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       542341                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          711                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    201816475                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    676136882                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    676136882                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165057451                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36759019                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38233                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22119                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3946580                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13747245                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7151460                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118608                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1560872                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         140686492                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38193                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        131733447                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26246                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20129944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47414323                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5965                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139463199                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.944575                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     83720631     60.03%     60.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22450638     16.10%     76.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12430700      8.91%     85.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8021395      5.75%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7368616      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2943335      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1774096      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       508795      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       244993      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139463199                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          63316     22.73%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         93064     33.41%     56.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       122134     43.85%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    110601763     83.96%     83.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2009232      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16113      0.01%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12009415      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7096924      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     131733447                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.927386                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             278514                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    403234853                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    160854962                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    129229851                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     132011961                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       321546                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2855025                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          333                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       169911                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          189                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3793105                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         798819                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107718                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    140724685                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1285279                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13747245                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7151460                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22079                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         82332                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          333                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1153150                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1105806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2258956                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    129959197                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11846023                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1774250                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18941565                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18211535                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7095542                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.914895                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             129230084                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            129229851                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75687928                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        205591336                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.909761                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368147                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96666393                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118807113                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21926178                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32228                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1992584                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135670093                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.875706                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.683024                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87512149     64.50%     64.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23155393     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9094197      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4677468      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4083954      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1961494      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1697559      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       800750      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2687129      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135670093                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96666393                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118807113                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17873769                       # Number of memory references committed
system.switch_cpus2.commit.loads             10892220                       # Number of loads committed
system.switch_cpus2.commit.membars              16114                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17039626                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107088616                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2424174                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2687129                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           273716255                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          285259793                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45526                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2584956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96666393                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118807113                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96666393                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.469468                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.469468                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.680518                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.680518                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       585591257                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      179290984                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      136469836                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32228                       # number of misc regfile writes
system.l20.replacements                         18955                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727355                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29195                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.913684                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          246.480867                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.323055                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3660.725362                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6324.470716                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024070                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000813                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357493                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617624                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53978                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53978                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19871                       # number of Writeback hits
system.l20.Writeback_hits::total                19871                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53978                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53978                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53978                       # number of overall hits
system.l20.overall_hits::total                  53978                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18941                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18954                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18941                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18954                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18941                       # number of overall misses
system.l20.overall_misses::total                18954                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3748869                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5269400627                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5273149496                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3748869                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5269400627                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5273149496                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3748869                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5269400627                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5273149496                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72919                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72932                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19871                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19871                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72919                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72932                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72919                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72932                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259754                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259886                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259754                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259886                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259754                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259886                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 278200.761681                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 278207.739580                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 278200.761681                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 278207.739580                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 278200.761681                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 278207.739580                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3535                       # number of writebacks
system.l20.writebacks::total                     3535                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18941                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18954                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18941                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18954                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18941                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18954                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4096379143                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4099324159                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4096379143                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4099324159                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4096379143                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4099324159                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259754                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259886                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259754                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259886                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259754                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259886                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 216270.479014                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 216277.522370                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 216270.479014                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 216277.522370                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 216270.479014                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 216277.522370                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16890                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          673273                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27130                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.816550                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.857136                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.047747                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5840.248682                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4381.846435                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001353                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000395                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.570337                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.427915                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        79063                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  79063                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17603                       # number of Writeback hits
system.l21.Writeback_hits::total                17603                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        79063                       # number of demand (read+write) hits
system.l21.demand_hits::total                   79063                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        79063                       # number of overall hits
system.l21.overall_hits::total                  79063                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16880                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16890                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16880                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16890                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16880                       # number of overall misses
system.l21.overall_misses::total                16890                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2338962                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4831837945                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4834176907                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2338962                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4831837945                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4834176907                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2338962                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4831837945                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4834176907                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        95943                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              95953                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17603                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17603                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        95943                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               95953                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        95943                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              95953                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175938                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.176024                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175938                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.176024                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175938                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.176024                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 233896.200000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 286246.323756                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 286215.329011                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 233896.200000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 286246.323756                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 286215.329011                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 233896.200000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 286246.323756                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 286215.329011                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4192                       # number of writebacks
system.l21.writebacks::total                     4192                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16880                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16890                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16880                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16890                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16880                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16890                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1720962                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3786676888                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3788397850                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1720962                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3786676888                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3788397850                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1720962                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3786676888                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3788397850                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175938                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.176024                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175938                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.176024                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175938                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.176024                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172096.200000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 224329.199526                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 224298.274127                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 172096.200000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 224329.199526                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 224298.274127                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 172096.200000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 224329.199526                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 224298.274127                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7737                       # number of replacements
system.l22.tagsinuse                     12287.966313                       # Cycle average of tags in use
system.l22.total_refs                          590420                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20025                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.484145                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          958.463453                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.317310                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3599.993275                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7719.192275                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.078000                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000840                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.292968                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.628189                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        42975                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  42975                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           25085                       # number of Writeback hits
system.l22.Writeback_hits::total                25085                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        42975                       # number of demand (read+write) hits
system.l22.demand_hits::total                   42975                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        42975                       # number of overall hits
system.l22.overall_hits::total                  42975                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7716                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7729                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            8                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7724                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7737                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7724                       # number of overall misses
system.l22.overall_misses::total                 7737                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3273866                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2113833783                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2117107649                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      2196336                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      2196336                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3273866                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2116030119                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2119303985                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3273866                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2116030119                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2119303985                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        50691                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              50704                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        25085                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            25085                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            8                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                8                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        50699                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               50712                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        50699                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              50712                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.152216                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.152434                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152350                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.152567                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152350                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.152567                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 251835.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 273954.611586                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 273917.408332                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       274542                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       274542                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 251835.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 273955.219964                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 273918.054155                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 251835.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 273955.219964                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 273918.054155                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5255                       # number of writebacks
system.l22.writebacks::total                     5255                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7716                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7729                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            8                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7724                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7737                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7724                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7737                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2469106                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1635929669                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1638398775                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1701064                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1701064                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2469106                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1637630733                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1640099839                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2469106                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1637630733                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1640099839                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152216                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.152434                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152350                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.152567                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152350                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.152567                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 189931.230769                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 212017.842017                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 211980.692845                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       212633                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       212633                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 189931.230769                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 212018.479156                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 211981.367326                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 189931.230769                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 212018.479156                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 211981.367326                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996520                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011927715                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040176.844758                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996520                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11920098                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11920098                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11920098                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11920098                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11920098                       # number of overall hits
system.cpu0.icache.overall_hits::total       11920098                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4690943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4690943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11920114                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11920114                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11920114                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11920114                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11920114                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11920114                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72919                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179582828                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73175                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2454.155490                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.504111                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.495889                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900407                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099593                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9592542                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9592542                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20563                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20563                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16585247                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16585247                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16585247                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16585247                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       177852                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       177852                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       177852                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        177852                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       177852                       # number of overall misses
system.cpu0.dcache.overall_misses::total       177852                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23957488984                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23957488984                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23957488984                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23957488984                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23957488984                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23957488984                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9770394                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9770394                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16763099                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16763099                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16763099                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16763099                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018203                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018203                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010610                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010610                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010610                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010610                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 134704.636349                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 134704.636349                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134704.636349                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134704.636349                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134704.636349                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134704.636349                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19871                       # number of writebacks
system.cpu0.dcache.writebacks::total            19871                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       104933                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       104933                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       104933                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       104933                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       104933                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       104933                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72919                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72919                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72919                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72919                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72919                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72919                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8955210426                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8955210426                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8955210426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8955210426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8955210426                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8955210426                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007463                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007463                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004350                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004350                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004350                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004350                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122810.384481                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122810.384481                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 122810.384481                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122810.384481                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 122810.384481                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122810.384481                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.979868                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006796372                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1830538.858182                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.979868                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015993                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11881508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11881508                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11881508                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11881508                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11881508                       # number of overall hits
system.cpu1.icache.overall_hits::total       11881508                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2895734                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2895734                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2895734                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2895734                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2895734                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2895734                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11881521                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11881521                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11881521                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11881521                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11881521                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11881521                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 222748.769231                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 222748.769231                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 222748.769231                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 222748.769231                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 222748.769231                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 222748.769231                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2421962                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2421962                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2421962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2421962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2421962                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2421962                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 242196.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 242196.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 242196.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 242196.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 242196.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 242196.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 95943                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190091555                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 96199                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1976.024231                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.487676                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.512324                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915967                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084033                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10760328                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10760328                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7595519                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7595519                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16107                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16107                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15776                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15776                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18355847                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18355847                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18355847                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18355847                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       403561                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       403561                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          105                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       403666                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        403666                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       403666                       # number of overall misses
system.cpu1.dcache.overall_misses::total       403666                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  44670247971                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  44670247971                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     16506669                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     16506669                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  44686754640                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44686754640                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  44686754640                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44686754640                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11163889                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11163889                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7595624                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7595624                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15776                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15776                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18759513                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18759513                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18759513                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18759513                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036149                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036149                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021518                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021518                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021518                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021518                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110690.200418                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110690.200418                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 157206.371429                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 157206.371429                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110702.300020                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110702.300020                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110702.300020                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110702.300020                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17603                       # number of writebacks
system.cpu1.dcache.writebacks::total            17603                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       307618                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       307618                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          105                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       307723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       307723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       307723                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       307723                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        95943                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        95943                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        95943                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95943                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        95943                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95943                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10263073013                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10263073013                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10263073013                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10263073013                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10263073013                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10263073013                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008594                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008594                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005114                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005114                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005114                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005114                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106970.524301                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106970.524301                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 106970.524301                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106970.524301                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 106970.524301                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106970.524301                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996683                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010583082                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037465.891129                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996683                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12428806                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12428806                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12428806                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12428806                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12428806                       # number of overall hits
system.cpu2.icache.overall_hits::total       12428806                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4662807                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4662807                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4662807                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4662807                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4662807                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4662807                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12428826                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12428826                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12428826                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12428826                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12428826                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12428826                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 233140.350000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 233140.350000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 233140.350000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 233140.350000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 233140.350000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 233140.350000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3381766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3381766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3381766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3381766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3381766                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3381766                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 260135.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 260135.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 260135.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 260135.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 260135.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 260135.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50699                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171483954                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50955                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3365.399941                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.171333                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.828667                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910826                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089174                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8819027                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8819027                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6945208                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6945208                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17003                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17003                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16114                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16114                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15764235                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15764235                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15764235                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15764235                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       147057                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       147057                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3133                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3133                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       150190                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        150190                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       150190                       # number of overall misses
system.cpu2.dcache.overall_misses::total       150190                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17509483203                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17509483203                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    699352082                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    699352082                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18208835285                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18208835285                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18208835285                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18208835285                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8966084                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8966084                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6948341                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6948341                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16114                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16114                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15914425                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15914425                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15914425                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15914425                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016401                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016401                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000451                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000451                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009437                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009437                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009437                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009437                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 119065.962198                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 119065.962198                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 223221.219917                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 223221.219917                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121238.666256                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121238.666256                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121238.666256                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121238.666256                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2806298                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 215869.076923                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25085                       # number of writebacks
system.cpu2.dcache.writebacks::total            25085                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        96366                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        96366                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3125                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3125                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        99491                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        99491                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        99491                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        99491                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50691                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50691                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            8                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50699                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50699                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50699                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50699                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4990873706                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4990873706                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2262736                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2262736                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4993136442                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4993136442                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4993136442                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4993136442                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003186                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003186                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003186                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003186                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98456.801128                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98456.801128                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       282842                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       282842                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98485.896014                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98485.896014                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98485.896014                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98485.896014                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
