// Seed: 1045622149
module module_0 (
    output tri id_0,
    input  tri id_1
);
  module_2 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri1 id_0
    , id_5,
    input  tri  id_1,
    input  wor  id_2,
    output tri1 id_3
);
  if (id_5 - id_0) begin : LABEL_0
    id_6(
        .id_0(id_3), .id_1(1'b0), .id_2(1), .id_3((id_5))
    );
  end else assign id_3 = id_5;
  module_0 modCall_1 (
      id_3,
      id_0
  );
endmodule
module module_2 (
    output tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wand id_3,
    input tri id_4,
    output wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input wand id_8
);
  wor id_10;
  integer id_11 = 1;
  assign module_0.type_0 = 0;
  wire id_12;
  assign id_10 = (1'h0) - 1;
  wire id_13;
  wire id_14;
  assign (pull1, strong0) {id_1 - 1'b0, 1} = id_7;
endmodule
