`timescale 1ns/1ns
module testbench();

reg[3:0] a;
reg[3:0] b;
reg borrow_in;
reg[3:0] diff;
reg borrow_out;

initial begin
a = 0;
b = 0;

#10;


#10;


end

endmodule