// Seed: 3568905522
module module_0 (
    input uwire id_0
);
  tri1 id_2 = 1;
  assign id_2 = 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input supply1 id_2,
    input uwire id_3,
    output wand id_4,
    output tri1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    output wand id_8,
    input supply1 id_9,
    input wand id_10,
    output wire id_11,
    input uwire id_12,
    input tri1 id_13,
    output supply0 id_14,
    input supply1 id_15
);
  assign id_4 = 1;
  assign id_5 = 1;
  module_0(
      id_6
  );
  always id_8 = id_12;
endmodule
