
---------- Begin Simulation Statistics ----------
host_inst_rate                                 174134                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406188                       # Number of bytes of host memory used
host_seconds                                   114.85                       # Real time elapsed on the host
host_tick_rate                              429045466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.049278                       # Number of seconds simulated
sim_ticks                                 49277781000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7234244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 44920.289717                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 38950.378491                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6182391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    47249541500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.145399                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1051853                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            458047                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  23128929500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593805                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 73308.088002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 70044.739517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                842173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   29520140725                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.323479                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              402686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           154282                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  17399393475                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 52091.412125                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.640761                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           82543                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4299781431                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8479103                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 52779.390738                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 48121.455571                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7024564                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     76769682225                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.171544                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1454539                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             612329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  40528322975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099328                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997163                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.094418                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8479103                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 52779.390738                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 48121.455571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7024564                       # number of overall hits
system.cpu.dcache.overall_miss_latency    76769682225                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.171544                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1454539                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            612329                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  40528322975                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099328                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842209                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592793                       # number of replacements
system.cpu.dcache.sampled_refs                 593817                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.094418                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7506299                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501353598000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13050929                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 65040.419162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 63288.216561                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13050261                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       43447000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  668                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                38                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     39745000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        42400                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20714.700000                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       212000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13050929                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 65040.419162                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 63288.216561                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13050261                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        43447000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   668                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 38                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     39745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.712134                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            364.612440                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13050929                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 65040.419162                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 63288.216561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13050261                       # number of overall hits
system.cpu.icache.overall_miss_latency       43447000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  668                       # number of overall misses
system.cpu.icache.overall_mshr_hits                38                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     39745000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                364.612440                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13050261                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           547594820000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 57724.184531                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     22402929189                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                388103                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594436                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       79651.709600                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  64562.303811                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         357480                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            18873950500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.398623                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       236956                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     14591                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       14356203000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.374072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  222362                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    69006.944572                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 53457.325677                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         17140841983                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    13278425497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.992543                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594447                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        79651.263678                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   64561.815058                       # average overall mshr miss latency
system.l2.demand_hits                          357480                       # number of demand (read+write) hits
system.l2.demand_miss_latency             18874721000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.398634                       # miss rate for demand accesses
system.l2.demand_misses                        236967                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      14591                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        14356804500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.374084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   222373                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.382145                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.303314                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6261.060117                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4969.500629                       # Average occupied blocks per context
system.l2.overall_accesses                     594447                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       79651.263678                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  60214.871164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         357480                       # number of overall hits
system.l2.overall_miss_latency            18874721000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.398634                       # miss rate for overall accesses
system.l2.overall_misses                       236967                       # number of overall misses
system.l2.overall_mshr_hits                     14591                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       36759733689                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.026965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  610476                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.920539                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        357264                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        44197                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       464796                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           403753                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        16831                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         594065                       # number of replacements
system.l2.sampled_refs                         610449                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11230.560746                       # Cycle average of tags in use
system.l2.total_refs                           605897                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   548633942500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 78061939                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         110294                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       151134                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        13105                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       195496                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         208197                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       700758                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16679401                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.601928                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.853354                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     14596958     87.51%     87.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       292616      1.75%     89.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       248110      1.49%     90.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       294198      1.76%     92.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       219522      1.32%     93.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       145596      0.87%     94.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       115265      0.69%     95.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        66378      0.40%     95.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       700758      4.20%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16679401                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039798                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597949                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152952                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        13102                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039798                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8538134                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.049361                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.049361                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6530026                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12690                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30336023                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6026872                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4058990                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1384636                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        63512                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6807641                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6777106                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30535                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6155860                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6125348                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30512                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        651781                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            651758                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            208197                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3030798                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7188190                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       303874                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30600289                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        804260                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.010159                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3030798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       110298                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.493162                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18064037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.693989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.189327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13906655     76.99%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          54564      0.30%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         109554      0.61%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          60916      0.34%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         156360      0.87%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          61061      0.34%     79.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         175085      0.97%     80.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         156122      0.86%     81.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3383720     18.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18064037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2429585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158535                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41698                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.687378                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6919028                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           651781                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6631249                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11519524                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.845856                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5609080                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.562103                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11553198                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18343                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3737068                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7408870                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2886488                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       799632                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18667934                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6267247                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1965259                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14086871                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        36007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2780                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1384636                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        84929                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2527656                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1967                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         2180                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3810913                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       244629                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2180                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8504                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         9839                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.487957                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.487957                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       913938      5.69%      5.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8173      0.05%      5.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4529792     28.22%     33.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3284586     20.46%     54.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6643869     41.39%     95.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       671776      4.18%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16052134                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       168539                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.010499                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           29      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1171      0.69%      0.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        88766     52.67%     53.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     53.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     53.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        77072     45.73%     99.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1501      0.89%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18064037                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.888624                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.537256                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11645699     64.47%     64.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2137342     11.83%     76.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1770718      9.80%     86.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1150812      6.37%     92.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       634795      3.51%     95.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       260969      1.44%     97.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       253928      1.41%     98.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       124865      0.69%     99.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        84909      0.47%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18064037                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.783275                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18626236                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16052134                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8625620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1241519                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7314275                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3030810                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3030798                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       321603                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        76936                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7408870                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       799632                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               20493622                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      5516562                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193396                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        92310                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6536254                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       946777                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        19893                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42559698                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27271421                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25817231                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3587469                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1384636                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1039115                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16623796                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2716230                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 47594                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
