{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698981361042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698981361048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 23:16:00 2023 " "Processing started: Thu Nov 02 23:16:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698981361048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981361048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981361048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698981361352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698981361353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981368897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981368899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981368900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981368902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981368903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981368904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sx.v 3 3 " "Found 3 design units, including 3 entities, in source file sx.v" { { "Info" "ISGN_ENTITY_NAME" "1 SX " "Found entity 1: SX" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368906 ""} { "Info" "ISGN_ENTITY_NAME" "2 SX_T " "Found entity 2: SX_T" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368906 ""} { "Info" "ISGN_ENTITY_NAME" "3 SX_PC " "Found entity 3: SX_PC" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981368906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981368907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_12bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_12bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_12bit " "Found entity 1: reg_12bit" {  } { { "reg_12bit.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/reg_12bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981368908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_by2.v 2 2 " "Found 2 design units, including 2 entities, in source file clock_divider_by2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_by2 " "Found entity 1: clock_divider_by2" {  } { { "clock_divider_by2.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/clock_divider_by2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368909 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_dffe " "Found entity 2: clk_dffe" {  } { { "clock_divider_by2.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/clock_divider_by2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981368909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus1.v 2 2 " "Found 2 design units, including 2 entities, in source file plus1.v" { { "Info" "ISGN_ENTITY_NAME" "1 plus1 " "Found entity 1: plus1" {  } { { "plus1.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/plus1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368910 ""} { "Info" "ISGN_ENTITY_NAME" "2 plusN " "Found entity 2: plusN" {  } { { "plus1.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/plus1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981368910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_tb " "Found entity 1: skeleton_tb" {  } { { "skeleton_tb.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981368912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981368913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981368913 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_2 skeleton.v(24) " "Verilog HDL Implicit Net warning at skeleton.v(24): created implicit net for \"clock_2\"" {  } { { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981368913 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_2_ skeleton.v(24) " "Verilog HDL Implicit Net warning at skeleton.v(24): created implicit net for \"clock_2_\"" {  } { { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981368913 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_4 skeleton.v(25) " "Verilog HDL Implicit Net warning at skeleton.v(25): created implicit net for \"clock_4\"" {  } { { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981368913 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_4_ skeleton.v(25) " "Verilog HDL Implicit Net warning at skeleton.v(25): created implicit net for \"clock_4_\"" {  } { { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981368913 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "j Control.v(45) " "Verilog HDL Implicit Net warning at Control.v(45): created implicit net for \"j\"" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981368913 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_2 skeleton_tb.v(16) " "Verilog HDL Implicit Net warning at skeleton_tb.v(16): created implicit net for \"clock_2\"" {  } { { "skeleton_tb.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981368913 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_2_ skeleton_tb.v(16) " "Verilog HDL Implicit Net warning at skeleton_tb.v(16): created implicit net for \"clock_2_\"" {  } { { "skeleton_tb.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981368913 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_4 skeleton_tb.v(17) " "Verilog HDL Implicit Net warning at skeleton_tb.v(17): created implicit net for \"clock_4\"" {  } { { "skeleton_tb.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981368914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_4_ skeleton_tb.v(17) " "Verilog HDL Implicit Net warning at skeleton_tb.v(17): created implicit net for \"clock_4_\"" {  } { { "skeleton_tb.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981368914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698981368983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dffe clk_dffe:clk2 " "Elaborating entity \"clk_dffe\" for hierarchy \"clk_dffe:clk2\"" {  } { { "skeleton.v" "clk2" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981368985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref clk_dffe:clk2\|dffe_ref:dff_ins " "Elaborating entity \"dffe_ref\" for hierarchy \"clk_dffe:clk2\|dffe_ref:dff_ins\"" {  } { { "clock_divider_by2.v" "dff_ins" { Text "C:/intelFPGA_lite/17.0/checkpoint4/clock_divider_by2.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981368986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981368993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/intelFPGA_lite/17.0/checkpoint4/mif_outputs/FullTestCases.mif " "Parameter \"init_file\" = \"C:/intelFPGA_lite/17.0/checkpoint4/mif_outputs/FullTestCases.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369025 ""}  } { { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698981369025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ee1 " "Found entity 1: altsyncram_0ee1" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981369068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981369068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ee1 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated " "Elaborating entity \"altsyncram_0ee1\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698981369079 ""}  } { { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698981369079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0jf1 " "Found entity 1: altsyncram_0jf1" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698981369121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981369121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0jf1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated " "Elaborating entity \"altsyncram_0jf1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369123 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698981369128 "|skeleton|regfile:my_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.v(176) " "Verilog HDL assignment warning at processor.v(176): truncated value with size 32 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369131 "|skeleton|processor:my_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus1 processor:my_processor\|plus1:plus1_0 " "Elaborating entity \"plus1\" for hierarchy \"processor:my_processor\|plus1:plus1_0\"" {  } { { "processor.v" "plus1_0" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|plus1:plus1_0\|alu:alu_insn " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|plus1:plus1_0\|alu:alu_insn\"" {  } { { "plus1.v" "alu_insn" { Text "C:/intelFPGA_lite/17.0/checkpoint4/plus1.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369149 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698981369150 "|skeleton|processor:my_processor|alu:alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SX_PC processor:my_processor\|SX_PC:sx_pc " "Elaborating entity \"SX_PC\" for hierarchy \"processor:my_processor\|SX_PC:sx_pc\"" {  } { { "processor.v" "sx_pc" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plusN processor:my_processor\|plusN:plusN_0 " "Elaborating entity \"plusN\" for hierarchy \"processor:my_processor\|plusN:plusN_0\"" {  } { { "processor.v" "plusN_0" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_12bit processor:my_processor\|reg_12bit:PC " "Elaborating entity \"reg_12bit\" for hierarchy \"processor:my_processor\|reg_12bit:PC\"" {  } { { "processor.v" "PC" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control processor:my_processor\|Control:control0 " "Elaborating entity \"Control\" for hierarchy \"processor:my_processor\|Control:control0\"" {  } { { "processor.v" "control0" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(18) " "Verilog HDL assignment warning at Control.v(18): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369156 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(21) " "Verilog HDL assignment warning at Control.v(21): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369156 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(24) " "Verilog HDL assignment warning at Control.v(24): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369156 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(27) " "Verilog HDL assignment warning at Control.v(27): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369156 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(39) " "Verilog HDL assignment warning at Control.v(39): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369156 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(42) " "Verilog HDL assignment warning at Control.v(42): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369156 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(45) " "Verilog HDL assignment warning at Control.v(45): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369156 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(48) " "Verilog HDL assignment warning at Control.v(48): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369156 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(50) " "Verilog HDL assignment warning at Control.v(50): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369156 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(52) " "Verilog HDL assignment warning at Control.v(52): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369156 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(55) " "Verilog HDL assignment warning at Control.v(55): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369156 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(58) " "Verilog HDL assignment warning at Control.v(58): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369157 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(61) " "Verilog HDL assignment warning at Control.v(61): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369157 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(64) " "Verilog HDL assignment warning at Control.v(64): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369157 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(68) " "Verilog HDL assignment warning at Control.v(68): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369157 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(72) " "Verilog HDL assignment warning at Control.v(72): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369157 "|skeleton|processor:my_processor|Control:control0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(78) " "Verilog HDL assignment warning at Control.v(78): truncated value with size 32 to match size of target (1)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/Control.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698981369157 "|skeleton|processor:my_processor|Control:control0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SX processor:my_processor\|SX:SX0 " "Elaborating entity \"SX\" for hierarchy \"processor:my_processor\|SX:SX0\"" {  } { { "processor.v" "SX0" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SX_T processor:my_processor\|SX_T:SX1 " "Elaborating entity \"SX_T\" for hierarchy \"processor:my_processor\|SX_T:SX1\"" {  } { { "processor.v" "SX1" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981369158 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[0\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[1\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[2\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[3\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[4\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[5\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[6\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[7\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[8\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[9\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[10\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[11\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[12\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[13\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[14\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[15\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[16\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[17\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[18\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[19\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[20\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[21\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[22\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[23\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[24\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[25\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[26\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[27\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[28\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[29\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[30\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[31\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0jf1.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[0\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[1\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[2\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[3\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[4\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[5\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[6\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[7\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[8\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[9\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[10\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[11\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[12\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[13\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[14\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[15\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[16\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[17\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[18\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[19\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[20\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[21\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[22\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[23\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[24\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[25\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[26\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[27\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[28\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[29\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[30\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[31\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0ee1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0ee1.tdf" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/db/altsyncram_0ee1.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698981369300 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0ee1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1698981369300 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1698981369300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698981369618 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1036 " "1036 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698981369898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698981370009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698981370009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698981370046 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698981370046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698981370046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698981370046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698981370076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 23:16:10 2023 " "Processing ended: Thu Nov 02 23:16:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698981370076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698981370076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698981370076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698981370076 ""}
