<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="WIDTHAD" TYPE="INTEGER" VALUE="16" />
		<PARAMETER NAME="NODE_NAME" TYPE="INTEGER" VALUE="0" />
		<PARAMETER NAME="FIFO_SIZE" TYPE="INTEGER" VALUE="16" />
		<PARAMETER NAME="BACKPRESSURE_ENABLED" TYPE="INTEGER" VALUE="0" />
		<PARAMETER NAME="FIFO_SIZE_WIDTH" TYPE="INTEGER" VALUE="5" />
		<PARAMETER NAME="WIDTH_WORD" TYPE="INTEGER" VALUE="8" />
		<PARAMETER NAME="IS_READABLE" TYPE="INTEGER" VALUE="1" />
		<PARAMETER NAME="IS_DATA_IN_RAM" TYPE="INTEGER" VALUE="1" />
		<PARAMETER NAME="CVALUE" TYPE="INTEGER" />
		<PARAMETER NAME="NUMWORDS" TYPE="INTEGER" VALUE="1" />
		<PARAMETER NAME="SHIFT_COUNT_BITS" TYPE="INTEGER" VALUE="4" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="sld_mod_ram_rom" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="adapter_ready" TYPE="INPUT" />
		<PORT NAME="adapter_queue_size" TYPE="INPUT" WIDTH="FIFO_SIZE_WIDTH" />
		<PORT NAME="adapter_valid" TYPE="INPUT" />
		<PORT NAME="data_read" TYPE="INPUT" WIDTH="WIDTH_WORD" />
		<PORT NAME="sld_valid" TYPE="OUTPUT" />
		<PORT NAME="sld_ready" TYPE="OUTPUT" />
		<PORT NAME="enable_write" TYPE="OUTPUT" />
		<PORT NAME="tck_usr" TYPE="OUTPUT" />
		<PORT NAME="address" TYPE="OUTPUT" WIDTH="WIDTHAD" />
		<PORT NAME="adapter_reset" TYPE="OUTPUT" />
		<PORT NAME="clr_out" TYPE="OUTPUT" />
		<PORT NAME="data_write" TYPE="OUTPUT" WIDTH="WIDTH_WORD" />
	</PORTS>
</ROOT>
