{
    "ROUTING_CORES": 2,
    "RUN_KLAYOUT_XOR": false,
    "RUN_KLAYOUT_DRC": false,

    "//": "COMMENTED OUT: Over-fixing hold slack...",
    "//PL_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "//GLB_RESIZER_HOLD_SLACK_MARGIN": 0.1,
    "//PL_RESIZER_HOLD_MAX_BUFFER_PERCENT": 80,
    "//GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT": 80,

    "DESIGN_NAME": "REPLACEME_project_macro_name",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/REPLACEME_project_macro_name.v",
        "dir::../../verilog/rtl/REPLACEME_all_other_rtl_source_files.v"
    ],
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "CLOCK_PORT": "REPLACEME_clock_port",
    "CLOCK_NET": ["REPLACEME_project_macro_name.REPLACEME_clock_net"],
    "CLOCK_PERIOD": 25,
    "FP_SIZING": "relative",
    "FP_ASPECT_RATIO": 1.5,
    "FP_CORE_UTIL": 50,
    "PL_TARGET_DENSITY": 0.55,
    "BASE_SDC_FILE": "dir::base_REPLACEME_project_macro_name.sdc",
    
    "//": "Common stuff for GFMPW-1...",
    "PDK": "gf180mcuD",
    "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
    "DESIGN_IS_CORE": 0,
    "PL_BASIC_PLACEMENT": 0,
    "MAX_FANOUT_CONSTRAINT": 4,
    "RT_MAX_LAYER": "Metal4",
    "VDD_NETS": ["vdd"],
    "GND_NETS": ["vss"],
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "RUN_CVC": 1,
    "QUIT_ON_LINTER_ERRORS": 0
}
