#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17c6d70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17c6f00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17b82d0 .functor NOT 1, L_0x18232a0, C4<0>, C4<0>, C4<0>;
L_0x1823080 .functor XOR 2, L_0x1822f20, L_0x1822fe0, C4<00>, C4<00>;
L_0x1823190 .functor XOR 2, L_0x1823080, L_0x18230f0, C4<00>, C4<00>;
v0x181aed0_0 .net *"_ivl_10", 1 0, L_0x18230f0;  1 drivers
v0x181afd0_0 .net *"_ivl_12", 1 0, L_0x1823190;  1 drivers
v0x181b0b0_0 .net *"_ivl_2", 1 0, L_0x181e1f0;  1 drivers
v0x181b170_0 .net *"_ivl_4", 1 0, L_0x1822f20;  1 drivers
v0x181b250_0 .net *"_ivl_6", 1 0, L_0x1822fe0;  1 drivers
v0x181b380_0 .net *"_ivl_8", 1 0, L_0x1823080;  1 drivers
v0x181b460_0 .net "a", 0 0, v0x1815c70_0;  1 drivers
v0x181b500_0 .net "b", 0 0, v0x1815d10_0;  1 drivers
v0x181b5a0_0 .net "c", 0 0, v0x1815db0_0;  1 drivers
v0x181b640_0 .var "clk", 0 0;
v0x181b6e0_0 .net "d", 0 0, v0x1815ef0_0;  1 drivers
v0x181b780_0 .net "out_pos_dut", 0 0, L_0x1822da0;  1 drivers
v0x181b820_0 .net "out_pos_ref", 0 0, L_0x181cd50;  1 drivers
v0x181b8c0_0 .net "out_sop_dut", 0 0, L_0x18200d0;  1 drivers
v0x181b960_0 .net "out_sop_ref", 0 0, L_0x17f0420;  1 drivers
v0x181ba00_0 .var/2u "stats1", 223 0;
v0x181baa0_0 .var/2u "strobe", 0 0;
v0x181bb40_0 .net "tb_match", 0 0, L_0x18232a0;  1 drivers
v0x181bc10_0 .net "tb_mismatch", 0 0, L_0x17b82d0;  1 drivers
v0x181bcb0_0 .net "wavedrom_enable", 0 0, v0x18161c0_0;  1 drivers
v0x181bd80_0 .net "wavedrom_title", 511 0, v0x1816260_0;  1 drivers
L_0x181e1f0 .concat [ 1 1 0 0], L_0x181cd50, L_0x17f0420;
L_0x1822f20 .concat [ 1 1 0 0], L_0x181cd50, L_0x17f0420;
L_0x1822fe0 .concat [ 1 1 0 0], L_0x1822da0, L_0x18200d0;
L_0x18230f0 .concat [ 1 1 0 0], L_0x181cd50, L_0x17f0420;
L_0x18232a0 .cmp/eeq 2, L_0x181e1f0, L_0x1823190;
S_0x17c7090 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17c6f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17b86b0 .functor AND 1, v0x1815db0_0, v0x1815ef0_0, C4<1>, C4<1>;
L_0x17b8a90 .functor NOT 1, v0x1815c70_0, C4<0>, C4<0>, C4<0>;
L_0x17b8e70 .functor NOT 1, v0x1815d10_0, C4<0>, C4<0>, C4<0>;
L_0x17b90f0 .functor AND 1, L_0x17b8a90, L_0x17b8e70, C4<1>, C4<1>;
L_0x17d1900 .functor AND 1, L_0x17b90f0, v0x1815db0_0, C4<1>, C4<1>;
L_0x17f0420 .functor OR 1, L_0x17b86b0, L_0x17d1900, C4<0>, C4<0>;
L_0x181c1d0 .functor NOT 1, v0x1815d10_0, C4<0>, C4<0>, C4<0>;
L_0x181c240 .functor OR 1, L_0x181c1d0, v0x1815ef0_0, C4<0>, C4<0>;
L_0x181c350 .functor AND 1, v0x1815db0_0, L_0x181c240, C4<1>, C4<1>;
L_0x181c410 .functor NOT 1, v0x1815c70_0, C4<0>, C4<0>, C4<0>;
L_0x181c4e0 .functor OR 1, L_0x181c410, v0x1815d10_0, C4<0>, C4<0>;
L_0x181c550 .functor AND 1, L_0x181c350, L_0x181c4e0, C4<1>, C4<1>;
L_0x181c6d0 .functor NOT 1, v0x1815d10_0, C4<0>, C4<0>, C4<0>;
L_0x181c740 .functor OR 1, L_0x181c6d0, v0x1815ef0_0, C4<0>, C4<0>;
L_0x181c660 .functor AND 1, v0x1815db0_0, L_0x181c740, C4<1>, C4<1>;
L_0x181c8d0 .functor NOT 1, v0x1815c70_0, C4<0>, C4<0>, C4<0>;
L_0x181c9d0 .functor OR 1, L_0x181c8d0, v0x1815ef0_0, C4<0>, C4<0>;
L_0x181ca90 .functor AND 1, L_0x181c660, L_0x181c9d0, C4<1>, C4<1>;
L_0x181cc40 .functor XNOR 1, L_0x181c550, L_0x181ca90, C4<0>, C4<0>;
v0x17b7c00_0 .net *"_ivl_0", 0 0, L_0x17b86b0;  1 drivers
v0x17b8000_0 .net *"_ivl_12", 0 0, L_0x181c1d0;  1 drivers
v0x17b83e0_0 .net *"_ivl_14", 0 0, L_0x181c240;  1 drivers
v0x17b87c0_0 .net *"_ivl_16", 0 0, L_0x181c350;  1 drivers
v0x17b8ba0_0 .net *"_ivl_18", 0 0, L_0x181c410;  1 drivers
v0x17b8f80_0 .net *"_ivl_2", 0 0, L_0x17b8a90;  1 drivers
v0x17b9200_0 .net *"_ivl_20", 0 0, L_0x181c4e0;  1 drivers
v0x18141e0_0 .net *"_ivl_24", 0 0, L_0x181c6d0;  1 drivers
v0x18142c0_0 .net *"_ivl_26", 0 0, L_0x181c740;  1 drivers
v0x18143a0_0 .net *"_ivl_28", 0 0, L_0x181c660;  1 drivers
v0x1814480_0 .net *"_ivl_30", 0 0, L_0x181c8d0;  1 drivers
v0x1814560_0 .net *"_ivl_32", 0 0, L_0x181c9d0;  1 drivers
v0x1814640_0 .net *"_ivl_36", 0 0, L_0x181cc40;  1 drivers
L_0x7f51b31e8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1814700_0 .net *"_ivl_38", 0 0, L_0x7f51b31e8018;  1 drivers
v0x18147e0_0 .net *"_ivl_4", 0 0, L_0x17b8e70;  1 drivers
v0x18148c0_0 .net *"_ivl_6", 0 0, L_0x17b90f0;  1 drivers
v0x18149a0_0 .net *"_ivl_8", 0 0, L_0x17d1900;  1 drivers
v0x1814a80_0 .net "a", 0 0, v0x1815c70_0;  alias, 1 drivers
v0x1814b40_0 .net "b", 0 0, v0x1815d10_0;  alias, 1 drivers
v0x1814c00_0 .net "c", 0 0, v0x1815db0_0;  alias, 1 drivers
v0x1814cc0_0 .net "d", 0 0, v0x1815ef0_0;  alias, 1 drivers
v0x1814d80_0 .net "out_pos", 0 0, L_0x181cd50;  alias, 1 drivers
v0x1814e40_0 .net "out_sop", 0 0, L_0x17f0420;  alias, 1 drivers
v0x1814f00_0 .net "pos0", 0 0, L_0x181c550;  1 drivers
v0x1814fc0_0 .net "pos1", 0 0, L_0x181ca90;  1 drivers
L_0x181cd50 .functor MUXZ 1, L_0x7f51b31e8018, L_0x181c550, L_0x181cc40, C4<>;
S_0x1815140 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17c6f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1815c70_0 .var "a", 0 0;
v0x1815d10_0 .var "b", 0 0;
v0x1815db0_0 .var "c", 0 0;
v0x1815e50_0 .net "clk", 0 0, v0x181b640_0;  1 drivers
v0x1815ef0_0 .var "d", 0 0;
v0x1815fe0_0 .var/2u "fail", 0 0;
v0x1816080_0 .var/2u "fail1", 0 0;
v0x1816120_0 .net "tb_match", 0 0, L_0x18232a0;  alias, 1 drivers
v0x18161c0_0 .var "wavedrom_enable", 0 0;
v0x1816260_0 .var "wavedrom_title", 511 0;
E_0x17c56e0/0 .event negedge, v0x1815e50_0;
E_0x17c56e0/1 .event posedge, v0x1815e50_0;
E_0x17c56e0 .event/or E_0x17c56e0/0, E_0x17c56e0/1;
S_0x1815470 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1815140;
 .timescale -12 -12;
v0x18156b0_0 .var/2s "i", 31 0;
E_0x17c5580 .event posedge, v0x1815e50_0;
S_0x18157b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1815140;
 .timescale -12 -12;
v0x18159b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1815a90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1815140;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1816440 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17c6f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x181cf00 .functor NOT 1, v0x1815d10_0, C4<0>, C4<0>, C4<0>;
L_0x181d0a0 .functor AND 1, v0x1815c70_0, L_0x181cf00, C4<1>, C4<1>;
L_0x181d180 .functor NOT 1, v0x1815db0_0, C4<0>, C4<0>, C4<0>;
L_0x181d300 .functor AND 1, L_0x181d0a0, L_0x181d180, C4<1>, C4<1>;
L_0x181d440 .functor NOT 1, v0x1815ef0_0, C4<0>, C4<0>, C4<0>;
L_0x181d5c0 .functor AND 1, L_0x181d300, L_0x181d440, C4<1>, C4<1>;
L_0x181d710 .functor NOT 1, v0x1815c70_0, C4<0>, C4<0>, C4<0>;
L_0x181d890 .functor AND 1, L_0x181d710, v0x1815d10_0, C4<1>, C4<1>;
L_0x181d9a0 .functor NOT 1, v0x1815db0_0, C4<0>, C4<0>, C4<0>;
L_0x181da10 .functor AND 1, L_0x181d890, L_0x181d9a0, C4<1>, C4<1>;
L_0x181db80 .functor NOT 1, v0x1815ef0_0, C4<0>, C4<0>, C4<0>;
L_0x181dbf0 .functor AND 1, L_0x181da10, L_0x181db80, C4<1>, C4<1>;
L_0x181dd20 .functor OR 1, L_0x181d5c0, L_0x181dbf0, C4<0>, C4<0>;
L_0x181de30 .functor NOT 1, v0x1815c70_0, C4<0>, C4<0>, C4<0>;
L_0x181dcb0 .functor NOT 1, v0x1815d10_0, C4<0>, C4<0>, C4<0>;
L_0x181df20 .functor AND 1, L_0x181de30, L_0x181dcb0, C4<1>, C4<1>;
L_0x181e0c0 .functor AND 1, L_0x181df20, v0x1815db0_0, C4<1>, C4<1>;
L_0x181e180 .functor NOT 1, v0x1815ef0_0, C4<0>, C4<0>, C4<0>;
L_0x181e290 .functor AND 1, L_0x181e0c0, L_0x181e180, C4<1>, C4<1>;
L_0x181e3a0 .functor OR 1, L_0x181dd20, L_0x181e290, C4<0>, C4<0>;
L_0x181e560 .functor NOT 1, v0x1815c70_0, C4<0>, C4<0>, C4<0>;
L_0x181e5d0 .functor NOT 1, v0x1815d10_0, C4<0>, C4<0>, C4<0>;
L_0x181e700 .functor AND 1, L_0x181e560, L_0x181e5d0, C4<1>, C4<1>;
L_0x181e810 .functor NOT 1, v0x1815db0_0, C4<0>, C4<0>, C4<0>;
L_0x181e950 .functor AND 1, L_0x181e700, L_0x181e810, C4<1>, C4<1>;
L_0x181ea60 .functor AND 1, L_0x181e950, v0x1815ef0_0, C4<1>, C4<1>;
L_0x181ec00 .functor OR 1, L_0x181e3a0, L_0x181ea60, C4<0>, C4<0>;
L_0x181ed10 .functor NOT 1, v0x1815c70_0, C4<0>, C4<0>, C4<0>;
L_0x181ee70 .functor NOT 1, v0x1815d10_0, C4<0>, C4<0>, C4<0>;
L_0x181eee0 .functor AND 1, L_0x181ed10, L_0x181ee70, C4<1>, C4<1>;
L_0x181f0f0 .functor NOT 1, v0x1815db0_0, C4<0>, C4<0>, C4<0>;
L_0x181f160 .functor AND 1, L_0x181eee0, L_0x181f0f0, C4<1>, C4<1>;
L_0x181f380 .functor NOT 1, v0x1815ef0_0, C4<0>, C4<0>, C4<0>;
L_0x181f3f0 .functor AND 1, L_0x181f160, L_0x181f380, C4<1>, C4<1>;
L_0x181f620 .functor OR 1, L_0x181ec00, L_0x181f3f0, C4<0>, C4<0>;
L_0x181f730 .functor NOT 1, v0x1815c70_0, C4<0>, C4<0>, C4<0>;
L_0x181f8d0 .functor AND 1, L_0x181f730, v0x1815d10_0, C4<1>, C4<1>;
L_0x181f990 .functor AND 1, L_0x181f8d0, v0x1815db0_0, C4<1>, C4<1>;
L_0x181f7a0 .functor AND 1, L_0x181f990, v0x1815ef0_0, C4<1>, C4<1>;
L_0x181f860 .functor OR 1, L_0x181f620, L_0x181f7a0, C4<0>, C4<0>;
L_0x181fd80 .functor AND 1, v0x1815c70_0, v0x1815d10_0, C4<1>, C4<1>;
L_0x181fdf0 .functor AND 1, L_0x181fd80, v0x1815db0_0, C4<1>, C4<1>;
L_0x1820010 .functor AND 1, L_0x181fdf0, v0x1815ef0_0, C4<1>, C4<1>;
L_0x18200d0 .functor OR 1, L_0x181f860, L_0x1820010, C4<0>, C4<0>;
L_0x18203a0 .functor NOT 1, v0x1815c70_0, C4<0>, C4<0>, C4<0>;
L_0x1820410 .functor NOT 1, v0x1815d10_0, C4<0>, C4<0>, C4<0>;
L_0x1820600 .functor OR 1, L_0x18203a0, L_0x1820410, C4<0>, C4<0>;
L_0x1820710 .functor OR 1, L_0x1820600, v0x1815db0_0, C4<0>, C4<0>;
L_0x1820960 .functor OR 1, L_0x1820710, v0x1815ef0_0, C4<0>, C4<0>;
L_0x1820a20 .functor NOT 1, v0x1815d10_0, C4<0>, C4<0>, C4<0>;
L_0x1820c30 .functor OR 1, v0x1815c70_0, L_0x1820a20, C4<0>, C4<0>;
L_0x1820cf0 .functor NOT 1, v0x1815db0_0, C4<0>, C4<0>, C4<0>;
L_0x1821120 .functor OR 1, L_0x1820c30, L_0x1820cf0, C4<0>, C4<0>;
L_0x1821230 .functor NOT 1, v0x1815ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1821670 .functor OR 1, L_0x1821120, L_0x1821230, C4<0>, C4<0>;
L_0x1821780 .functor AND 1, L_0x1820960, L_0x1821670, C4<1>, C4<1>;
L_0x1821a60 .functor OR 1, v0x1815c70_0, v0x1815d10_0, C4<0>, C4<0>;
L_0x1821ce0 .functor NOT 1, v0x1815db0_0, C4<0>, C4<0>, C4<0>;
L_0x1821f30 .functor OR 1, L_0x1821a60, L_0x1821ce0, C4<0>, C4<0>;
L_0x1822040 .functor NOT 1, v0x1815ef0_0, C4<0>, C4<0>, C4<0>;
L_0x18222a0 .functor OR 1, L_0x1821f30, L_0x1822040, C4<0>, C4<0>;
L_0x18223b0 .functor AND 1, L_0x1821780, L_0x18222a0, C4<1>, C4<1>;
L_0x18226c0 .functor OR 1, v0x1815c70_0, v0x1815d10_0, C4<0>, C4<0>;
L_0x1822730 .functor OR 1, L_0x18226c0, v0x1815db0_0, C4<0>, C4<0>;
L_0x1822a00 .functor NOT 1, v0x1815ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1822a70 .functor OR 1, L_0x1822730, L_0x1822a00, C4<0>, C4<0>;
L_0x1822da0 .functor AND 1, L_0x18223b0, L_0x1822a70, C4<1>, C4<1>;
v0x1816600_0 .net *"_ivl_0", 0 0, L_0x181cf00;  1 drivers
v0x18166e0_0 .net *"_ivl_10", 0 0, L_0x181d5c0;  1 drivers
v0x18167c0_0 .net *"_ivl_100", 0 0, L_0x1820c30;  1 drivers
v0x18168b0_0 .net *"_ivl_102", 0 0, L_0x1820cf0;  1 drivers
v0x1816990_0 .net *"_ivl_104", 0 0, L_0x1821120;  1 drivers
v0x1816ac0_0 .net *"_ivl_106", 0 0, L_0x1821230;  1 drivers
v0x1816ba0_0 .net *"_ivl_108", 0 0, L_0x1821670;  1 drivers
v0x1816c80_0 .net *"_ivl_110", 0 0, L_0x1821780;  1 drivers
v0x1816d60_0 .net *"_ivl_112", 0 0, L_0x1821a60;  1 drivers
v0x1816ed0_0 .net *"_ivl_114", 0 0, L_0x1821ce0;  1 drivers
v0x1816fb0_0 .net *"_ivl_116", 0 0, L_0x1821f30;  1 drivers
v0x1817090_0 .net *"_ivl_118", 0 0, L_0x1822040;  1 drivers
v0x1817170_0 .net *"_ivl_12", 0 0, L_0x181d710;  1 drivers
v0x1817250_0 .net *"_ivl_120", 0 0, L_0x18222a0;  1 drivers
v0x1817330_0 .net *"_ivl_122", 0 0, L_0x18223b0;  1 drivers
v0x1817410_0 .net *"_ivl_124", 0 0, L_0x18226c0;  1 drivers
v0x18174f0_0 .net *"_ivl_126", 0 0, L_0x1822730;  1 drivers
v0x18176e0_0 .net *"_ivl_128", 0 0, L_0x1822a00;  1 drivers
v0x18177c0_0 .net *"_ivl_130", 0 0, L_0x1822a70;  1 drivers
v0x18178a0_0 .net *"_ivl_14", 0 0, L_0x181d890;  1 drivers
v0x1817980_0 .net *"_ivl_16", 0 0, L_0x181d9a0;  1 drivers
v0x1817a60_0 .net *"_ivl_18", 0 0, L_0x181da10;  1 drivers
v0x1817b40_0 .net *"_ivl_2", 0 0, L_0x181d0a0;  1 drivers
v0x1817c20_0 .net *"_ivl_20", 0 0, L_0x181db80;  1 drivers
v0x1817d00_0 .net *"_ivl_22", 0 0, L_0x181dbf0;  1 drivers
v0x1817de0_0 .net *"_ivl_24", 0 0, L_0x181dd20;  1 drivers
v0x1817ec0_0 .net *"_ivl_26", 0 0, L_0x181de30;  1 drivers
v0x1817fa0_0 .net *"_ivl_28", 0 0, L_0x181dcb0;  1 drivers
v0x1818080_0 .net *"_ivl_30", 0 0, L_0x181df20;  1 drivers
v0x1818160_0 .net *"_ivl_32", 0 0, L_0x181e0c0;  1 drivers
v0x1818240_0 .net *"_ivl_34", 0 0, L_0x181e180;  1 drivers
v0x1818320_0 .net *"_ivl_36", 0 0, L_0x181e290;  1 drivers
v0x1818400_0 .net *"_ivl_38", 0 0, L_0x181e3a0;  1 drivers
v0x18186f0_0 .net *"_ivl_4", 0 0, L_0x181d180;  1 drivers
v0x18187d0_0 .net *"_ivl_40", 0 0, L_0x181e560;  1 drivers
v0x18188b0_0 .net *"_ivl_42", 0 0, L_0x181e5d0;  1 drivers
v0x1818990_0 .net *"_ivl_44", 0 0, L_0x181e700;  1 drivers
v0x1818a70_0 .net *"_ivl_46", 0 0, L_0x181e810;  1 drivers
v0x1818b50_0 .net *"_ivl_48", 0 0, L_0x181e950;  1 drivers
v0x1818c30_0 .net *"_ivl_50", 0 0, L_0x181ea60;  1 drivers
v0x1818d10_0 .net *"_ivl_52", 0 0, L_0x181ec00;  1 drivers
v0x1818df0_0 .net *"_ivl_54", 0 0, L_0x181ed10;  1 drivers
v0x1818ed0_0 .net *"_ivl_56", 0 0, L_0x181ee70;  1 drivers
v0x1818fb0_0 .net *"_ivl_58", 0 0, L_0x181eee0;  1 drivers
v0x1819090_0 .net *"_ivl_6", 0 0, L_0x181d300;  1 drivers
v0x1819170_0 .net *"_ivl_60", 0 0, L_0x181f0f0;  1 drivers
v0x1819250_0 .net *"_ivl_62", 0 0, L_0x181f160;  1 drivers
v0x1819330_0 .net *"_ivl_64", 0 0, L_0x181f380;  1 drivers
v0x1819410_0 .net *"_ivl_66", 0 0, L_0x181f3f0;  1 drivers
v0x18194f0_0 .net *"_ivl_68", 0 0, L_0x181f620;  1 drivers
v0x18195d0_0 .net *"_ivl_70", 0 0, L_0x181f730;  1 drivers
v0x18196b0_0 .net *"_ivl_72", 0 0, L_0x181f8d0;  1 drivers
v0x1819790_0 .net *"_ivl_74", 0 0, L_0x181f990;  1 drivers
v0x1819870_0 .net *"_ivl_76", 0 0, L_0x181f7a0;  1 drivers
v0x1819950_0 .net *"_ivl_78", 0 0, L_0x181f860;  1 drivers
v0x1819a30_0 .net *"_ivl_8", 0 0, L_0x181d440;  1 drivers
v0x1819b10_0 .net *"_ivl_80", 0 0, L_0x181fd80;  1 drivers
v0x1819bf0_0 .net *"_ivl_82", 0 0, L_0x181fdf0;  1 drivers
v0x1819cd0_0 .net *"_ivl_84", 0 0, L_0x1820010;  1 drivers
v0x1819db0_0 .net *"_ivl_88", 0 0, L_0x18203a0;  1 drivers
v0x1819e90_0 .net *"_ivl_90", 0 0, L_0x1820410;  1 drivers
v0x1819f70_0 .net *"_ivl_92", 0 0, L_0x1820600;  1 drivers
v0x181a050_0 .net *"_ivl_94", 0 0, L_0x1820710;  1 drivers
v0x181a130_0 .net *"_ivl_96", 0 0, L_0x1820960;  1 drivers
v0x181a210_0 .net *"_ivl_98", 0 0, L_0x1820a20;  1 drivers
v0x181a700_0 .net "a", 0 0, v0x1815c70_0;  alias, 1 drivers
v0x181a7a0_0 .net "b", 0 0, v0x1815d10_0;  alias, 1 drivers
v0x181a890_0 .net "c", 0 0, v0x1815db0_0;  alias, 1 drivers
v0x181a980_0 .net "d", 0 0, v0x1815ef0_0;  alias, 1 drivers
v0x181aa70_0 .net "out_pos", 0 0, L_0x1822da0;  alias, 1 drivers
v0x181ab30_0 .net "out_sop", 0 0, L_0x18200d0;  alias, 1 drivers
S_0x181acb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17c6f00;
 .timescale -12 -12;
E_0x17ad9f0 .event anyedge, v0x181baa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x181baa0_0;
    %nor/r;
    %assign/vec4 v0x181baa0_0, 0;
    %wait E_0x17ad9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1815140;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1815fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1816080_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1815140;
T_4 ;
    %wait E_0x17c56e0;
    %load/vec4 v0x1816120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1815fe0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1815140;
T_5 ;
    %wait E_0x17c5580;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
    %wait E_0x17c5580;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
    %wait E_0x17c5580;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
    %wait E_0x17c5580;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
    %wait E_0x17c5580;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
    %wait E_0x17c5580;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
    %wait E_0x17c5580;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
    %wait E_0x17c5580;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
    %wait E_0x17c5580;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
    %wait E_0x17c5580;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
    %wait E_0x17c5580;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
    %wait E_0x17c5580;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
    %wait E_0x17c5580;
    %load/vec4 v0x1815fe0_0;
    %store/vec4 v0x1816080_0, 0, 1;
    %fork t_1, S_0x1815470;
    %jmp t_0;
    .scope S_0x1815470;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18156b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18156b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17c5580;
    %load/vec4 v0x18156b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18156b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18156b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1815140;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17c56e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1815ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1815d10_0, 0;
    %assign/vec4 v0x1815c70_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1815fe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1816080_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17c6f00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181baa0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17c6f00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x181b640_0;
    %inv;
    %store/vec4 v0x181b640_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17c6f00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1815e50_0, v0x181bc10_0, v0x181b460_0, v0x181b500_0, v0x181b5a0_0, v0x181b6e0_0, v0x181b960_0, v0x181b8c0_0, v0x181b820_0, v0x181b780_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17c6f00;
T_9 ;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17c6f00;
T_10 ;
    %wait E_0x17c56e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x181ba00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181ba00_0, 4, 32;
    %load/vec4 v0x181bb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181ba00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x181ba00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181ba00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x181b960_0;
    %load/vec4 v0x181b960_0;
    %load/vec4 v0x181b8c0_0;
    %xor;
    %load/vec4 v0x181b960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181ba00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181ba00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x181b820_0;
    %load/vec4 v0x181b820_0;
    %load/vec4 v0x181b780_0;
    %xor;
    %load/vec4 v0x181b820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181ba00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x181ba00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181ba00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response8/top_module.sv";
