`ifndef DEFINE_STATE

// for top state - we have more states than needed
typedef enum logic [1:0] {
	S_IDLE,
	S_UART_RX,
	S_M1,
	S_M2
} top_state_type;

typedef enum logic [1:0] {
	S_RXC_IDLE,
	S_RXC_SYNC,
	S_RXC_ASSEMBLE_DATA,
	S_RXC_STOP_BIT
} RX_Controller_state_type;

typedef enum logic [2:0] {
	S_US_IDLE,
	S_US_STRIP_FILE_HEADER_1,
	S_US_STRIP_FILE_HEADER_2,
	S_US_START_FIRST_BYTE_RECEIVE,
	S_US_WRITE_FIRST_BYTE,
	S_US_START_SECOND_BYTE_RECEIVE,
	S_US_WRITE_SECOND_BYTE
} UART_SRAM_state_type;

typedef enum logic [3:0] {
	S_VS_WAIT_NEW_PIXEL_ROW,
	S_VS_NEW_PIXEL_ROW_DELAY_1,
	S_VS_NEW_PIXEL_ROW_DELAY_2,
	S_VS_NEW_PIXEL_ROW_DELAY_3,
	S_VS_NEW_PIXEL_ROW_DELAY_4,
	S_VS_NEW_PIXEL_ROW_DELAY_5,
	S_VS_FETCH_PIXEL_DATA_0,
	S_VS_FETCH_PIXEL_DATA_1,
	S_VS_FETCH_PIXEL_DATA_2,
	S_VS_FETCH_PIXEL_DATA_3
} VGA_SRAM_state_type;
typedef enum logic [5:0] {
	S_M1_IDLE,
	S_M1_LI_1,
	S_M1_LI_2,
	S_M1_LI_3,
	S_M1_LI_4,
	S_M1_LI_5,
	S_M1_LI_6,
	S_M1_LI_7,
	S_M1_LI_8,
	S_M1_LI_9,
	S_M1_LI_10,
	S_M1_LI_11,
	S_M1_LI_12,
	S_M1_LI_13,
	S_M1_LI_14,
	S_M1_LI_15,
	S_M1_LI_16,
	S_M1_LI_17,
	S_M1_LI_18,
	S_M1_LI_19,
	S_M1_LI_20,
	S_M1_LI_21,
	S_M1_LI_22,
	S_M1_LI_23,
	S_M1_LI_24,
	S_M1_LI_25,
	S_M1_LI_26,
	S_M1_LI_27,
	S_M1_CC_1,
	S_M1_CC_2,
	S_M1_CC_3,
	S_M1_CC_4,
	S_M1_CC_5,
	S_M1_CC_6,
	S_M1_CC_7,
	S_M1_CC_8,
	S_M1_CC_9,
	S_M1_FINISH
} milestone1_state_type;

typedef enum logic [4:0] {
	S_M2_IDLE,
	S_M2_LI_1,
	S_M2_LI_2,
	S_M2_LI_3,
	S_M2_LI_4,
	S_M2_LI_5,
	S_M2_LI_6,
	S_M2_LI_7,
	S_M2_LI_8,
	S_M2_LI_9,
	S_M2_LI_10,
	S_M2_LI_11,
	S_M2_LI_12,
	S_M2_FINISH
} milestone2_state_type;

parameter 
   VIEW_AREA_LEFT = 160,
   VIEW_AREA_RIGHT = 480,
   VIEW_AREA_TOP = 120,
   VIEW_AREA_BOTTOM = 360;

parameter
	Y_BASE_ADDRESS = 0,
	U_BASE_ADDRESS = 38400,
	V_BASE_ADDRESS = 57600,
	RGB_BASE_ADDRESS = 146944,
	Y_PRE_IDCT_ADDRESS = 76800,
	U_PRE_IDCT_ADDRESS = 153600,
	V_PRE_IDCT_ADDRESS = 192000;

`define DEFINE_STATE 1
`endif
