<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\synlog\Implementation_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>FSM_Address_0|PS_inferred_clock[1]</data>
<data>150.0 MHz</data>
<data>660.9 MHz</data>
<data>5.154</data>
</row>
<row>
<data>FSM_Address_1|PS_inferred_clock[1]</data>
<data>150.0 MHz</data>
<data>660.9 MHz</data>
<data>5.154</data>
</row>
<row>
<data>mia_simple_fifo_synch|rd_clk</data>
<data>150.0 MHz</data>
<data>203.9 MHz</data>
<data>1.763</data>
</row>
<row>
<data>mia_simple_fifo_synch|wr_clk</data>
<data>150.0 MHz</data>
<data>473.6 MHz</data>
<data>4.555</data>
</row>
</report_table>
