{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533754660272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533754660275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  8 14:57:40 2018 " "Processing started: Wed Aug  8 14:57:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533754660275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754660275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPSProcessor -c MIPSProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSProcessor -c MIPSProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754660275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533754660619 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ProcessorClockEnabler.qsys " "Elaborating Platform Designer system entity \"ProcessorClockEnabler.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754669741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.08.14:57:54 Progress: Loading Quartus/ProcessorClockEnabler.qsys " "2018.08.08.14:57:54 Progress: Loading Quartus/ProcessorClockEnabler.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754674090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.08.14:57:54 Progress: Reading input file " "2018.08.08.14:57:54 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754674375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.08.14:57:54 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\] " "2018.08.08.14:57:54 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754674440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.08.14:57:54 Progress: Parameterizing module altclkctrl_0 " "2018.08.08.14:57:54 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754674639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.08.14:57:54 Progress: Building connections " "2018.08.08.14:57:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754674642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.08.14:57:54 Progress: Parameterizing connections " "2018.08.08.14:57:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754674642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.08.14:57:54 Progress: Validating " "2018.08.08.14:57:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754674661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.08.14:57:55 Progress: Done reading input file " "2018.08.08.14:57:55 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754675267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.08.14:57:55 : ProcessorClockEnabler.altclkctrl_0: Targeting device family: Cyclone IV E. " "2018.08.08.14:57:55 : ProcessorClockEnabler.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754675388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.08.14:57:55 : ProcessorClockEnabler.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2018.08.08.14:57:55 : ProcessorClockEnabler.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754675388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProcessorClockEnabler: Generating ProcessorClockEnabler \"ProcessorClockEnabler\" for QUARTUS_SYNTH " "ProcessorClockEnabler: Generating ProcessorClockEnabler \"ProcessorClockEnabler\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754676026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity ProcessorClockEnabler_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity ProcessorClockEnabler_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754676177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"ProcessorClockEnabler\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"ProcessorClockEnabler\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754676227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProcessorClockEnabler: Done \"ProcessorClockEnabler\" with 2 modules, 2 files " "ProcessorClockEnabler: Done \"ProcessorClockEnabler\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754676227 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ProcessorClockEnabler.qsys " "Finished elaborating Platform Designer system entity \"ProcessorClockEnabler.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754677628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDisplay " "Found entity 1: LEDDisplay" {  } { { "../HDL/LEDDisplay.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_A ascii_a PS2KeyboardMemory.sv(118) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(118): object \"ascii_A\" differs only in case from object \"ascii_a\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_B ascii_b PS2KeyboardMemory.sv(119) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(119): object \"ascii_B\" differs only in case from object \"ascii_b\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_C ascii_c PS2KeyboardMemory.sv(120) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(120): object \"ascii_C\" differs only in case from object \"ascii_c\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 120 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_D ascii_d PS2KeyboardMemory.sv(121) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(121): object \"ascii_D\" differs only in case from object \"ascii_d\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 121 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_E ascii_e PS2KeyboardMemory.sv(122) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(122): object \"ascii_E\" differs only in case from object \"ascii_e\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 122 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_F ascii_f PS2KeyboardMemory.sv(123) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(123): object \"ascii_F\" differs only in case from object \"ascii_f\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_G ascii_g PS2KeyboardMemory.sv(124) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(124): object \"ascii_G\" differs only in case from object \"ascii_g\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 124 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_H ascii_h PS2KeyboardMemory.sv(125) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(125): object \"ascii_H\" differs only in case from object \"ascii_h\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_I ascii_i PS2KeyboardMemory.sv(126) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(126): object \"ascii_I\" differs only in case from object \"ascii_i\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 126 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_J ascii_j PS2KeyboardMemory.sv(127) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(127): object \"ascii_J\" differs only in case from object \"ascii_j\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_K ascii_k PS2KeyboardMemory.sv(128) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(128): object \"ascii_K\" differs only in case from object \"ascii_k\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_L ascii_l PS2KeyboardMemory.sv(129) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(129): object \"ascii_L\" differs only in case from object \"ascii_l\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_M ascii_m PS2KeyboardMemory.sv(130) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(130): object \"ascii_M\" differs only in case from object \"ascii_m\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_N ascii_n PS2KeyboardMemory.sv(131) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(131): object \"ascii_N\" differs only in case from object \"ascii_n\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_O ascii_o PS2KeyboardMemory.sv(132) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(132): object \"ascii_O\" differs only in case from object \"ascii_o\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_P ascii_p PS2KeyboardMemory.sv(133) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(133): object \"ascii_P\" differs only in case from object \"ascii_p\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_Q ascii_q PS2KeyboardMemory.sv(134) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(134): object \"ascii_Q\" differs only in case from object \"ascii_q\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_R ascii_r PS2KeyboardMemory.sv(135) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(135): object \"ascii_R\" differs only in case from object \"ascii_r\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_S ascii_s PS2KeyboardMemory.sv(136) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(136): object \"ascii_S\" differs only in case from object \"ascii_s\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_T ascii_t PS2KeyboardMemory.sv(137) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(137): object \"ascii_T\" differs only in case from object \"ascii_t\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_U ascii_u PS2KeyboardMemory.sv(138) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(138): object \"ascii_U\" differs only in case from object \"ascii_u\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_V ascii_v PS2KeyboardMemory.sv(139) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(139): object \"ascii_V\" differs only in case from object \"ascii_v\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_W ascii_w PS2KeyboardMemory.sv(140) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(140): object \"ascii_W\" differs only in case from object \"ascii_w\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_X ascii_x PS2KeyboardMemory.sv(141) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(141): object \"ascii_X\" differs only in case from object \"ascii_x\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_Y ascii_y PS2KeyboardMemory.sv(142) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(142): object \"ascii_Y\" differs only in case from object \"ascii_y\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 142 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_Z ascii_z PS2KeyboardMemory.sv(143) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(143): object \"ascii_Z\" differs only in case from object \"ascii_z\" in the same scope" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 143 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533754677641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2KeyboardMemoryCodes (SystemVerilog) " "Found design unit 1: PS2KeyboardMemoryCodes (SystemVerilog)" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677642 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2KeyboardMemory " "Found entity 1: PS2KeyboardMemory" {  } { { "../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2Keyboard " "Found entity 1: PS2Keyboard" {  } { { "../HDL/PS2Keyboard.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SerialCommandProcessor " "Found entity 1: SerialCommandProcessor" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v 1 1 " "Found 1 design units, including 1 entities, in source file ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorClockEnabler " "Found entity 1: ProcessorClockEnabler" {  } { { "ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorClockEnabler_altclkctrl_0_sub " "Found entity 1: ProcessorClockEnabler_altclkctrl_0_sub" {  } { { "ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677679 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProcessorClockEnabler_altclkctrl_0 " "Found entity 2: ProcessorClockEnabler_altclkctrl_0" {  } { { "ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RS232 " "Found entity 1: RS232" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../HDL/RegisterFile.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../HDL/PC.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryModesPackage (SystemVerilog) " "Found design unit 1: MemoryModesPackage (SystemVerilog)" {  } { { "../HDL/Memory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677682 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../HDL/Memory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv 3 1 " "Found 3 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSInstructionPackage (SystemVerilog) " "Found design unit 1: MIPSInstructionPackage (SystemVerilog)" {  } { { "../HDL/Control.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677683 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ControlLinePackage (SystemVerilog) " "Found design unit 2: ControlLinePackage (SystemVerilog)" {  } { { "../HDL/Control.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../HDL/Control.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BranchModesPackage (SystemVerilog) " "Found design unit 1: BranchModesPackage (SystemVerilog)" {  } { { "../HDL/Branch.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch " "Found entity 1: Branch" {  } { { "../HDL/Branch.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUFunctCodesPackage (SystemVerilog) " "Found design unit 1: ALUFunctCodesPackage (SystemVerilog)" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677684 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessorPackage (SystemVerilog) " "Found design unit 1: ProcessorPackage (SystemVerilog)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677686 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM32Bit " "Found entity 1: RAM32Bit" {  } { { "RAM32Bit.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Output7Seg " "Found entity 1: Output7Seg" {  } { { "../HDL/Output7Seg.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUDIV1.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUDIV1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDIV1 " "Found entity 1: ALUDIV1" {  } { { "ALUDIV1.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GPIO1.v 2 2 " "Found 2 design units, including 2 entities, in source file GPIO1.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO1_iobuf_bidir_a0p " "Found entity 1: GPIO1_iobuf_bidir_a0p" {  } { { "GPIO1.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/GPIO1.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677718 ""} { "Info" "ISGN_ENTITY_NAME" "2 GPIO1 " "Found entity 2: GPIO1" {  } { { "GPIO1.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/GPIO1.v" 398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754677718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677718 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v " "File \"/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v\" is a duplicate of already analyzed file \"/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1533754677718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677719 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v " "File \"/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v\" is a duplicate of already analyzed file \"/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1533754677746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754677746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533754677803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessorClockEnabler ProcessorClockEnabler:pce " "Elaborating entity \"ProcessorClockEnabler\" for hierarchy \"ProcessorClockEnabler:pce\"" {  } { { "../HDL/Main.sv" "pce" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754677819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessorClockEnabler_altclkctrl_0 ProcessorClockEnabler:pce\|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"ProcessorClockEnabler_altclkctrl_0\" for hierarchy \"ProcessorClockEnabler:pce\|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0\"" {  } { { "ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" "altclkctrl_0" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754677821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessorClockEnabler_altclkctrl_0_sub ProcessorClockEnabler:pce\|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0\|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component " "Elaborating entity \"ProcessorClockEnabler_altclkctrl_0_sub\" for hierarchy \"ProcessorClockEnabler:pce\|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0\|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component\"" {  } { { "ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" "ProcessorClockEnabler_altclkctrl_0_sub_component" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754677824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232 RS232:rs " "Elaborating entity \"RS232\" for hierarchy \"RS232:rs\"" {  } { { "../HDL/Main.sv" "rs" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754677829 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RS232.sv(121) " "Verilog HDL Case Statement information at RS232.sv(121): all case item expressions in this case statement are onehot" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 121 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533754677832 "|Main|RS232:rs"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RS232.sv(226) " "Verilog HDL Case Statement information at RS232.sv(226): all case item expressions in this case statement are onehot" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 226 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533754677833 "|Main|RS232:rs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:processor " "Elaborating entity \"Processor\" for hierarchy \"Processor:processor\"" {  } { { "../HDL/Main.sv" "processor" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754677851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_pcAddress_d0 Processor.sv(531) " "Verilog HDL or VHDL warning at Processor.sv(531): object \"pc_pcAddress_d0\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 531 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533754677853 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instructionData_d0 Processor.sv(534) " "Verilog HDL or VHDL warning at Processor.sv(534): object \"instructionData_d0\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533754677853 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_rsIn_d1 Processor.sv(558) " "Verilog HDL or VHDL warning at Processor.sv(558): object \"instruction_rsIn_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533754677853 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_rtIn_d1 Processor.sv(559) " "Verilog HDL or VHDL warning at Processor.sv(559): object \"instruction_rtIn_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 559 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533754677853 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control_readMode_d1 Processor.sv(563) " "Verilog HDL or VHDL warning at Processor.sv(563): object \"control_readMode_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 563 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533754677854 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control_writeMode_d1 Processor.sv(564) " "Verilog HDL or VHDL warning at Processor.sv(564): object \"control_writeMode_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533754677854 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control_unsignedLoad_d1 Processor.sv(565) " "Verilog HDL or VHDL warning at Processor.sv(565): object \"control_unsignedLoad_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 565 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533754677854 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registerFile_readValue1_d1 Processor.sv(569) " "Verilog HDL or VHDL warning at Processor.sv(569): object \"registerFile_readValue1_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533754677854 "|Main|Processor:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:processor\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"Processor:processor\|PC:pc\"" {  } { { "../HDL/Processor.sv" "pc" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754677946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO1 Processor:processor\|GPIO1:gpio1 " "Elaborating entity \"GPIO1\" for hierarchy \"Processor:processor\|GPIO1:gpio1\"" {  } { { "../HDL/Processor.sv" "gpio1" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754677961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO1_iobuf_bidir_a0p Processor:processor\|GPIO1:gpio1\|GPIO1_iobuf_bidir_a0p:GPIO1_iobuf_bidir_a0p_component " "Elaborating entity \"GPIO1_iobuf_bidir_a0p\" for hierarchy \"Processor:processor\|GPIO1:gpio1\|GPIO1_iobuf_bidir_a0p:GPIO1_iobuf_bidir_a0p_component\"" {  } { { "GPIO1.v" "GPIO1_iobuf_bidir_a0p_component" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/GPIO1.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754677972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:processor\|RegisterFile:registerFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:processor\|RegisterFile:registerFile\"" {  } { { "../HDL/Processor.sv" "registerFile" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754677978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:processor\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Processor:processor\|ALU:alu\"" {  } { { "../HDL/Processor.sv" "alu" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDIV1 Processor:processor\|ALU:alu\|ALUDIV1:dividersigned " "Elaborating entity \"ALUDIV1\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\"" {  } { { "../HDL/ALU.sv" "dividersigned" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ALUDIV1.v" "LPM_DIVIDE_component" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ALUDIV1.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678227 ""}  } { { "ALUDIV1.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533754678227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d0v " "Found entity 1: lpm_divide_d0v" {  } { { "db/lpm_divide_d0v.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_d0v.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754678274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754678274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_d0v Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated " "Elaborating entity \"lpm_divide_d0v\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lug " "Found entity 1: abs_divider_lug" {  } { { "db/abs_divider_lug.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754678282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754678282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_lug Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider " "Elaborating entity \"abs_divider_lug\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\"" {  } { { "db/lpm_divide_d0v.tdf" "divider" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_d0v.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_nrf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_nrf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_nrf " "Found entity 1: alt_u_div_nrf" {  } { { "db/alt_u_div_nrf.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754678390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754678390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_nrf Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|alt_u_div_nrf:divider " "Elaborating entity \"alt_u_div_nrf\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|alt_u_div_nrf:divider\"" {  } { { "db/abs_divider_lug.tdf" "divider" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754678611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754678611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|alt_u_div_nrf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|alt_u_div_nrf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_nrf.tdf" "add_sub_0" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754678642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754678642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|alt_u_div_nrf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|alt_u_div_nrf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_nrf.tdf" "add_sub_1" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754678646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754678646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_i0a Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|lpm_abs_i0a:my_abs_den " "Elaborating entity \"lpm_abs_i0a\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividersigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_d0v:auto_generated\|abs_divider_lug:divider\|lpm_abs_i0a:my_abs_den\"" {  } { { "db/abs_divider_lug.tdf" "my_abs_den" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDIV1 Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned " "Elaborating entity \"ALUDIV1\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\"" {  } { { "../HDL/ALU.sv" "dividerunsigned" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ALUDIV1.v" "LPM_DIVIDE_component" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ALUDIV1.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754678680 ""}  } { { "ALUDIV1.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533754678680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jev.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jev.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jev " "Found entity 1: lpm_divide_jev" {  } { { "db/lpm_divide_jev.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_jev.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754678734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754678734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_jev Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jev:auto_generated " "Elaborating entity \"lpm_divide_jev\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jev:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_q8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_q8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_q8i " "Found entity 1: sign_div_unsign_q8i" {  } { { "db/sign_div_unsign_q8i.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/sign_div_unsign_q8i.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754678741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754678741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_q8i Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jev:auto_generated\|sign_div_unsign_q8i:divider " "Elaborating entity \"sign_div_unsign_q8i\" for hierarchy \"Processor:processor\|ALU:alu\|ALUDIV1:dividerunsigned\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_jev:auto_generated\|sign_div_unsign_q8i:divider\"" {  } { { "db/lpm_divide_jev.tdf" "divider" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_jev.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch Processor:processor\|Branch:branch " "Elaborating entity \"Branch\" for hierarchy \"Processor:processor\|Branch:branch\"" {  } { { "../HDL/Processor.sv" "branch" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2Keyboard Processor:processor\|PS2Keyboard:ps2kb " "Elaborating entity \"PS2Keyboard\" for hierarchy \"Processor:processor\|PS2Keyboard:ps2kb\"" {  } { { "../HDL/Processor.sv" "ps2kb" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678767 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PS2Keyboard.sv(125) " "Verilog HDL Case Statement information at PS2Keyboard.sv(125): all case item expressions in this case statement are onehot" {  } { { "../HDL/PS2Keyboard.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" 125 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533754678770 "|Main|Processor:processor|PS2Keyboard:ps2kb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2KeyboardMemory Processor:processor\|PS2KeyboardMemory:ps2kbm " "Elaborating entity \"PS2KeyboardMemory\" for hierarchy \"Processor:processor\|PS2KeyboardMemory:ps2kbm\"" {  } { { "../HDL/Processor.sv" "ps2kbm" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Processor:processor\|Memory:vram0 " "Elaborating entity \"Memory\" for hierarchy \"Processor:processor\|Memory:vram0\"" {  } { { "../HDL/Processor.sv" "vram0" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM32Bit Processor:processor\|Memory:vram0\|RAM32Bit:ram " "Elaborating entity \"RAM32Bit\" for hierarchy \"Processor:processor\|Memory:vram0\|RAM32Bit:ram\"" {  } { { "../HDL/Memory.sv" "ram" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:processor\|Memory:vram0\|RAM32Bit:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:processor\|Memory:vram0\|RAM32Bit:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM32Bit.v" "altsyncram_component" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754678991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|Memory:vram0\|RAM32Bit:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:processor\|Memory:vram0\|RAM32Bit:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM32Bit.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754679008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|Memory:vram0\|RAM32Bit:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:processor\|Memory:vram0\|RAM32Bit:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679008 ""}  } { { "RAM32Bit.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533754679008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3i2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m3i2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3i2 " "Found entity 1: altsyncram_m3i2" {  } { { "db/altsyncram_m3i2.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_m3i2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754679054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754679054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m3i2 Processor:processor\|Memory:vram0\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_m3i2:auto_generated " "Elaborating entity \"altsyncram_m3i2\" for hierarchy \"Processor:processor\|Memory:vram0\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_m3i2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754679055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDisplay Processor:processor\|LEDDisplay:ledDisplay1 " "Elaborating entity \"LEDDisplay\" for hierarchy \"Processor:processor\|LEDDisplay:ledDisplay1\"" {  } { { "../HDL/Processor.sv" "ledDisplay1" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754679099 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LEDDisplay.sv(147) " "Verilog HDL Case Statement information at LEDDisplay.sv(147): all case item expressions in this case statement are onehot" {  } { { "../HDL/LEDDisplay.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv" 147 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533754679101 "|Main|Processor:processor|LEDDisplay:ledDisplay1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Processor:processor\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Processor:processor\|Memory:mem\"" {  } { { "../HDL/Processor.sv" "mem" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754679118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM32Bit Processor:processor\|Memory:mem\|RAM32Bit:ram " "Elaborating entity \"RAM32Bit\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\"" {  } { { "../HDL/Memory.sv" "ram" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754679144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM32Bit.v" "altsyncram_component" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754679159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM32Bit.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754679169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754679169 ""}  } { { "RAM32Bit.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533754679169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s7i2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s7i2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s7i2 " "Found entity 1: altsyncram_s7i2" {  } { { "db/altsyncram_s7i2.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_s7i2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754679248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754679248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s7i2 Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_s7i2:auto_generated " "Elaborating entity \"altsyncram_s7i2\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_s7i2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754679249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754679367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754679367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_s7i2:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_s7i2:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_s7i2.tdf" "decode2" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_s7i2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754679368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754679414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754679414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_s7i2:auto_generated\|mux_gob:mux4 " "Elaborating entity \"mux_gob\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_s7i2:auto_generated\|mux_gob:mux4\"" {  } { { "db/altsyncram_s7i2.tdf" "mux4" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_s7i2.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754679415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Processor:processor\|Control:control " "Elaborating entity \"Control\" for hierarchy \"Processor:processor\|Control:control\"" {  } { { "../HDL/Processor.sv" "control" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754679427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output7Seg Output7Seg:display_seg7 " "Elaborating entity \"Output7Seg\" for hierarchy \"Output7Seg:display_seg7\"" {  } { { "../HDL/Main.sv" "display_seg7" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754679446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialCommandProcessor SerialCommandProcessor:serialCP " "Elaborating entity \"SerialCommandProcessor\" for hierarchy \"SerialCommandProcessor:serialCP\"" {  } { { "../HDL/Main.sv" "serialCP" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754679453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "commandLength SerialCommandProcessor.sv(211) " "Verilog HDL or VHDL warning at SerialCommandProcessor.sv(211): object \"commandLength\" assigned a value but never read" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533754679455 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SerialCommandProcessor.sv(85) " "Verilog HDL Case Statement information at SerialCommandProcessor.sv(85): all case item expressions in this case statement are onehot" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533754679458 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SerialCommandProcessor.sv(156) " "Verilog HDL Case Statement information at SerialCommandProcessor.sv(156): all case item expressions in this case statement are onehot" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 156 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533754679463 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SerialCommandProcessor.sv(255) " "Verilog HDL Case Statement information at SerialCommandProcessor.sv(255): all case item expressions in this case statement are onehot" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 255 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533754679463 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SerialCommandProcessor.sv(322) " "Verilog HDL Case Statement information at SerialCommandProcessor.sv(322): all case item expressions in this case statement are onehot" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 322 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533754679472 "|Main|SerialCommandProcessor:serialCP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INFO_STRING.data_a 0 SerialCommandProcessor.sv(37) " "Net \"INFO_STRING.data_a\" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1533754679481 "|Main|SerialCommandProcessor:serialCP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INFO_STRING.waddr_a 0 SerialCommandProcessor.sv(37) " "Net \"INFO_STRING.waddr_a\" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1533754679481 "|Main|SerialCommandProcessor:serialCP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INFO_STRING.we_a 0 SerialCommandProcessor.sv(37) " "Net \"INFO_STRING.we_a\" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "../HDL/SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1533754679481 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_lap.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_lap.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_lap " "Found entity 1: sld_ela_trigger_lap" {  } { { "db/sld_ela_trigger_lap.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_ela_trigger_lap.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754681562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754681562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808 " "Found entity 1: sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808" {  } { { "db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754681841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754681841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0524 " "Found entity 1: altsyncram_0524" {  } { { "db/altsyncram_0524.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_0524.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754683305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754683305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754683487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754683487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754683566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754683566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754683648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754683648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754683691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754683691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754683757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754683757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754683842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754683842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754683892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754683892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754683961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754683961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754684019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754684019 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754684849 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1533754685095 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.08.08.14:58:08 Progress: Loading sld8c5be27b/alt_sld_fab_wrapper_hw.tcl " "2018.08.08.14:58:08 Progress: Loading sld8c5be27b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754688201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754689756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754689860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754690775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754690929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754691083 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754691283 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754691285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754691286 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1533754692352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8c5be27b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8c5be27b/alt_sld_fab.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754692666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754692666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754692779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754692779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754692780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754692780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754692882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754692882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754692998 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754692998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754692998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754693099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754693099 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "64 " "Ignored 64 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "64 " "Ignored 64 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1533754695415 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1533754695415 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 /home/imaustyn/Desktop/FPGAComputer/Quartus/db/MIPSProcessor.ram0_SerialCommandProcessor_f94fa93e.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"/home/imaustyn/Desktop/FPGAComputer/Quartus/db/MIPSProcessor.ram0_SerialCommandProcessor_f94fa93e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1533754730878 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|Main\|Processor:processor\|PS2Keyboard:ps2kb\|state " "Flipped 1 bits in user-encoded state machine \|Main\|Processor:processor\|PS2Keyboard:ps2kb\|state" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754735270 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:processor\|ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:processor\|ALU:alu\|Mult0\"" {  } { { "../HDL/ALU.sv" "Mult0" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1533754737122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:processor\|ALU:alu\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:processor\|ALU:alu\|Mult1\"" {  } { { "../HDL/ALU.sv" "Mult1" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 186 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1533754737122 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1533754737122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Processor:processor\|ALU:alu\|lpm_mult:Mult0\"" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754737161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"Processor:processor\|ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737161 ""}  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533754737161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754737193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754737193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|ALU:alu\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Processor:processor\|ALU:alu\|lpm_mult:Mult1\"" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 186 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754737209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|ALU:alu\|lpm_mult:Mult1 " "Instantiated megafunction \"Processor:processor\|ALU:alu\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1533754737209 ""}  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 186 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1533754737209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533754737242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754737242 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1533754738743 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "470 " "Ignored 470 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "470 " "Ignored 470 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1533754738945 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1533754738945 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 72 -1 0 } } { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 18 -1 0 } } { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 696 -1 0 } } { "../HDL/RegisterFile.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv" 66 -1 0 } } { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 82 -1 0 } } { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 80 -1 0 } } { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 547 -1 0 } } { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 29 -1 0 } } { "../HDL/PS2Keyboard.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" 22 -1 0 } } { "../HDL/PS2Keyboard.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" 56 -1 0 } } { "../HDL/PS2Keyboard.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" 73 -1 0 } } { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 28 -1 0 } } { "../HDL/PS2Keyboard.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1533754739111 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1533754739111 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533754747526 "|Main|UART_RTS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1533754747526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754748057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1533754760307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/imaustyn/Desktop/FPGAComputer/Quartus/output_files/MIPSProcessor.map.smsg " "Generated suppressed messages file /home/imaustyn/Desktop/FPGAComputer/Quartus/output_files/MIPSProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754761095 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 133 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 133 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1533754762974 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1533754763252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533754763252 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533754764030 "|Main|UART_CTS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1533754764030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13072 " "Implemented 13072 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1533754764030 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1533754764030 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1533754764030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12783 " "Implemented 12783 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1533754764030 ""} { "Info" "ICUT_CUT_TM_RAMS" "178 " "Implemented 178 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1533754764030 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1533754764030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1533754764030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1132 " "Peak virtual memory: 1132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533754764082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  8 14:59:24 2018 " "Processing ended: Wed Aug  8 14:59:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533754764082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533754764082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533754764082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533754764082 ""}
