{
  "module_name": "sid.h",
  "hash_id": "ae87926a344d10dd3fb8b3cc5f0f324913e190eb36841c4c06a7922a4a1f0a22",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/sid.h",
  "human_readable_source": " \n#ifndef SI_H\n#define SI_H\n\n#define TAHITI_RB_BITMAP_WIDTH_PER_SH  2\n\n#define TAHITI_GB_ADDR_CONFIG_GOLDEN        0x12011003\n#define VERDE_GB_ADDR_CONFIG_GOLDEN         0x12010002\n#define HAINAN_GB_ADDR_CONFIG_GOLDEN        0x02010001\n\n#define SI_MAX_SH_GPRS           256\n#define SI_MAX_TEMP_GPRS         16\n#define SI_MAX_SH_THREADS        256\n#define SI_MAX_SH_STACK_ENTRIES  4096\n#define SI_MAX_FRC_EOV_CNT       16384\n#define SI_MAX_BACKENDS          8\n#define SI_MAX_BACKENDS_MASK     0xFF\n#define SI_MAX_BACKENDS_PER_SE_MASK     0x0F\n#define SI_MAX_SIMDS             12\n#define SI_MAX_SIMDS_MASK        0x0FFF\n#define SI_MAX_SIMDS_PER_SE_MASK        0x00FF\n#define SI_MAX_PIPES             8\n#define SI_MAX_PIPES_MASK        0xFF\n#define SI_MAX_PIPES_PER_SIMD_MASK      0x3F\n#define SI_MAX_LDS_NUM           0xFFFF\n#define SI_MAX_TCC               16\n#define SI_MAX_TCC_MASK          0xFFFF\n\n \n#define SMC_IND_INDEX_0                              0x200\n#define SMC_IND_DATA_0                               0x204\n\n#define SMC_IND_ACCESS_CNTL                          0x228\n#       define AUTO_INCREMENT_IND_0                  (1 << 0)\n#define SMC_MESSAGE_0                                0x22c\n#define SMC_RESP_0                                   0x230\n\n \n#define SMC_CG_IND_START                    0xc0030000\n#define SMC_CG_IND_END                      0xc0040000\n\n#define\tCG_CGTT_LOCAL_0\t\t\t\t0x400\n#define\tCG_CGTT_LOCAL_1\t\t\t\t0x401\n\n \n#define\tSMC_SYSCON_RESET_CNTL\t\t\t\t0x80000000\n#       define RST_REG                                  (1 << 0)\n#define\tSMC_SYSCON_CLOCK_CNTL_0\t\t\t\t0x80000004\n#       define CK_DISABLE                               (1 << 0)\n#       define CKEN                                     (1 << 24)\n\n#define VGA_HDP_CONTROL  \t\t\t\t0x328\n#define\t\tVGA_MEMORY_DISABLE\t\t\t\t(1 << 4)\n\n#define DCCG_DISP_SLOW_SELECT_REG                       0x4fc\n#define\t\tDCCG_DISP1_SLOW_SELECT(x)\t\t((x) << 0)\n#define\t\tDCCG_DISP1_SLOW_SELECT_MASK\t\t(7 << 0)\n#define\t\tDCCG_DISP1_SLOW_SELECT_SHIFT\t\t0\n#define\t\tDCCG_DISP2_SLOW_SELECT(x)\t\t((x) << 4)\n#define\t\tDCCG_DISP2_SLOW_SELECT_MASK\t\t(7 << 4)\n#define\t\tDCCG_DISP2_SLOW_SELECT_SHIFT\t\t4\n\n#define\tCG_SPLL_FUNC_CNTL\t\t\t\t0x600\n#define\t\tSPLL_RESET\t\t\t\t(1 << 0)\n#define\t\tSPLL_SLEEP\t\t\t\t(1 << 1)\n#define\t\tSPLL_BYPASS_EN\t\t\t\t(1 << 3)\n#define\t\tSPLL_REF_DIV(x)\t\t\t\t((x) << 4)\n#define\t\tSPLL_REF_DIV_MASK\t\t\t(0x3f << 4)\n#define\t\tSPLL_PDIV_A(x)\t\t\t\t((x) << 20)\n#define\t\tSPLL_PDIV_A_MASK\t\t\t(0x7f << 20)\n#define\t\tSPLL_PDIV_A_SHIFT\t\t\t20\n#define\tCG_SPLL_FUNC_CNTL_2\t\t\t\t0x604\n#define\t\tSCLK_MUX_SEL(x)\t\t\t\t((x) << 0)\n#define\t\tSCLK_MUX_SEL_MASK\t\t\t(0x1ff << 0)\n#define\t\tSPLL_CTLREQ_CHG\t\t\t\t(1 << 23)\n#define\t\tSCLK_MUX_UPDATE\t\t\t\t(1 << 26)\n#define\tCG_SPLL_FUNC_CNTL_3\t\t\t\t0x608\n#define\t\tSPLL_FB_DIV(x)\t\t\t\t((x) << 0)\n#define\t\tSPLL_FB_DIV_MASK\t\t\t(0x3ffffff << 0)\n#define\t\tSPLL_FB_DIV_SHIFT\t\t\t0\n#define\t\tSPLL_DITHEN\t\t\t\t(1 << 28)\n#define\tCG_SPLL_FUNC_CNTL_4\t\t\t\t0x60c\n\n#define\tSPLL_STATUS\t\t\t\t\t0x614\n#define\t\tSPLL_CHG_STATUS\t\t\t\t(1 << 1)\n#define\tSPLL_CNTL_MODE\t\t\t\t\t0x618\n#define\t\tSPLL_SW_DIR_CONTROL\t\t\t(1 << 0)\n#\tdefine SPLL_REFCLK_SEL(x)\t\t\t((x) << 26)\n#\tdefine SPLL_REFCLK_SEL_MASK\t\t\t(3 << 26)\n\n#define\tCG_SPLL_SPREAD_SPECTRUM\t\t\t\t0x620\n#define\t\tSSEN\t\t\t\t\t(1 << 0)\n#define\t\tCLK_S(x)\t\t\t\t((x) << 4)\n#define\t\tCLK_S_MASK\t\t\t\t(0xfff << 4)\n#define\t\tCLK_S_SHIFT\t\t\t\t4\n#define\tCG_SPLL_SPREAD_SPECTRUM_2\t\t\t0x624\n#define\t\tCLK_V(x)\t\t\t\t((x) << 0)\n#define\t\tCLK_V_MASK\t\t\t\t(0x3ffffff << 0)\n#define\t\tCLK_V_SHIFT\t\t\t\t0\n\n#define\tCG_SPLL_AUTOSCALE_CNTL\t\t\t\t0x62c\n#       define AUTOSCALE_ON_SS_CLEAR                    (1 << 9)\n\n \n#define\tCG_UPLL_FUNC_CNTL\t\t\t\t0x634\n#\tdefine UPLL_RESET_MASK\t\t\t\t0x00000001\n#\tdefine UPLL_SLEEP_MASK\t\t\t\t0x00000002\n#\tdefine UPLL_BYPASS_EN_MASK\t\t\t0x00000004\n#\tdefine UPLL_CTLREQ_MASK\t\t\t\t0x00000008\n#\tdefine UPLL_VCO_MODE_MASK\t\t\t0x00000600\n#\tdefine UPLL_REF_DIV_MASK\t\t\t0x003F0000\n#\tdefine UPLL_CTLACK_MASK\t\t\t\t0x40000000\n#\tdefine UPLL_CTLACK2_MASK\t\t\t0x80000000\n#define\tCG_UPLL_FUNC_CNTL_2\t\t\t\t0x638\n#\tdefine UPLL_PDIV_A(x)\t\t\t\t((x) << 0)\n#\tdefine UPLL_PDIV_A_MASK\t\t\t\t0x0000007F\n#\tdefine UPLL_PDIV_B(x)\t\t\t\t((x) << 8)\n#\tdefine UPLL_PDIV_B_MASK\t\t\t\t0x00007F00\n#\tdefine VCLK_SRC_SEL(x)\t\t\t\t((x) << 20)\n#\tdefine VCLK_SRC_SEL_MASK\t\t\t0x01F00000\n#\tdefine DCLK_SRC_SEL(x)\t\t\t\t((x) << 25)\n#\tdefine DCLK_SRC_SEL_MASK\t\t\t0x3E000000\n#define\tCG_UPLL_FUNC_CNTL_3\t\t\t\t0x63C\n#\tdefine UPLL_FB_DIV(x)\t\t\t\t((x) << 0)\n#\tdefine UPLL_FB_DIV_MASK\t\t\t\t0x01FFFFFF\n#define\tCG_UPLL_FUNC_CNTL_4                             0x644\n#\tdefine UPLL_SPARE_ISPARE9\t\t\t0x00020000\n#define\tCG_UPLL_FUNC_CNTL_5\t\t\t\t0x648\n#\tdefine RESET_ANTI_MUX_MASK\t\t\t0x00000200\n#define\tCG_UPLL_SPREAD_SPECTRUM\t\t\t\t0x650\n#\tdefine SSEN_MASK\t\t\t\t0x00000001\n\n#define\tMPLL_BYPASSCLK_SEL\t\t\t\t0x65c\n#\tdefine MPLL_CLKOUT_SEL(x)\t\t\t((x) << 8)\n#\tdefine MPLL_CLKOUT_SEL_MASK\t\t\t0xFF00\n\n#define CG_CLKPIN_CNTL                                    0x660\n#       define XTALIN_DIVIDE                              (1 << 1)\n#       define BCLK_AS_XCLK                               (1 << 2)\n#define CG_CLKPIN_CNTL_2                                  0x664\n#       define FORCE_BIF_REFCLK_EN                        (1 << 3)\n#       define MUX_TCLK_TO_XCLK                           (1 << 8)\n\n#define\tTHM_CLK_CNTL\t\t\t\t\t0x66c\n#\tdefine CMON_CLK_SEL(x)\t\t\t\t((x) << 0)\n#\tdefine CMON_CLK_SEL_MASK\t\t\t0xFF\n#\tdefine TMON_CLK_SEL(x)\t\t\t\t((x) << 8)\n#\tdefine TMON_CLK_SEL_MASK\t\t\t0xFF00\n#define\tMISC_CLK_CNTL\t\t\t\t\t0x670\n#\tdefine DEEP_SLEEP_CLK_SEL(x)\t\t\t((x) << 0)\n#\tdefine DEEP_SLEEP_CLK_SEL_MASK\t\t\t0xFF\n#\tdefine ZCLK_SEL(x)\t\t\t\t((x) << 8)\n#\tdefine ZCLK_SEL_MASK\t\t\t\t0xFF00\n\n#define\tCG_THERMAL_CTRL\t\t\t\t\t0x700\n#define \tDPM_EVENT_SRC(x)\t\t\t((x) << 0)\n#define \tDPM_EVENT_SRC_MASK\t\t\t(7 << 0)\n#define\t\tDIG_THERM_DPM(x)\t\t\t((x) << 14)\n#define\t\tDIG_THERM_DPM_MASK\t\t\t0x003FC000\n#define\t\tDIG_THERM_DPM_SHIFT\t\t\t14\n#define\tCG_THERMAL_STATUS\t\t\t\t0x704\n#define\t\tFDO_PWM_DUTY(x)\t\t\t\t((x) << 9)\n#define\t\tFDO_PWM_DUTY_MASK\t\t\t(0xff << 9)\n#define\t\tFDO_PWM_DUTY_SHIFT\t\t\t9\n#define\tCG_THERMAL_INT\t\t\t\t\t0x708\n#define\t\tDIG_THERM_INTH(x)\t\t\t((x) << 8)\n#define\t\tDIG_THERM_INTH_MASK\t\t\t0x0000FF00\n#define\t\tDIG_THERM_INTH_SHIFT\t\t\t8\n#define\t\tDIG_THERM_INTL(x)\t\t\t((x) << 16)\n#define\t\tDIG_THERM_INTL_MASK\t\t\t0x00FF0000\n#define\t\tDIG_THERM_INTL_SHIFT\t\t\t16\n#define \tTHERM_INT_MASK_HIGH\t\t\t(1 << 24)\n#define \tTHERM_INT_MASK_LOW\t\t\t(1 << 25)\n\n#define\tCG_MULT_THERMAL_CTRL\t\t\t\t\t0x710\n#define\t\tTEMP_SEL(x)\t\t\t\t\t((x) << 20)\n#define\t\tTEMP_SEL_MASK\t\t\t\t\t(0xff << 20)\n#define\t\tTEMP_SEL_SHIFT\t\t\t\t\t20\n#define\tCG_MULT_THERMAL_STATUS\t\t\t\t\t0x714\n#define\t\tASIC_MAX_TEMP(x)\t\t\t\t((x) << 0)\n#define\t\tASIC_MAX_TEMP_MASK\t\t\t\t0x000001ff\n#define\t\tASIC_MAX_TEMP_SHIFT\t\t\t\t0\n#define\t\tCTF_TEMP(x)\t\t\t\t\t((x) << 9)\n#define\t\tCTF_TEMP_MASK\t\t\t\t\t0x0003fe00\n#define\t\tCTF_TEMP_SHIFT\t\t\t\t\t9\n\n#define\tCG_FDO_CTRL0\t\t\t\t\t0x754\n#define\t\tFDO_STATIC_DUTY(x)\t\t\t((x) << 0)\n#define\t\tFDO_STATIC_DUTY_MASK\t\t\t0x000000FF\n#define\t\tFDO_STATIC_DUTY_SHIFT\t\t\t0\n#define\tCG_FDO_CTRL1\t\t\t\t\t0x758\n#define\t\tFMAX_DUTY100(x)\t\t\t\t((x) << 0)\n#define\t\tFMAX_DUTY100_MASK\t\t\t0x000000FF\n#define\t\tFMAX_DUTY100_SHIFT\t\t\t0\n#define\tCG_FDO_CTRL2\t\t\t\t\t0x75C\n#define\t\tTMIN(x)\t\t\t\t\t((x) << 0)\n#define\t\tTMIN_MASK\t\t\t\t0x000000FF\n#define\t\tTMIN_SHIFT\t\t\t\t0\n#define\t\tFDO_PWM_MODE(x)\t\t\t\t((x) << 11)\n#define\t\tFDO_PWM_MODE_MASK\t\t\t(7 << 11)\n#define\t\tFDO_PWM_MODE_SHIFT\t\t\t11\n#define\t\tTACH_PWM_RESP_RATE(x)\t\t\t((x) << 25)\n#define\t\tTACH_PWM_RESP_RATE_MASK\t\t\t(0x7f << 25)\n#define\t\tTACH_PWM_RESP_RATE_SHIFT\t\t25\n\n#define CG_TACH_CTRL                                    0x770\n#       define EDGE_PER_REV(x)                          ((x) << 0)\n#       define EDGE_PER_REV_MASK                        (0x7 << 0)\n#       define EDGE_PER_REV_SHIFT                       0\n#       define TARGET_PERIOD(x)                         ((x) << 3)\n#       define TARGET_PERIOD_MASK                       0xfffffff8\n#       define TARGET_PERIOD_SHIFT                      3\n#define CG_TACH_STATUS                                  0x774\n#       define TACH_PERIOD(x)                           ((x) << 0)\n#       define TACH_PERIOD_MASK                         0xffffffff\n#       define TACH_PERIOD_SHIFT                        0\n\n#define GENERAL_PWRMGT                                  0x780\n#       define GLOBAL_PWRMGT_EN                         (1 << 0)\n#       define STATIC_PM_EN                             (1 << 1)\n#       define THERMAL_PROTECTION_DIS                   (1 << 2)\n#       define THERMAL_PROTECTION_TYPE                  (1 << 3)\n#       define SW_SMIO_INDEX(x)                         ((x) << 6)\n#       define SW_SMIO_INDEX_MASK                       (1 << 6)\n#       define SW_SMIO_INDEX_SHIFT                      6\n#       define VOLT_PWRMGT_EN                           (1 << 10)\n#       define DYN_SPREAD_SPECTRUM_EN                   (1 << 23)\n#define CG_TPC                                            0x784\n#define SCLK_PWRMGT_CNTL                                  0x788\n#       define SCLK_PWRMGT_OFF                            (1 << 0)\n#       define SCLK_LOW_D1                                (1 << 1)\n#       define FIR_RESET                                  (1 << 4)\n#       define FIR_FORCE_TREND_SEL                        (1 << 5)\n#       define FIR_TREND_MODE                             (1 << 6)\n#       define DYN_GFX_CLK_OFF_EN                         (1 << 7)\n#       define GFX_CLK_FORCE_ON                           (1 << 8)\n#       define GFX_CLK_REQUEST_OFF                        (1 << 9)\n#       define GFX_CLK_FORCE_OFF                          (1 << 10)\n#       define GFX_CLK_OFF_ACPI_D1                        (1 << 11)\n#       define GFX_CLK_OFF_ACPI_D2                        (1 << 12)\n#       define GFX_CLK_OFF_ACPI_D3                        (1 << 13)\n#       define DYN_LIGHT_SLEEP_EN                         (1 << 14)\n\n#define TARGET_AND_CURRENT_PROFILE_INDEX                  0x798\n#       define CURRENT_STATE_INDEX_MASK                   (0xf << 4)\n#       define CURRENT_STATE_INDEX_SHIFT                  4\n\n#define CG_FTV                                            0x7bc\n\n#define CG_FFCT_0                                         0x7c0\n#       define UTC_0(x)                                   ((x) << 0)\n#       define UTC_0_MASK                                 (0x3ff << 0)\n#       define DTC_0(x)                                   ((x) << 10)\n#       define DTC_0_MASK                                 (0x3ff << 10)\n\n#define CG_BSP                                          0x7fc\n#       define BSP(x)\t\t\t\t\t((x) << 0)\n#       define BSP_MASK\t\t\t\t\t(0xffff << 0)\n#       define BSU(x)\t\t\t\t\t((x) << 16)\n#       define BSU_MASK\t\t\t\t\t(0xf << 16)\n#define CG_AT                                           0x800\n#       define CG_R(x)\t\t\t\t\t((x) << 0)\n#       define CG_R_MASK\t\t\t\t(0xffff << 0)\n#       define CG_L(x)\t\t\t\t\t((x) << 16)\n#       define CG_L_MASK\t\t\t\t(0xffff << 16)\n\n#define CG_GIT                                          0x804\n#       define CG_GICST(x)                              ((x) << 0)\n#       define CG_GICST_MASK                            (0xffff << 0)\n#       define CG_GIPOT(x)                              ((x) << 16)\n#       define CG_GIPOT_MASK                            (0xffff << 16)\n\n#define CG_SSP                                            0x80c\n#       define SST(x)                                     ((x) << 0)\n#       define SST_MASK                                   (0xffff << 0)\n#       define SSTU(x)                                    ((x) << 16)\n#       define SSTU_MASK                                  (0xf << 16)\n\n#define CG_DISPLAY_GAP_CNTL                               0x828\n#       define DISP1_GAP(x)                               ((x) << 0)\n#       define DISP1_GAP_MASK                             (3 << 0)\n#       define DISP2_GAP(x)                               ((x) << 2)\n#       define DISP2_GAP_MASK                             (3 << 2)\n#       define VBI_TIMER_COUNT(x)                         ((x) << 4)\n#       define VBI_TIMER_COUNT_MASK                       (0x3fff << 4)\n#       define VBI_TIMER_UNIT(x)                          ((x) << 20)\n#       define VBI_TIMER_UNIT_MASK                        (7 << 20)\n#       define DISP1_GAP_MCHG(x)                          ((x) << 24)\n#       define DISP1_GAP_MCHG_MASK                        (3 << 24)\n#       define DISP2_GAP_MCHG(x)                          ((x) << 26)\n#       define DISP2_GAP_MCHG_MASK                        (3 << 26)\n\n#define\tCG_ULV_CONTROL\t\t\t\t\t0x878\n#define\tCG_ULV_PARAMETER\t\t\t\t0x87c\n\n#define\tSMC_SCRATCH0\t\t\t\t\t0x884\n\n#define\tCG_CAC_CTRL\t\t\t\t\t0x8b8\n#\tdefine CAC_WINDOW(x)\t\t\t\t((x) << 0)\n#\tdefine CAC_WINDOW_MASK\t\t\t\t0x00ffffff\n\n#define DMIF_ADDR_CONFIG  \t\t\t\t0xBD4\n\n#define DMIF_ADDR_CALC  \t\t\t\t0xC00\n\n#define\tPIPE0_DMIF_BUFFER_CONTROL\t\t\t  0x0ca0\n#       define DMIF_BUFFERS_ALLOCATED(x)                  ((x) << 0)\n#       define DMIF_BUFFERS_ALLOCATED_COMPLETED           (1 << 4)\n\n#define\tSRBM_STATUS\t\t\t\t        0xE50\n#define\t\tGRBM_RQ_PENDING \t\t\t(1 << 5)\n#define\t\tVMC_BUSY \t\t\t\t(1 << 8)\n#define\t\tMCB_BUSY \t\t\t\t(1 << 9)\n#define\t\tMCB_NON_DISPLAY_BUSY \t\t\t(1 << 10)\n#define\t\tMCC_BUSY \t\t\t\t(1 << 11)\n#define\t\tMCD_BUSY \t\t\t\t(1 << 12)\n#define\t\tSEM_BUSY \t\t\t\t(1 << 14)\n#define\t\tIH_BUSY \t\t\t\t(1 << 17)\n\n#define\tSRBM_SOFT_RESET\t\t\t\t        0x0E60\n#define\t\tSOFT_RESET_BIF\t\t\t\t(1 << 1)\n#define\t\tSOFT_RESET_DC\t\t\t\t(1 << 5)\n#define\t\tSOFT_RESET_DMA1\t\t\t\t(1 << 6)\n#define\t\tSOFT_RESET_GRBM\t\t\t\t(1 << 8)\n#define\t\tSOFT_RESET_HDP\t\t\t\t(1 << 9)\n#define\t\tSOFT_RESET_IH\t\t\t\t(1 << 10)\n#define\t\tSOFT_RESET_MC\t\t\t\t(1 << 11)\n#define\t\tSOFT_RESET_ROM\t\t\t\t(1 << 14)\n#define\t\tSOFT_RESET_SEM\t\t\t\t(1 << 15)\n#define\t\tSOFT_RESET_VMC\t\t\t\t(1 << 17)\n#define\t\tSOFT_RESET_DMA\t\t\t\t(1 << 20)\n#define\t\tSOFT_RESET_TST\t\t\t\t(1 << 21)\n#define\t\tSOFT_RESET_REGBB\t\t\t(1 << 22)\n#define\t\tSOFT_RESET_ORB\t\t\t\t(1 << 23)\n\n#define\tCC_SYS_RB_BACKEND_DISABLE\t\t\t0xe80\n#define\tGC_USER_SYS_RB_BACKEND_DISABLE\t\t\t0xe84\n\n#define SRBM_READ_ERROR\t\t\t\t\t0xE98\n#define SRBM_INT_CNTL\t\t\t\t\t0xEA0\n#define SRBM_INT_ACK\t\t\t\t\t0xEA8\n\n#define\tSRBM_STATUS2\t\t\t\t        0x0EC4\n#define\t\tDMA_BUSY \t\t\t\t(1 << 5)\n#define\t\tDMA1_BUSY \t\t\t\t(1 << 6)\n\n#define VM_L2_CNTL\t\t\t\t\t0x1400\n#define\t\tENABLE_L2_CACHE\t\t\t\t\t(1 << 0)\n#define\t\tENABLE_L2_FRAGMENT_PROCESSING\t\t\t(1 << 1)\n#define\t\tL2_CACHE_PTE_ENDIAN_SWAP_MODE(x)\t\t((x) << 2)\n#define\t\tL2_CACHE_PDE_ENDIAN_SWAP_MODE(x)\t\t((x) << 4)\n#define\t\tENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE\t\t(1 << 9)\n#define\t\tENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE\t(1 << 10)\n#define\t\tEFFECTIVE_L2_QUEUE_SIZE(x)\t\t\t(((x) & 7) << 15)\n#define\t\tCONTEXT1_IDENTITY_ACCESS_MODE(x)\t\t(((x) & 3) << 19)\n#define VM_L2_CNTL2\t\t\t\t\t0x1404\n#define\t\tINVALIDATE_ALL_L1_TLBS\t\t\t\t(1 << 0)\n#define\t\tINVALIDATE_L2_CACHE\t\t\t\t(1 << 1)\n#define\t\tINVALIDATE_CACHE_MODE(x)\t\t\t((x) << 26)\n#define\t\t\tINVALIDATE_PTE_AND_PDE_CACHES\t\t0\n#define\t\t\tINVALIDATE_ONLY_PTE_CACHES\t\t1\n#define\t\t\tINVALIDATE_ONLY_PDE_CACHES\t\t2\n#define VM_L2_CNTL3\t\t\t\t\t0x1408\n#define\t\tBANK_SELECT(x)\t\t\t\t\t((x) << 0)\n#define\t\tL2_CACHE_UPDATE_MODE(x)\t\t\t\t((x) << 6)\n#define\t\tL2_CACHE_BIGK_FRAGMENT_SIZE(x)\t\t\t((x) << 15)\n#define\t\tL2_CACHE_BIGK_ASSOCIATIVITY\t\t\t(1 << 20)\n#define\tVM_L2_STATUS\t\t\t\t\t0x140C\n#define\t\tL2_BUSY\t\t\t\t\t\t(1 << 0)\n#define VM_CONTEXT0_CNTL\t\t\t\t0x1410\n#define\t\tENABLE_CONTEXT\t\t\t\t\t(1 << 0)\n#define\t\tPAGE_TABLE_DEPTH(x)\t\t\t\t(((x) & 3) << 1)\n#define\t\tRANGE_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 3)\n#define\t\tRANGE_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 4)\n#define\t\tDUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT\t(1 << 6)\n#define\t\tDUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT\t(1 << 7)\n#define\t\tPDE0_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 9)\n#define\t\tPDE0_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 10)\n#define\t\tVALID_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 12)\n#define\t\tVALID_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 13)\n#define\t\tREAD_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 15)\n#define\t\tREAD_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 16)\n#define\t\tWRITE_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 18)\n#define\t\tWRITE_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 19)\n#define\t\tPAGE_TABLE_BLOCK_SIZE(x)\t\t\t(((x) & 0xF) << 24)\n#define VM_CONTEXT1_CNTL\t\t\t\t0x1414\n#define VM_CONTEXT0_CNTL2\t\t\t\t0x1430\n#define VM_CONTEXT1_CNTL2\t\t\t\t0x1434\n#define\tVM_CONTEXT8_PAGE_TABLE_BASE_ADDR\t\t0x1438\n#define\tVM_CONTEXT9_PAGE_TABLE_BASE_ADDR\t\t0x143c\n#define\tVM_CONTEXT10_PAGE_TABLE_BASE_ADDR\t\t0x1440\n#define\tVM_CONTEXT11_PAGE_TABLE_BASE_ADDR\t\t0x1444\n#define\tVM_CONTEXT12_PAGE_TABLE_BASE_ADDR\t\t0x1448\n#define\tVM_CONTEXT13_PAGE_TABLE_BASE_ADDR\t\t0x144c\n#define\tVM_CONTEXT14_PAGE_TABLE_BASE_ADDR\t\t0x1450\n#define\tVM_CONTEXT15_PAGE_TABLE_BASE_ADDR\t\t0x1454\n\n#define\tVM_CONTEXT1_PROTECTION_FAULT_ADDR\t\t0x14FC\n#define\tVM_CONTEXT1_PROTECTION_FAULT_STATUS\t\t0x14DC\n#define\t\tPROTECTIONS_MASK\t\t\t(0xf << 0)\n#define\t\tPROTECTIONS_SHIFT\t\t\t0\n\t\t \n#define\t\tMEMORY_CLIENT_ID_MASK\t\t\t(0xff << 12)\n#define\t\tMEMORY_CLIENT_ID_SHIFT\t\t\t12\n#define\t\tMEMORY_CLIENT_RW_MASK\t\t\t(1 << 24)\n#define\t\tMEMORY_CLIENT_RW_SHIFT\t\t\t24\n#define\t\tFAULT_VMID_MASK\t\t\t\t(0xf << 25)\n#define\t\tFAULT_VMID_SHIFT\t\t\t25\n\n#define VM_INVALIDATE_REQUEST\t\t\t\t0x1478\n#define VM_INVALIDATE_RESPONSE\t\t\t\t0x147c\n\n#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR\t0x1518\n#define VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR\t0x151c\n\n#define\tVM_CONTEXT0_PAGE_TABLE_BASE_ADDR\t\t0x153c\n#define\tVM_CONTEXT1_PAGE_TABLE_BASE_ADDR\t\t0x1540\n#define\tVM_CONTEXT2_PAGE_TABLE_BASE_ADDR\t\t0x1544\n#define\tVM_CONTEXT3_PAGE_TABLE_BASE_ADDR\t\t0x1548\n#define\tVM_CONTEXT4_PAGE_TABLE_BASE_ADDR\t\t0x154c\n#define\tVM_CONTEXT5_PAGE_TABLE_BASE_ADDR\t\t0x1550\n#define\tVM_CONTEXT6_PAGE_TABLE_BASE_ADDR\t\t0x1554\n#define\tVM_CONTEXT7_PAGE_TABLE_BASE_ADDR\t\t0x1558\n#define\tVM_CONTEXT0_PAGE_TABLE_START_ADDR\t\t0x155c\n#define\tVM_CONTEXT1_PAGE_TABLE_START_ADDR\t\t0x1560\n\n#define\tVM_CONTEXT0_PAGE_TABLE_END_ADDR\t\t\t0x157C\n#define\tVM_CONTEXT1_PAGE_TABLE_END_ADDR\t\t\t0x1580\n\n#define VM_L2_CG           \t\t\t\t0x15c0\n#define\t\tMC_CG_ENABLE\t\t\t\t(1 << 18)\n#define\t\tMC_LS_ENABLE\t\t\t\t(1 << 19)\n\n#define MC_SHARED_CHMAP\t\t\t\t\t\t0x2004\n#define\t\tNOOFCHAN_SHIFT\t\t\t\t\t12\n#define\t\tNOOFCHAN_MASK\t\t\t\t\t0x0000f000\n#define MC_SHARED_CHREMAP\t\t\t\t\t0x2008\n\n#define\tMC_VM_FB_LOCATION\t\t\t\t0x2024\n#define\tMC_VM_AGP_TOP\t\t\t\t\t0x2028\n#define\tMC_VM_AGP_BOT\t\t\t\t\t0x202C\n#define\tMC_VM_AGP_BASE\t\t\t\t\t0x2030\n#define\tMC_VM_SYSTEM_APERTURE_LOW_ADDR\t\t\t0x2034\n#define\tMC_VM_SYSTEM_APERTURE_HIGH_ADDR\t\t\t0x2038\n#define\tMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR\t\t0x203C\n\n#define\tMC_VM_MX_L1_TLB_CNTL\t\t\t\t0x2064\n#define\t\tENABLE_L1_TLB\t\t\t\t\t(1 << 0)\n#define\t\tENABLE_L1_FRAGMENT_PROCESSING\t\t\t(1 << 1)\n#define\t\tSYSTEM_ACCESS_MODE_PA_ONLY\t\t\t(0 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_USE_SYS_MAP\t\t\t(1 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_IN_SYS\t\t\t(2 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_NOT_IN_SYS\t\t\t(3 << 3)\n#define\t\tSYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU\t(0 << 5)\n#define\t\tENABLE_ADVANCED_DRIVER_MODEL\t\t\t(1 << 6)\n\n#define MC_SHARED_BLACKOUT_CNTL           \t\t0x20ac\n\n#define MC_HUB_MISC_HUB_CG           \t\t\t0x20b8\n#define MC_HUB_MISC_VM_CG           \t\t\t0x20bc\n\n#define MC_HUB_MISC_SIP_CG           \t\t\t0x20c0\n\n#define MC_XPB_CLK_GAT           \t\t\t0x2478\n\n#define MC_CITF_MISC_RD_CG           \t\t\t0x2648\n#define MC_CITF_MISC_WR_CG           \t\t\t0x264c\n#define MC_CITF_MISC_VM_CG           \t\t\t0x2650\n\n#define\tMC_ARB_RAMCFG\t\t\t\t\t0x2760\n#define\t\tNOOFBANK_SHIFT\t\t\t\t\t0\n#define\t\tNOOFBANK_MASK\t\t\t\t\t0x00000003\n#define\t\tNOOFRANK_SHIFT\t\t\t\t\t2\n#define\t\tNOOFRANK_MASK\t\t\t\t\t0x00000004\n#define\t\tNOOFROWS_SHIFT\t\t\t\t\t3\n#define\t\tNOOFROWS_MASK\t\t\t\t\t0x00000038\n#define\t\tNOOFCOLS_SHIFT\t\t\t\t\t6\n#define\t\tNOOFCOLS_MASK\t\t\t\t\t0x000000C0\n#define\t\tCHANSIZE_SHIFT\t\t\t\t\t8\n#define\t\tCHANSIZE_MASK\t\t\t\t\t0x00000100\n#define\t\tCHANSIZE_OVERRIDE\t\t\t\t(1 << 11)\n#define\t\tNOOFGROUPS_SHIFT\t\t\t\t12\n#define\t\tNOOFGROUPS_MASK\t\t\t\t\t0x00001000\n\n#define\tMC_ARB_DRAM_TIMING\t\t\t\t0x2774\n#define\tMC_ARB_DRAM_TIMING2\t\t\t\t0x2778\n\n#define MC_ARB_BURST_TIME                               0x2808\n#define\t\tSTATE0(x)\t\t\t\t((x) << 0)\n#define\t\tSTATE0_MASK\t\t\t\t(0x1f << 0)\n#define\t\tSTATE0_SHIFT\t\t\t\t0\n#define\t\tSTATE1(x)\t\t\t\t((x) << 5)\n#define\t\tSTATE1_MASK\t\t\t\t(0x1f << 5)\n#define\t\tSTATE1_SHIFT\t\t\t\t5\n#define\t\tSTATE2(x)\t\t\t\t((x) << 10)\n#define\t\tSTATE2_MASK\t\t\t\t(0x1f << 10)\n#define\t\tSTATE2_SHIFT\t\t\t\t10\n#define\t\tSTATE3(x)\t\t\t\t((x) << 15)\n#define\t\tSTATE3_MASK\t\t\t\t(0x1f << 15)\n#define\t\tSTATE3_SHIFT\t\t\t\t15\n\n#define\tMC_SEQ_TRAIN_WAKEUP_CNTL\t\t\t0x28e8\n#define\t\tTRAIN_DONE_D0      \t\t\t(1 << 30)\n#define\t\tTRAIN_DONE_D1      \t\t\t(1 << 31)\n\n#define MC_SEQ_SUP_CNTL           \t\t\t0x28c8\n#define\t\tRUN_MASK      \t\t\t\t(1 << 0)\n#define MC_SEQ_SUP_PGM           \t\t\t0x28cc\n#define MC_PMG_AUTO_CMD           \t\t\t0x28d0\n\n#define MC_IO_PAD_CNTL_D0           \t\t\t0x29d0\n#define\t\tMEM_FALL_OUT_CMD      \t\t\t(1 << 8)\n\n#define MC_SEQ_RAS_TIMING                               0x28a0\n#define MC_SEQ_CAS_TIMING                               0x28a4\n#define MC_SEQ_MISC_TIMING                              0x28a8\n#define MC_SEQ_MISC_TIMING2                             0x28ac\n#define MC_SEQ_PMG_TIMING                               0x28b0\n#define MC_SEQ_RD_CTL_D0                                0x28b4\n#define MC_SEQ_RD_CTL_D1                                0x28b8\n#define MC_SEQ_WR_CTL_D0                                0x28bc\n#define MC_SEQ_WR_CTL_D1                                0x28c0\n\n#define MC_SEQ_MISC0           \t\t\t\t0x2a00\n#define \tMC_SEQ_MISC0_VEN_ID_SHIFT               8\n#define \tMC_SEQ_MISC0_VEN_ID_MASK                0x00000f00\n#define \tMC_SEQ_MISC0_VEN_ID_VALUE               3\n#define \tMC_SEQ_MISC0_REV_ID_SHIFT               12\n#define \tMC_SEQ_MISC0_REV_ID_MASK                0x0000f000\n#define \tMC_SEQ_MISC0_REV_ID_VALUE               1\n#define \tMC_SEQ_MISC0_GDDR5_SHIFT                28\n#define \tMC_SEQ_MISC0_GDDR5_MASK                 0xf0000000\n#define \tMC_SEQ_MISC0_GDDR5_VALUE                5\n#define MC_SEQ_MISC1                                    0x2a04\n#define MC_SEQ_RESERVE_M                                0x2a08\n#define MC_PMG_CMD_EMRS                                 0x2a0c\n\n#define MC_SEQ_IO_DEBUG_INDEX           \t\t0x2a44\n#define MC_SEQ_IO_DEBUG_DATA           \t\t\t0x2a48\n\n#define MC_SEQ_MISC5                                    0x2a54\n#define MC_SEQ_MISC6                                    0x2a58\n\n#define MC_SEQ_MISC7                                    0x2a64\n\n#define MC_SEQ_RAS_TIMING_LP                            0x2a6c\n#define MC_SEQ_CAS_TIMING_LP                            0x2a70\n#define MC_SEQ_MISC_TIMING_LP                           0x2a74\n#define MC_SEQ_MISC_TIMING2_LP                          0x2a78\n#define MC_SEQ_WR_CTL_D0_LP                             0x2a7c\n#define MC_SEQ_WR_CTL_D1_LP                             0x2a80\n#define MC_SEQ_PMG_CMD_EMRS_LP                          0x2a84\n#define MC_SEQ_PMG_CMD_MRS_LP                           0x2a88\n\n#define MC_PMG_CMD_MRS                                  0x2aac\n\n#define MC_SEQ_RD_CTL_D0_LP                             0x2b1c\n#define MC_SEQ_RD_CTL_D1_LP                             0x2b20\n\n#define MC_PMG_CMD_MRS1                                 0x2b44\n#define MC_SEQ_PMG_CMD_MRS1_LP                          0x2b48\n#define MC_SEQ_PMG_TIMING_LP                            0x2b4c\n\n#define MC_SEQ_WR_CTL_2                                 0x2b54\n#define MC_SEQ_WR_CTL_2_LP                              0x2b58\n#define MC_PMG_CMD_MRS2                                 0x2b5c\n#define MC_SEQ_PMG_CMD_MRS2_LP                          0x2b60\n\n#define\tMCLK_PWRMGT_CNTL\t\t\t\t0x2ba0\n#       define DLL_SPEED(x)\t\t\t\t((x) << 0)\n#       define DLL_SPEED_MASK\t\t\t\t(0x1f << 0)\n#       define DLL_READY                                (1 << 6)\n#       define MC_INT_CNTL                              (1 << 7)\n#       define MRDCK0_PDNB                              (1 << 8)\n#       define MRDCK1_PDNB                              (1 << 9)\n#       define MRDCK0_RESET                             (1 << 16)\n#       define MRDCK1_RESET                             (1 << 17)\n#       define DLL_READY_READ                           (1 << 24)\n#define\tDLL_CNTL\t\t\t\t\t0x2ba4\n#       define MRDCK0_BYPASS                            (1 << 24)\n#       define MRDCK1_BYPASS                            (1 << 25)\n\n#define\tMPLL_CNTL_MODE\t\t\t\t\t0x2bb0\n#       define MPLL_MCLK_SEL                            (1 << 11)\n#define\tMPLL_FUNC_CNTL\t\t\t\t\t0x2bb4\n#define\t\tBWCTRL(x)\t\t\t\t((x) << 20)\n#define\t\tBWCTRL_MASK\t\t\t\t(0xff << 20)\n#define\tMPLL_FUNC_CNTL_1\t\t\t\t0x2bb8\n#define\t\tVCO_MODE(x)\t\t\t\t((x) << 0)\n#define\t\tVCO_MODE_MASK\t\t\t\t(3 << 0)\n#define\t\tCLKFRAC(x)\t\t\t\t((x) << 4)\n#define\t\tCLKFRAC_MASK\t\t\t\t(0xfff << 4)\n#define\t\tCLKF(x)\t\t\t\t\t((x) << 16)\n#define\t\tCLKF_MASK\t\t\t\t(0xfff << 16)\n#define\tMPLL_FUNC_CNTL_2\t\t\t\t0x2bbc\n#define\tMPLL_AD_FUNC_CNTL\t\t\t\t0x2bc0\n#define\t\tYCLK_POST_DIV(x)\t\t\t((x) << 0)\n#define\t\tYCLK_POST_DIV_MASK\t\t\t(7 << 0)\n#define\tMPLL_DQ_FUNC_CNTL\t\t\t\t0x2bc4\n#define\t\tYCLK_SEL(x)\t\t\t\t((x) << 4)\n#define\t\tYCLK_SEL_MASK\t\t\t\t(1 << 4)\n\n#define\tMPLL_SS1\t\t\t\t\t0x2bcc\n#define\t\tCLKV(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKV_MASK\t\t\t\t(0x3ffffff << 0)\n#define\tMPLL_SS2\t\t\t\t\t0x2bd0\n#define\t\tCLKS(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKS_MASK\t\t\t\t(0xfff << 0)\n\n#define\tHDP_HOST_PATH_CNTL\t\t\t\t0x2C00\n#define \tCLOCK_GATING_DIS\t\t\t(1 << 23)\n#define\tHDP_NONSURFACE_BASE\t\t\t\t0x2C04\n#define\tHDP_NONSURFACE_INFO\t\t\t\t0x2C08\n#define\tHDP_NONSURFACE_SIZE\t\t\t\t0x2C0C\n\n#define HDP_ADDR_CONFIG  \t\t\t\t0x2F48\n#define HDP_MISC_CNTL\t\t\t\t\t0x2F4C\n#define \tHDP_FLUSH_INVALIDATE_CACHE\t\t\t(1 << 0)\n#define HDP_MEM_POWER_LS\t\t\t\t0x2F50\n#define \tHDP_LS_ENABLE\t\t\t\t(1 << 0)\n\n#define ATC_MISC_CG           \t\t\t\t0x3350\n\n#define IH_RB_CNTL                                        0x3e00\n#       define IH_RB_ENABLE                               (1 << 0)\n#       define IH_IB_SIZE(x)                              ((x) << 1)  \n#       define IH_RB_FULL_DRAIN_ENABLE                    (1 << 6)\n#       define IH_WPTR_WRITEBACK_ENABLE                   (1 << 8)\n#       define IH_WPTR_WRITEBACK_TIMER(x)                 ((x) << 9)  \n#       define IH_WPTR_OVERFLOW_ENABLE                    (1 << 16)\n#       define IH_WPTR_OVERFLOW_CLEAR                     (1 << 31)\n#define IH_RB_BASE                                        0x3e04\n#define IH_RB_RPTR                                        0x3e08\n#define IH_RB_WPTR                                        0x3e0c\n#       define RB_OVERFLOW                                (1 << 0)\n#       define WPTR_OFFSET_MASK                           0x3fffc\n#define IH_RB_WPTR_ADDR_HI                                0x3e10\n#define IH_RB_WPTR_ADDR_LO                                0x3e14\n#define IH_CNTL                                           0x3e18\n#       define ENABLE_INTR                                (1 << 0)\n#       define IH_MC_SWAP(x)                              ((x) << 1)\n#       define IH_MC_SWAP_NONE                            0\n#       define IH_MC_SWAP_16BIT                           1\n#       define IH_MC_SWAP_32BIT                           2\n#       define IH_MC_SWAP_64BIT                           3\n#       define RPTR_REARM                                 (1 << 4)\n#       define MC_WRREQ_CREDIT(x)                         ((x) << 15)\n#       define MC_WR_CLEAN_CNT(x)                         ((x) << 20)\n#       define MC_VMID(x)                                 ((x) << 25)\n\n#define\tCONFIG_MEMSIZE\t\t\t\t\t0x5428\n\n#define INTERRUPT_CNTL                                    0x5468\n#       define IH_DUMMY_RD_OVERRIDE                       (1 << 0)\n#       define IH_DUMMY_RD_EN                             (1 << 1)\n#       define IH_REQ_NONSNOOP_EN                         (1 << 3)\n#       define GEN_IH_INT_EN                              (1 << 8)\n#define INTERRUPT_CNTL2                                   0x546c\n\n#define HDP_MEM_COHERENCY_FLUSH_CNTL\t\t\t0x5480\n\n#define\tBIF_FB_EN\t\t\t\t\t\t0x5490\n#define\t\tFB_READ_EN\t\t\t\t\t(1 << 0)\n#define\t\tFB_WRITE_EN\t\t\t\t\t(1 << 1)\n\n#define HDP_REG_COHERENCY_FLUSH_CNTL\t\t\t0x54A0\n\n \n#define AZ_F0_CODEC_ENDPOINT_INDEX                       0x5E00\n#       define AZ_ENDPOINT_REG_INDEX(x)                  (((x) & 0xff) << 0)\n#       define AZ_ENDPOINT_REG_WRITE_EN                  (1 << 8)\n#define AZ_F0_CODEC_ENDPOINT_DATA                        0x5E04\n\n#define AZ_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER          0x25\n#define\t\tSPEAKER_ALLOCATION(x)\t\t\t(((x) & 0x7f) << 0)\n#define\t\tSPEAKER_ALLOCATION_MASK\t\t\t(0x7f << 0)\n#define\t\tSPEAKER_ALLOCATION_SHIFT\t\t0\n#define\t\tHDMI_CONNECTION\t\t\t\t(1 << 16)\n#define\t\tDP_CONNECTION\t\t\t\t(1 << 17)\n\n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0        0x28  \n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1        0x29  \n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2        0x2A  \n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3        0x2B  \n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4        0x2C  \n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5        0x2D  \n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6        0x2E  \n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7        0x2F  \n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8        0x30  \n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9        0x31  \n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10       0x32  \n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11       0x33  \n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12       0x34  \n#define AZ_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13       0x35  \n#       define MAX_CHANNELS(x)                            (((x) & 0x7) << 0)\n \n#       define SUPPORTED_FREQUENCIES(x)                   (((x) & 0xff) << 8)\n#       define DESCRIPTOR_BYTE_2(x)                       (((x) & 0xff) << 16)\n#       define SUPPORTED_FREQUENCIES_STEREO(x)            (((x) & 0xff) << 24)  \n \n\n#define AZ_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC         0x37\n#       define VIDEO_LIPSYNC(x)                           (((x) & 0xff) << 0)\n#       define AUDIO_LIPSYNC(x)                           (((x) & 0xff) << 8)\n \n#define AZ_F0_CODEC_PIN_CONTROL_RESPONSE_HBR             0x38\n#       define HBR_CAPABLE                                (1 << 0)  \n\n#define AZ_F0_CODEC_PIN_CONTROL_SINK_INFO0               0x3a\n#       define MANUFACTURER_ID(x)                        (((x) & 0xffff) << 0)\n#       define PRODUCT_ID(x)                             (((x) & 0xffff) << 16)\n#define AZ_F0_CODEC_PIN_CONTROL_SINK_INFO1               0x3b\n#       define SINK_DESCRIPTION_LEN(x)                   (((x) & 0xff) << 0)\n#define AZ_F0_CODEC_PIN_CONTROL_SINK_INFO2               0x3c\n#       define PORT_ID0(x)                               (((x) & 0xffffffff) << 0)\n#define AZ_F0_CODEC_PIN_CONTROL_SINK_INFO3               0x3d\n#       define PORT_ID1(x)                               (((x) & 0xffffffff) << 0)\n#define AZ_F0_CODEC_PIN_CONTROL_SINK_INFO4               0x3e\n#       define DESCRIPTION0(x)                           (((x) & 0xff) << 0)\n#       define DESCRIPTION1(x)                           (((x) & 0xff) << 8)\n#       define DESCRIPTION2(x)                           (((x) & 0xff) << 16)\n#       define DESCRIPTION3(x)                           (((x) & 0xff) << 24)\n#define AZ_F0_CODEC_PIN_CONTROL_SINK_INFO5               0x3f\n#       define DESCRIPTION4(x)                           (((x) & 0xff) << 0)\n#       define DESCRIPTION5(x)                           (((x) & 0xff) << 8)\n#       define DESCRIPTION6(x)                           (((x) & 0xff) << 16)\n#       define DESCRIPTION7(x)                           (((x) & 0xff) << 24)\n#define AZ_F0_CODEC_PIN_CONTROL_SINK_INFO6               0x40\n#       define DESCRIPTION8(x)                           (((x) & 0xff) << 0)\n#       define DESCRIPTION9(x)                           (((x) & 0xff) << 8)\n#       define DESCRIPTION10(x)                          (((x) & 0xff) << 16)\n#       define DESCRIPTION11(x)                          (((x) & 0xff) << 24)\n#define AZ_F0_CODEC_PIN_CONTROL_SINK_INFO7               0x41\n#       define DESCRIPTION12(x)                          (((x) & 0xff) << 0)\n#       define DESCRIPTION13(x)                          (((x) & 0xff) << 8)\n#       define DESCRIPTION14(x)                          (((x) & 0xff) << 16)\n#       define DESCRIPTION15(x)                          (((x) & 0xff) << 24)\n#define AZ_F0_CODEC_PIN_CONTROL_SINK_INFO8               0x42\n#       define DESCRIPTION16(x)                          (((x) & 0xff) << 0)\n#       define DESCRIPTION17(x)                          (((x) & 0xff) << 8)\n\n#define AZ_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL         0x54\n#       define AUDIO_ENABLED                             (1 << 31)\n\n#define AZ_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT  0x56\n#define\t\tPORT_CONNECTIVITY_MASK\t\t\t\t(3 << 30)\n#define\t\tPORT_CONNECTIVITY_SHIFT\t\t\t\t30\n\n#define\tDC_LB_MEMORY_SPLIT\t\t\t\t\t0x6b0c\n#define\t\tDC_LB_MEMORY_CONFIG(x)\t\t\t\t((x) << 20)\n\n#define\tPRIORITY_A_CNT\t\t\t\t\t\t0x6b18\n#define\t\tPRIORITY_MARK_MASK\t\t\t\t0x7fff\n#define\t\tPRIORITY_OFF\t\t\t\t\t(1 << 16)\n#define\t\tPRIORITY_ALWAYS_ON\t\t\t\t(1 << 20)\n#define\tPRIORITY_B_CNT\t\t\t\t\t\t0x6b1c\n\n#define\tDPG_PIPE_ARBITRATION_CONTROL3\t\t\t\t0x6cc8\n#       define LATENCY_WATERMARK_MASK(x)\t\t\t((x) << 16)\n#define\tDPG_PIPE_LATENCY_CONTROL\t\t\t\t0x6ccc\n#       define LATENCY_LOW_WATERMARK(x)\t\t\t\t((x) << 0)\n#       define LATENCY_HIGH_WATERMARK(x)\t\t\t((x) << 16)\n\n \n#define VLINE_STATUS                                    0x6bb8\n#       define VLINE_OCCURRED                           (1 << 0)\n#       define VLINE_ACK                                (1 << 4)\n#       define VLINE_STAT                               (1 << 12)\n#       define VLINE_INTERRUPT                          (1 << 16)\n#       define VLINE_INTERRUPT_TYPE                     (1 << 17)\n \n#define VBLANK_STATUS                                   0x6bbc\n#       define VBLANK_OCCURRED                          (1 << 0)\n#       define VBLANK_ACK                               (1 << 4)\n#       define VBLANK_STAT                              (1 << 12)\n#       define VBLANK_INTERRUPT                         (1 << 16)\n#       define VBLANK_INTERRUPT_TYPE                    (1 << 17)\n\n \n#define INT_MASK                                        0x6b40\n#       define VBLANK_INT_MASK                          (1 << 0)\n#       define VLINE_INT_MASK                           (1 << 4)\n\n#define DISP_INTERRUPT_STATUS                           0x60f4\n#       define LB_D1_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D1_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD1_INTERRUPT                        (1 << 17)\n#       define DC_HPD1_RX_INTERRUPT                     (1 << 18)\n#       define DACA_AUTODETECT_INTERRUPT                (1 << 22)\n#       define DACB_AUTODETECT_INTERRUPT                (1 << 23)\n#       define DC_I2C_SW_DONE_INTERRUPT                 (1 << 24)\n#       define DC_I2C_HW_DONE_INTERRUPT                 (1 << 25)\n#define DISP_INTERRUPT_STATUS_CONTINUE                  0x60f8\n#       define LB_D2_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D2_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD2_INTERRUPT                        (1 << 17)\n#       define DC_HPD2_RX_INTERRUPT                     (1 << 18)\n#       define DISP_TIMER_INTERRUPT                     (1 << 24)\n#define DISP_INTERRUPT_STATUS_CONTINUE2                 0x60fc\n#       define LB_D3_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D3_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD3_INTERRUPT                        (1 << 17)\n#       define DC_HPD3_RX_INTERRUPT                     (1 << 18)\n#define DISP_INTERRUPT_STATUS_CONTINUE3                 0x6100\n#       define LB_D4_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D4_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD4_INTERRUPT                        (1 << 17)\n#       define DC_HPD4_RX_INTERRUPT                     (1 << 18)\n#define DISP_INTERRUPT_STATUS_CONTINUE4                 0x614c\n#       define LB_D5_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D5_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD5_INTERRUPT                        (1 << 17)\n#       define DC_HPD5_RX_INTERRUPT                     (1 << 18)\n#define DISP_INTERRUPT_STATUS_CONTINUE5                 0x6150\n#       define LB_D6_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D6_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD6_INTERRUPT                        (1 << 17)\n#       define DC_HPD6_RX_INTERRUPT                     (1 << 18)\n\n \n#define GRPH_INT_STATUS                                 0x6858\n#       define GRPH_PFLIP_INT_OCCURRED                  (1 << 0)\n#       define GRPH_PFLIP_INT_CLEAR                     (1 << 8)\n \n#define\tGRPH_INT_CONTROL\t\t\t        0x685c\n#       define GRPH_PFLIP_INT_MASK                      (1 << 0)\n#       define GRPH_PFLIP_INT_TYPE                      (1 << 8)\n\n#define\tDAC_AUTODETECT_INT_CONTROL\t\t\t0x67c8\n\n#define DC_HPD1_INT_STATUS                              0x601c\n#define DC_HPD2_INT_STATUS                              0x6028\n#define DC_HPD3_INT_STATUS                              0x6034\n#define DC_HPD4_INT_STATUS                              0x6040\n#define DC_HPD5_INT_STATUS                              0x604c\n#define DC_HPD6_INT_STATUS                              0x6058\n#       define DC_HPDx_INT_STATUS                       (1 << 0)\n#       define DC_HPDx_SENSE                            (1 << 1)\n#       define DC_HPDx_RX_INT_STATUS                    (1 << 8)\n\n#define DC_HPD1_INT_CONTROL                             0x6020\n#define DC_HPD2_INT_CONTROL                             0x602c\n#define DC_HPD3_INT_CONTROL                             0x6038\n#define DC_HPD4_INT_CONTROL                             0x6044\n#define DC_HPD5_INT_CONTROL                             0x6050\n#define DC_HPD6_INT_CONTROL                             0x605c\n#       define DC_HPDx_INT_ACK                          (1 << 0)\n#       define DC_HPDx_INT_POLARITY                     (1 << 8)\n#       define DC_HPDx_INT_EN                           (1 << 16)\n#       define DC_HPDx_RX_INT_ACK                       (1 << 20)\n#       define DC_HPDx_RX_INT_EN                        (1 << 24)\n\n#define DC_HPD1_CONTROL                                   0x6024\n#define DC_HPD2_CONTROL                                   0x6030\n#define DC_HPD3_CONTROL                                   0x603c\n#define DC_HPD4_CONTROL                                   0x6048\n#define DC_HPD5_CONTROL                                   0x6054\n#define DC_HPD6_CONTROL                                   0x6060\n#       define DC_HPDx_CONNECTION_TIMER(x)                ((x) << 0)\n#       define DC_HPDx_RX_INT_TIMER(x)                    ((x) << 16)\n#       define DC_HPDx_EN                                 (1 << 28)\n\n#define DPG_PIPE_STUTTER_CONTROL                          0x6cd4\n#       define STUTTER_ENABLE                             (1 << 0)\n\n \n#define CRTC_STATUS_FRAME_COUNT                         0x6e98\n\n \n#define DCCG_AUDIO_DTO_SOURCE                           0x05ac\n#       define DCCG_AUDIO_DTO0_SOURCE_SEL(x) ((x) << 0)  \n#       define DCCG_AUDIO_DTO_SEL            (1 << 4)    \n\n#define DCCG_AUDIO_DTO0_PHASE                           0x05b0\n#define DCCG_AUDIO_DTO0_MODULE                          0x05b4\n#define DCCG_AUDIO_DTO1_PHASE                           0x05c0\n#define DCCG_AUDIO_DTO1_MODULE                          0x05c4\n\n#define DENTIST_DISPCLK_CNTL\t\t\t\t0x0490\n#\tdefine DENTIST_DPREFCLK_WDIVIDER(x)\t\t(((x) & 0x7f) << 24)\n#\tdefine DENTIST_DPREFCLK_WDIVIDER_MASK\t\t(0x7f << 24)\n#\tdefine DENTIST_DPREFCLK_WDIVIDER_SHIFT\t\t24\n\n#define AFMT_AUDIO_SRC_CONTROL                          0x713c\n#define\t\tAFMT_AUDIO_SRC_SELECT(x)\t\t(((x) & 7) << 0)\n \n\n#define\tGRBM_CNTL\t\t\t\t\t0x8000\n#define\t\tGRBM_READ_TIMEOUT(x)\t\t\t\t((x) << 0)\n\n#define\tGRBM_STATUS2\t\t\t\t\t0x8008\n#define\t\tRLC_RQ_PENDING \t\t\t\t\t(1 << 0)\n#define\t\tRLC_BUSY \t\t\t\t\t(1 << 8)\n#define\t\tTC_BUSY \t\t\t\t\t(1 << 9)\n\n#define\tGRBM_STATUS\t\t\t\t\t0x8010\n#define\t\tCMDFIFO_AVAIL_MASK\t\t\t\t0x0000000F\n#define\t\tRING2_RQ_PENDING\t\t\t\t(1 << 4)\n#define\t\tSRBM_RQ_PENDING\t\t\t\t\t(1 << 5)\n#define\t\tRING1_RQ_PENDING\t\t\t\t(1 << 6)\n#define\t\tCF_RQ_PENDING\t\t\t\t\t(1 << 7)\n#define\t\tPF_RQ_PENDING\t\t\t\t\t(1 << 8)\n#define\t\tGDS_DMA_RQ_PENDING\t\t\t\t(1 << 9)\n#define\t\tGRBM_EE_BUSY\t\t\t\t\t(1 << 10)\n#define\t\tDB_CLEAN\t\t\t\t\t(1 << 12)\n#define\t\tCB_CLEAN\t\t\t\t\t(1 << 13)\n#define\t\tTA_BUSY \t\t\t\t\t(1 << 14)\n#define\t\tGDS_BUSY \t\t\t\t\t(1 << 15)\n#define\t\tVGT_BUSY\t\t\t\t\t(1 << 17)\n#define\t\tIA_BUSY_NO_DMA\t\t\t\t\t(1 << 18)\n#define\t\tIA_BUSY\t\t\t\t\t\t(1 << 19)\n#define\t\tSX_BUSY \t\t\t\t\t(1 << 20)\n#define\t\tSPI_BUSY\t\t\t\t\t(1 << 22)\n#define\t\tBCI_BUSY\t\t\t\t\t(1 << 23)\n#define\t\tSC_BUSY \t\t\t\t\t(1 << 24)\n#define\t\tPA_BUSY \t\t\t\t\t(1 << 25)\n#define\t\tDB_BUSY \t\t\t\t\t(1 << 26)\n#define\t\tCP_COHERENCY_BUSY      \t\t\t\t(1 << 28)\n#define\t\tCP_BUSY \t\t\t\t\t(1 << 29)\n#define\t\tCB_BUSY \t\t\t\t\t(1 << 30)\n#define\t\tGUI_ACTIVE\t\t\t\t\t(1 << 31)\n#define\tGRBM_STATUS_SE0\t\t\t\t\t0x8014\n#define\tGRBM_STATUS_SE1\t\t\t\t\t0x8018\n#define\t\tSE_DB_CLEAN\t\t\t\t\t(1 << 1)\n#define\t\tSE_CB_CLEAN\t\t\t\t\t(1 << 2)\n#define\t\tSE_BCI_BUSY\t\t\t\t\t(1 << 22)\n#define\t\tSE_VGT_BUSY\t\t\t\t\t(1 << 23)\n#define\t\tSE_PA_BUSY\t\t\t\t\t(1 << 24)\n#define\t\tSE_TA_BUSY\t\t\t\t\t(1 << 25)\n#define\t\tSE_SX_BUSY\t\t\t\t\t(1 << 26)\n#define\t\tSE_SPI_BUSY\t\t\t\t\t(1 << 27)\n#define\t\tSE_SC_BUSY\t\t\t\t\t(1 << 29)\n#define\t\tSE_DB_BUSY\t\t\t\t\t(1 << 30)\n#define\t\tSE_CB_BUSY\t\t\t\t\t(1 << 31)\n\n#define\tGRBM_SOFT_RESET\t\t\t\t\t0x8020\n#define\t\tSOFT_RESET_CP\t\t\t\t\t(1 << 0)\n#define\t\tSOFT_RESET_CB\t\t\t\t\t(1 << 1)\n#define\t\tSOFT_RESET_RLC\t\t\t\t\t(1 << 2)\n#define\t\tSOFT_RESET_DB\t\t\t\t\t(1 << 3)\n#define\t\tSOFT_RESET_GDS\t\t\t\t\t(1 << 4)\n#define\t\tSOFT_RESET_PA\t\t\t\t\t(1 << 5)\n#define\t\tSOFT_RESET_SC\t\t\t\t\t(1 << 6)\n#define\t\tSOFT_RESET_BCI\t\t\t\t\t(1 << 7)\n#define\t\tSOFT_RESET_SPI\t\t\t\t\t(1 << 8)\n#define\t\tSOFT_RESET_SX\t\t\t\t\t(1 << 10)\n#define\t\tSOFT_RESET_TC\t\t\t\t\t(1 << 11)\n#define\t\tSOFT_RESET_TA\t\t\t\t\t(1 << 12)\n#define\t\tSOFT_RESET_VGT\t\t\t\t\t(1 << 14)\n#define\t\tSOFT_RESET_IA\t\t\t\t\t(1 << 15)\n\n#define GRBM_GFX_INDEX          \t\t\t0x802C\n#define\t\tINSTANCE_INDEX(x)\t\t\t((x) << 0)\n#define\t\tSH_INDEX(x)     \t\t\t((x) << 8)\n#define\t\tSE_INDEX(x)     \t\t\t((x) << 16)\n#define\t\tSH_BROADCAST_WRITES      \t\t(1 << 29)\n#define\t\tINSTANCE_BROADCAST_WRITES      \t\t(1 << 30)\n#define\t\tSE_BROADCAST_WRITES      \t\t(1 << 31)\n\n#define GRBM_INT_CNTL                                   0x8060\n#       define RDERR_INT_ENABLE                         (1 << 0)\n#       define GUI_IDLE_INT_ENABLE                      (1 << 19)\n\n#define\tCP_STRMOUT_CNTL\t\t\t\t\t0x84FC\n#define\tSCRATCH_REG0\t\t\t\t\t0x8500\n#define\tSCRATCH_REG1\t\t\t\t\t0x8504\n#define\tSCRATCH_REG2\t\t\t\t\t0x8508\n#define\tSCRATCH_REG3\t\t\t\t\t0x850C\n#define\tSCRATCH_REG4\t\t\t\t\t0x8510\n#define\tSCRATCH_REG5\t\t\t\t\t0x8514\n#define\tSCRATCH_REG6\t\t\t\t\t0x8518\n#define\tSCRATCH_REG7\t\t\t\t\t0x851C\n\n#define\tSCRATCH_UMSK\t\t\t\t\t0x8540\n#define\tSCRATCH_ADDR\t\t\t\t\t0x8544\n\n#define\tCP_SEM_WAIT_TIMER\t\t\t\t0x85BC\n\n#define\tCP_SEM_INCOMPLETE_TIMER_CNTL\t\t\t0x85C8\n\n#define CP_ME_CNTL\t\t\t\t\t0x86D8\n#define\t\tCP_CE_HALT\t\t\t\t\t(1 << 24)\n#define\t\tCP_PFP_HALT\t\t\t\t\t(1 << 26)\n#define\t\tCP_ME_HALT\t\t\t\t\t(1 << 28)\n\n#define\tCP_COHER_CNTL2\t\t\t\t\t0x85E8\n\n#define\tCP_RB2_RPTR\t\t\t\t\t0x86f8\n#define\tCP_RB1_RPTR\t\t\t\t\t0x86fc\n#define\tCP_RB0_RPTR\t\t\t\t\t0x8700\n#define\tCP_RB_WPTR_DELAY\t\t\t\t0x8704\n\n#define\tCP_QUEUE_THRESHOLDS\t\t\t\t0x8760\n#define\t\tROQ_IB1_START(x)\t\t\t\t((x) << 0)\n#define\t\tROQ_IB2_START(x)\t\t\t\t((x) << 8)\n#define CP_MEQ_THRESHOLDS\t\t\t\t0x8764\n#define\t\tMEQ1_START(x)\t\t\t\t((x) << 0)\n#define\t\tMEQ2_START(x)\t\t\t\t((x) << 8)\n\n#define\tCP_PERFMON_CNTL\t\t\t\t\t0x87FC\n\n#define\tVGT_VTX_VECT_EJECT_REG\t\t\t\t0x88B0\n\n#define\tVGT_CACHE_INVALIDATION\t\t\t\t0x88C4\n#define\t\tCACHE_INVALIDATION(x)\t\t\t\t((x) << 0)\n#define\t\t\tVC_ONLY\t\t\t\t\t\t0\n#define\t\t\tTC_ONLY\t\t\t\t\t\t1\n#define\t\t\tVC_AND_TC\t\t\t\t\t2\n#define\t\tAUTO_INVLD_EN(x)\t\t\t\t((x) << 6)\n#define\t\t\tNO_AUTO\t\t\t\t\t\t0\n#define\t\t\tES_AUTO\t\t\t\t\t\t1\n#define\t\t\tGS_AUTO\t\t\t\t\t\t2\n#define\t\t\tES_AND_GS_AUTO\t\t\t\t\t3\n#define\tVGT_ESGS_RING_SIZE\t\t\t\t0x88C8\n#define\tVGT_GSVS_RING_SIZE\t\t\t\t0x88CC\n\n#define\tVGT_GS_VERTEX_REUSE\t\t\t\t0x88D4\n\n#define\tVGT_PRIMITIVE_TYPE\t\t\t\t0x8958\n#define\tVGT_INDEX_TYPE\t\t\t\t\t0x895C\n\n#define\tVGT_NUM_INDICES\t\t\t\t\t0x8970\n#define\tVGT_NUM_INSTANCES\t\t\t\t0x8974\n\n#define\tVGT_TF_RING_SIZE\t\t\t\t0x8988\n\n#define\tVGT_HS_OFFCHIP_PARAM\t\t\t\t0x89B0\n\n#define\tVGT_TF_MEMORY_BASE\t\t\t\t0x89B8\n\n#define CC_GC_SHADER_ARRAY_CONFIG\t\t\t0x89bc\n#define\t\tINACTIVE_CUS_MASK\t\t\t0xFFFF0000\n#define\t\tINACTIVE_CUS_SHIFT\t\t\t16\n#define GC_USER_SHADER_ARRAY_CONFIG\t\t\t0x89c0\n\n#define\tPA_CL_ENHANCE\t\t\t\t\t0x8A14\n#define\t\tCLIP_VTX_REORDER_ENA\t\t\t\t(1 << 0)\n#define\t\tNUM_CLIP_SEQ(x)\t\t\t\t\t((x) << 1)\n\n#define\tPA_SU_LINE_STIPPLE_VALUE\t\t\t0x8A60\n\n#define\tPA_SC_LINE_STIPPLE_STATE\t\t\t0x8B10\n\n#define\tPA_SC_FORCE_EOV_MAX_CNTS\t\t\t0x8B24\n#define\t\tFORCE_EOV_MAX_CLK_CNT(x)\t\t\t((x) << 0)\n#define\t\tFORCE_EOV_MAX_REZ_CNT(x)\t\t\t((x) << 16)\n\n#define\tPA_SC_FIFO_SIZE\t\t\t\t\t0x8BCC\n#define\t\tSC_FRONTEND_PRIM_FIFO_SIZE(x)\t\t\t((x) << 0)\n#define\t\tSC_BACKEND_PRIM_FIFO_SIZE(x)\t\t\t((x) << 6)\n#define\t\tSC_HIZ_TILE_FIFO_SIZE(x)\t\t\t((x) << 15)\n#define\t\tSC_EARLYZ_TILE_FIFO_SIZE(x)\t\t\t((x) << 23)\n\n#define\tPA_SC_ENHANCE\t\t\t\t\t0x8BF0\n\n#define\tSQ_CONFIG\t\t\t\t\t0x8C00\n\n#define\tSQC_CACHES\t\t\t\t\t0x8C08\n\n#define SQ_POWER_THROTTLE                               0x8e58\n#define\t\tMIN_POWER(x)\t\t\t\t((x) << 0)\n#define\t\tMIN_POWER_MASK\t\t\t\t(0x3fff << 0)\n#define\t\tMIN_POWER_SHIFT\t\t\t\t0\n#define\t\tMAX_POWER(x)\t\t\t\t((x) << 16)\n#define\t\tMAX_POWER_MASK\t\t\t\t(0x3fff << 16)\n#define\t\tMAX_POWER_SHIFT\t\t\t\t0\n#define SQ_POWER_THROTTLE2                              0x8e5c\n#define\t\tMAX_POWER_DELTA(x)\t\t\t((x) << 0)\n#define\t\tMAX_POWER_DELTA_MASK\t\t\t(0x3fff << 0)\n#define\t\tMAX_POWER_DELTA_SHIFT\t\t\t0\n#define\t\tSTI_SIZE(x)\t\t\t\t((x) << 16)\n#define\t\tSTI_SIZE_MASK\t\t\t\t(0x3ff << 16)\n#define\t\tSTI_SIZE_SHIFT\t\t\t\t16\n#define\t\tLTI_RATIO(x)\t\t\t\t((x) << 27)\n#define\t\tLTI_RATIO_MASK\t\t\t\t(0xf << 27)\n#define\t\tLTI_RATIO_SHIFT\t\t\t\t27\n\n#define\tSX_DEBUG_1\t\t\t\t\t0x9060\n\n#define\tSPI_STATIC_THREAD_MGMT_1\t\t\t0x90E0\n#define\tSPI_STATIC_THREAD_MGMT_2\t\t\t0x90E4\n#define\tSPI_STATIC_THREAD_MGMT_3\t\t\t0x90E8\n#define\tSPI_PS_MAX_WAVE_ID\t\t\t\t0x90EC\n\n#define\tSPI_CONFIG_CNTL\t\t\t\t\t0x9100\n\n#define\tSPI_CONFIG_CNTL_1\t\t\t\t0x913C\n#define\t\tVTX_DONE_DELAY(x)\t\t\t\t((x) << 0)\n#define\t\tINTERP_ONE_PRIM_PER_ROW\t\t\t\t(1 << 4)\n\n#define\tCGTS_TCC_DISABLE\t\t\t\t0x9148\n#define\tCGTS_USER_TCC_DISABLE\t\t\t\t0x914C\n#define\t\tTCC_DISABLE_MASK\t\t\t\t0xFFFF0000\n#define\t\tTCC_DISABLE_SHIFT\t\t\t\t16\n#define\tCGTS_SM_CTRL_REG\t\t\t\t0x9150\n#define\t\tOVERRIDE\t\t\t\t(1 << 21)\n#define\t\tLS_OVERRIDE\t\t\t\t(1 << 22)\n\n#define\tSPI_LB_CU_MASK\t\t\t\t\t0x9354\n\n#define\tTA_CNTL_AUX\t\t\t\t\t0x9508\n#define\tTA_CS_BC_BASE_ADDR\t\t\t\t0x950C\n\n#define CC_RB_BACKEND_DISABLE\t\t\t\t0x98F4\n#define\t\tBACKEND_DISABLE(x)     \t\t\t((x) << 16)\n#define GB_ADDR_CONFIG  \t\t\t\t0x98F8\n#define\t\tNUM_PIPES(x)\t\t\t\t((x) << 0)\n#define\t\tNUM_PIPES_MASK\t\t\t\t0x00000007\n#define\t\tNUM_PIPES_SHIFT\t\t\t\t0\n#define\t\tPIPE_INTERLEAVE_SIZE(x)\t\t\t((x) << 4)\n#define\t\tPIPE_INTERLEAVE_SIZE_MASK\t\t0x00000070\n#define\t\tPIPE_INTERLEAVE_SIZE_SHIFT\t\t4\n#define\t\tNUM_SHADER_ENGINES(x)\t\t\t((x) << 12)\n#define\t\tNUM_SHADER_ENGINES_MASK\t\t\t0x00003000\n#define\t\tNUM_SHADER_ENGINES_SHIFT\t\t12\n#define\t\tSHADER_ENGINE_TILE_SIZE(x)     \t\t((x) << 16)\n#define\t\tSHADER_ENGINE_TILE_SIZE_MASK\t\t0x00070000\n#define\t\tSHADER_ENGINE_TILE_SIZE_SHIFT\t\t16\n#define\t\tNUM_GPUS(x)     \t\t\t((x) << 20)\n#define\t\tNUM_GPUS_MASK\t\t\t\t0x00700000\n#define\t\tNUM_GPUS_SHIFT\t\t\t\t20\n#define\t\tMULTI_GPU_TILE_SIZE(x)     \t\t((x) << 24)\n#define\t\tMULTI_GPU_TILE_SIZE_MASK\t\t0x03000000\n#define\t\tMULTI_GPU_TILE_SIZE_SHIFT\t\t24\n#define\t\tROW_SIZE(x)             \t\t((x) << 28)\n#define\t\tROW_SIZE_MASK\t\t\t\t0x30000000\n#define\t\tROW_SIZE_SHIFT\t\t\t\t28\n\n#define\tGB_TILE_MODE0\t\t\t\t\t0x9910\n#       define MICRO_TILE_MODE(x)\t\t\t\t((x) << 0)\n#              define\tADDR_SURF_DISPLAY_MICRO_TILING\t\t0\n#              define\tADDR_SURF_THIN_MICRO_TILING\t\t1\n#              define\tADDR_SURF_DEPTH_MICRO_TILING\t\t2\n#       define ARRAY_MODE(x)\t\t\t\t\t((x) << 2)\n#              define\tARRAY_LINEAR_GENERAL\t\t\t0\n#              define\tARRAY_LINEAR_ALIGNED\t\t\t1\n#              define\tARRAY_1D_TILED_THIN1\t\t\t2\n#              define\tARRAY_2D_TILED_THIN1\t\t\t4\n#       define PIPE_CONFIG(x)\t\t\t\t\t((x) << 6)\n#              define\tADDR_SURF_P2\t\t\t\t0\n#              define\tADDR_SURF_P4_8x16\t\t\t4\n#              define\tADDR_SURF_P4_16x16\t\t\t5\n#              define\tADDR_SURF_P4_16x32\t\t\t6\n#              define\tADDR_SURF_P4_32x32\t\t\t7\n#              define\tADDR_SURF_P8_16x16_8x16\t\t\t8\n#              define\tADDR_SURF_P8_16x32_8x16\t\t\t9\n#              define\tADDR_SURF_P8_32x32_8x16\t\t\t10\n#              define\tADDR_SURF_P8_16x32_16x16\t\t11\n#              define\tADDR_SURF_P8_32x32_16x16\t\t12\n#              define\tADDR_SURF_P8_32x32_16x32\t\t13\n#              define\tADDR_SURF_P8_32x64_32x32\t\t14\n#       define TILE_SPLIT(x)\t\t\t\t\t((x) << 11)\n#              define\tADDR_SURF_TILE_SPLIT_64B\t\t0\n#              define\tADDR_SURF_TILE_SPLIT_128B\t\t1\n#              define\tADDR_SURF_TILE_SPLIT_256B\t\t2\n#              define\tADDR_SURF_TILE_SPLIT_512B\t\t3\n#              define\tADDR_SURF_TILE_SPLIT_1KB\t\t4\n#              define\tADDR_SURF_TILE_SPLIT_2KB\t\t5\n#              define\tADDR_SURF_TILE_SPLIT_4KB\t\t6\n#       define BANK_WIDTH(x)\t\t\t\t\t((x) << 14)\n#              define\tADDR_SURF_BANK_WIDTH_1\t\t\t0\n#              define\tADDR_SURF_BANK_WIDTH_2\t\t\t1\n#              define\tADDR_SURF_BANK_WIDTH_4\t\t\t2\n#              define\tADDR_SURF_BANK_WIDTH_8\t\t\t3\n#       define BANK_HEIGHT(x)\t\t\t\t\t((x) << 16)\n#              define\tADDR_SURF_BANK_HEIGHT_1\t\t\t0\n#              define\tADDR_SURF_BANK_HEIGHT_2\t\t\t1\n#              define\tADDR_SURF_BANK_HEIGHT_4\t\t\t2\n#              define\tADDR_SURF_BANK_HEIGHT_8\t\t\t3\n#       define MACRO_TILE_ASPECT(x)\t\t\t\t((x) << 18)\n#              define\tADDR_SURF_MACRO_ASPECT_1\t\t0\n#              define\tADDR_SURF_MACRO_ASPECT_2\t\t1\n#              define\tADDR_SURF_MACRO_ASPECT_4\t\t2\n#              define\tADDR_SURF_MACRO_ASPECT_8\t\t3\n#       define NUM_BANKS(x)\t\t\t\t\t((x) << 20)\n#              define\tADDR_SURF_2_BANK\t\t\t0\n#              define\tADDR_SURF_4_BANK\t\t\t1\n#              define\tADDR_SURF_8_BANK\t\t\t2\n#              define\tADDR_SURF_16_BANK\t\t\t3\n\n#define\tCB_PERFCOUNTER0_SELECT0\t\t\t\t0x9a20\n#define\tCB_PERFCOUNTER0_SELECT1\t\t\t\t0x9a24\n#define\tCB_PERFCOUNTER1_SELECT0\t\t\t\t0x9a28\n#define\tCB_PERFCOUNTER1_SELECT1\t\t\t\t0x9a2c\n#define\tCB_PERFCOUNTER2_SELECT0\t\t\t\t0x9a30\n#define\tCB_PERFCOUNTER2_SELECT1\t\t\t\t0x9a34\n#define\tCB_PERFCOUNTER3_SELECT0\t\t\t\t0x9a38\n#define\tCB_PERFCOUNTER3_SELECT1\t\t\t\t0x9a3c\n\n#define\tCB_CGTT_SCLK_CTRL\t\t\t\t0x9a60\n\n#define\tGC_USER_RB_BACKEND_DISABLE\t\t\t0x9B7C\n#define\t\tBACKEND_DISABLE_MASK\t\t\t0x00FF0000\n#define\t\tBACKEND_DISABLE_SHIFT\t\t\t16\n\n#define\tTCP_CHAN_STEER_LO\t\t\t\t0xac0c\n#define\tTCP_CHAN_STEER_HI\t\t\t\t0xac10\n\n#define\tCP_RB0_BASE\t\t\t\t\t0xC100\n#define\tCP_RB0_CNTL\t\t\t\t\t0xC104\n#define\t\tRB_BUFSZ(x)\t\t\t\t\t((x) << 0)\n#define\t\tRB_BLKSZ(x)\t\t\t\t\t((x) << 8)\n#define\t\tBUF_SWAP_32BIT\t\t\t\t\t(2 << 16)\n#define\t\tRB_NO_UPDATE\t\t\t\t\t(1 << 27)\n#define\t\tRB_RPTR_WR_ENA\t\t\t\t\t(1 << 31)\n\n#define\tCP_RB0_RPTR_ADDR\t\t\t\t0xC10C\n#define\tCP_RB0_RPTR_ADDR_HI\t\t\t\t0xC110\n#define\tCP_RB0_WPTR\t\t\t\t\t0xC114\n\n#define\tCP_PFP_UCODE_ADDR\t\t\t\t0xC150\n#define\tCP_PFP_UCODE_DATA\t\t\t\t0xC154\n#define\tCP_ME_RAM_RADDR\t\t\t\t\t0xC158\n#define\tCP_ME_RAM_WADDR\t\t\t\t\t0xC15C\n#define\tCP_ME_RAM_DATA\t\t\t\t\t0xC160\n\n#define\tCP_CE_UCODE_ADDR\t\t\t\t0xC168\n#define\tCP_CE_UCODE_DATA\t\t\t\t0xC16C\n\n#define\tCP_RB1_BASE\t\t\t\t\t0xC180\n#define\tCP_RB1_CNTL\t\t\t\t\t0xC184\n#define\tCP_RB1_RPTR_ADDR\t\t\t\t0xC188\n#define\tCP_RB1_RPTR_ADDR_HI\t\t\t\t0xC18C\n#define\tCP_RB1_WPTR\t\t\t\t\t0xC190\n#define\tCP_RB2_BASE\t\t\t\t\t0xC194\n#define\tCP_RB2_CNTL\t\t\t\t\t0xC198\n#define\tCP_RB2_RPTR_ADDR\t\t\t\t0xC19C\n#define\tCP_RB2_RPTR_ADDR_HI\t\t\t\t0xC1A0\n#define\tCP_RB2_WPTR\t\t\t\t\t0xC1A4\n#define CP_INT_CNTL_RING0                               0xC1A8\n#define CP_INT_CNTL_RING1                               0xC1AC\n#define CP_INT_CNTL_RING2                               0xC1B0\n#       define CNTX_BUSY_INT_ENABLE                     (1 << 19)\n#       define CNTX_EMPTY_INT_ENABLE                    (1 << 20)\n#       define WAIT_MEM_SEM_INT_ENABLE                  (1 << 21)\n#       define TIME_STAMP_INT_ENABLE                    (1 << 26)\n#       define CP_RINGID2_INT_ENABLE                    (1 << 29)\n#       define CP_RINGID1_INT_ENABLE                    (1 << 30)\n#       define CP_RINGID0_INT_ENABLE                    (1 << 31)\n#define CP_INT_STATUS_RING0                             0xC1B4\n#define CP_INT_STATUS_RING1                             0xC1B8\n#define CP_INT_STATUS_RING2                             0xC1BC\n#       define WAIT_MEM_SEM_INT_STAT                    (1 << 21)\n#       define TIME_STAMP_INT_STAT                      (1 << 26)\n#       define CP_RINGID2_INT_STAT                      (1 << 29)\n#       define CP_RINGID1_INT_STAT                      (1 << 30)\n#       define CP_RINGID0_INT_STAT                      (1 << 31)\n\n#define\tCP_MEM_SLP_CNTL\t\t\t\t\t0xC1E4\n#       define CP_MEM_LS_EN                             (1 << 0)\n\n#define\tCP_DEBUG\t\t\t\t\t0xC1FC\n\n#define RLC_CNTL                                          0xC300\n#       define RLC_ENABLE                                 (1 << 0)\n#define RLC_RL_BASE                                       0xC304\n#define RLC_RL_SIZE                                       0xC308\n#define RLC_LB_CNTL                                       0xC30C\n#       define LOAD_BALANCE_ENABLE                        (1 << 0)\n#define RLC_SAVE_AND_RESTORE_BASE                         0xC310\n#define RLC_LB_CNTR_MAX                                   0xC314\n#define RLC_LB_CNTR_INIT                                  0xC318\n\n#define RLC_CLEAR_STATE_RESTORE_BASE                      0xC320\n\n#define RLC_UCODE_ADDR                                    0xC32C\n#define RLC_UCODE_DATA                                    0xC330\n\n#define RLC_GPU_CLOCK_COUNT_LSB                           0xC338\n#define RLC_GPU_CLOCK_COUNT_MSB                           0xC33C\n#define RLC_CAPTURE_GPU_CLOCK_COUNT                       0xC340\n#define RLC_MC_CNTL                                       0xC344\n#define RLC_UCODE_CNTL                                    0xC348\n#define RLC_STAT                                          0xC34C\n#       define RLC_BUSY_STATUS                            (1 << 0)\n#       define GFX_POWER_STATUS                           (1 << 1)\n#       define GFX_CLOCK_STATUS                           (1 << 2)\n#       define GFX_LS_STATUS                              (1 << 3)\n\n#define\tRLC_PG_CNTL\t\t\t\t\t0xC35C\n#\tdefine GFX_PG_ENABLE\t\t\t\t(1 << 0)\n#\tdefine GFX_PG_SRC\t\t\t\t(1 << 1)\n\n#define\tRLC_CGTT_MGCG_OVERRIDE\t\t\t\t0xC400\n#define\tRLC_CGCG_CGLS_CTRL\t\t\t\t0xC404\n#\tdefine CGCG_EN\t\t\t\t\t(1 << 0)\n#\tdefine CGLS_EN\t\t\t\t\t(1 << 1)\n\n#define\tRLC_TTOP_D\t\t\t\t\t0xC414\n#\tdefine RLC_PUD(x)\t\t\t\t((x) << 0)\n#\tdefine RLC_PUD_MASK\t\t\t\t(0xff << 0)\n#\tdefine RLC_PDD(x)\t\t\t\t((x) << 8)\n#\tdefine RLC_PDD_MASK\t\t\t\t(0xff << 8)\n#\tdefine RLC_TTPD(x)\t\t\t\t((x) << 16)\n#\tdefine RLC_TTPD_MASK\t\t\t\t(0xff << 16)\n#\tdefine RLC_MSD(x)\t\t\t\t((x) << 24)\n#\tdefine RLC_MSD_MASK\t\t\t\t(0xff << 24)\n\n#define RLC_LB_INIT_CU_MASK                               0xC41C\n\n#define\tRLC_PG_AO_CU_MASK\t\t\t\t0xC42C\n#define\tRLC_MAX_PG_CU\t\t\t\t\t0xC430\n#\tdefine MAX_PU_CU(x)\t\t\t\t((x) << 0)\n#\tdefine MAX_PU_CU_MASK\t\t\t\t(0xff << 0)\n#define\tRLC_AUTO_PG_CTRL\t\t\t\t0xC434\n#\tdefine AUTO_PG_EN\t\t\t\t(1 << 0)\n#\tdefine GRBM_REG_SGIT(x)\t\t\t\t((x) << 3)\n#\tdefine GRBM_REG_SGIT_MASK\t\t\t(0xffff << 3)\n#\tdefine PG_AFTER_GRBM_REG_ST(x)\t\t\t((x) << 19)\n#\tdefine PG_AFTER_GRBM_REG_ST_MASK\t\t(0x1fff << 19)\n\n#define RLC_SERDES_WR_MASTER_MASK_0                       0xC454\n#define RLC_SERDES_WR_MASTER_MASK_1                       0xC458\n#define RLC_SERDES_WR_CTRL                                0xC45C\n\n#define RLC_SERDES_MASTER_BUSY_0                          0xC464\n#define RLC_SERDES_MASTER_BUSY_1                          0xC468\n\n#define RLC_GCPM_GENERAL_3                                0xC478\n\n#define\tDB_RENDER_CONTROL\t\t\t\t0x28000\n\n#define DB_DEPTH_INFO                                   0x2803c\n\n#define PA_SC_RASTER_CONFIG                             0x28350\n#       define RASTER_CONFIG_RB_MAP_0                   0\n#       define RASTER_CONFIG_RB_MAP_1                   1\n#       define RASTER_CONFIG_RB_MAP_2                   2\n#       define RASTER_CONFIG_RB_MAP_3                   3\n\n#define VGT_EVENT_INITIATOR                             0x28a90\n#       define SAMPLE_STREAMOUTSTATS1                   (1 << 0)\n#       define SAMPLE_STREAMOUTSTATS2                   (2 << 0)\n#       define SAMPLE_STREAMOUTSTATS3                   (3 << 0)\n#       define CACHE_FLUSH_TS                           (4 << 0)\n#       define CACHE_FLUSH                              (6 << 0)\n#       define CS_PARTIAL_FLUSH                         (7 << 0)\n#       define VGT_STREAMOUT_RESET                      (10 << 0)\n#       define END_OF_PIPE_INCR_DE                      (11 << 0)\n#       define END_OF_PIPE_IB_END                       (12 << 0)\n#       define RST_PIX_CNT                              (13 << 0)\n#       define VS_PARTIAL_FLUSH                         (15 << 0)\n#       define PS_PARTIAL_FLUSH                         (16 << 0)\n#       define CACHE_FLUSH_AND_INV_TS_EVENT             (20 << 0)\n#       define ZPASS_DONE                               (21 << 0)\n#       define CACHE_FLUSH_AND_INV_EVENT                (22 << 0)\n#       define PERFCOUNTER_START                        (23 << 0)\n#       define PERFCOUNTER_STOP                         (24 << 0)\n#       define PIPELINESTAT_START                       (25 << 0)\n#       define PIPELINESTAT_STOP                        (26 << 0)\n#       define PERFCOUNTER_SAMPLE                       (27 << 0)\n#       define SAMPLE_PIPELINESTAT                      (30 << 0)\n#       define SAMPLE_STREAMOUTSTATS                    (32 << 0)\n#       define RESET_VTX_CNT                            (33 << 0)\n#       define VGT_FLUSH                                (36 << 0)\n#       define BOTTOM_OF_PIPE_TS                        (40 << 0)\n#       define DB_CACHE_FLUSH_AND_INV                   (42 << 0)\n#       define FLUSH_AND_INV_DB_DATA_TS                 (43 << 0)\n#       define FLUSH_AND_INV_DB_META                    (44 << 0)\n#       define FLUSH_AND_INV_CB_DATA_TS                 (45 << 0)\n#       define FLUSH_AND_INV_CB_META                    (46 << 0)\n#       define CS_DONE                                  (47 << 0)\n#       define PS_DONE                                  (48 << 0)\n#       define FLUSH_AND_INV_CB_PIXEL_DATA              (49 << 0)\n#       define THREAD_TRACE_START                       (51 << 0)\n#       define THREAD_TRACE_STOP                        (52 << 0)\n#       define THREAD_TRACE_FLUSH                       (54 << 0)\n#       define THREAD_TRACE_FINISH                      (55 << 0)\n\n \n#define PB0_PIF_CNTL                                      0x10\n#       define LS2_EXIT_TIME(x)                           ((x) << 17)\n#       define LS2_EXIT_TIME_MASK                         (0x7 << 17)\n#       define LS2_EXIT_TIME_SHIFT                        17\n#define PB0_PIF_PAIRING                                   0x11\n#       define MULTI_PIF                                  (1 << 25)\n#define PB0_PIF_PWRDOWN_0                                 0x12\n#       define PLL_POWER_STATE_IN_TXS2_0(x)               ((x) << 7)\n#       define PLL_POWER_STATE_IN_TXS2_0_MASK             (0x7 << 7)\n#       define PLL_POWER_STATE_IN_TXS2_0_SHIFT            7\n#       define PLL_POWER_STATE_IN_OFF_0(x)                ((x) << 10)\n#       define PLL_POWER_STATE_IN_OFF_0_MASK              (0x7 << 10)\n#       define PLL_POWER_STATE_IN_OFF_0_SHIFT             10\n#       define PLL_RAMP_UP_TIME_0(x)                      ((x) << 24)\n#       define PLL_RAMP_UP_TIME_0_MASK                    (0x7 << 24)\n#       define PLL_RAMP_UP_TIME_0_SHIFT                   24\n#define PB0_PIF_PWRDOWN_1                                 0x13\n#       define PLL_POWER_STATE_IN_TXS2_1(x)               ((x) << 7)\n#       define PLL_POWER_STATE_IN_TXS2_1_MASK             (0x7 << 7)\n#       define PLL_POWER_STATE_IN_TXS2_1_SHIFT            7\n#       define PLL_POWER_STATE_IN_OFF_1(x)                ((x) << 10)\n#       define PLL_POWER_STATE_IN_OFF_1_MASK              (0x7 << 10)\n#       define PLL_POWER_STATE_IN_OFF_1_SHIFT             10\n#       define PLL_RAMP_UP_TIME_1(x)                      ((x) << 24)\n#       define PLL_RAMP_UP_TIME_1_MASK                    (0x7 << 24)\n#       define PLL_RAMP_UP_TIME_1_SHIFT                   24\n\n#define PB0_PIF_PWRDOWN_2                                 0x17\n#       define PLL_POWER_STATE_IN_TXS2_2(x)               ((x) << 7)\n#       define PLL_POWER_STATE_IN_TXS2_2_MASK             (0x7 << 7)\n#       define PLL_POWER_STATE_IN_TXS2_2_SHIFT            7\n#       define PLL_POWER_STATE_IN_OFF_2(x)                ((x) << 10)\n#       define PLL_POWER_STATE_IN_OFF_2_MASK              (0x7 << 10)\n#       define PLL_POWER_STATE_IN_OFF_2_SHIFT             10\n#       define PLL_RAMP_UP_TIME_2(x)                      ((x) << 24)\n#       define PLL_RAMP_UP_TIME_2_MASK                    (0x7 << 24)\n#       define PLL_RAMP_UP_TIME_2_SHIFT                   24\n#define PB0_PIF_PWRDOWN_3                                 0x18\n#       define PLL_POWER_STATE_IN_TXS2_3(x)               ((x) << 7)\n#       define PLL_POWER_STATE_IN_TXS2_3_MASK             (0x7 << 7)\n#       define PLL_POWER_STATE_IN_TXS2_3_SHIFT            7\n#       define PLL_POWER_STATE_IN_OFF_3(x)                ((x) << 10)\n#       define PLL_POWER_STATE_IN_OFF_3_MASK              (0x7 << 10)\n#       define PLL_POWER_STATE_IN_OFF_3_SHIFT             10\n#       define PLL_RAMP_UP_TIME_3(x)                      ((x) << 24)\n#       define PLL_RAMP_UP_TIME_3_MASK                    (0x7 << 24)\n#       define PLL_RAMP_UP_TIME_3_SHIFT                   24\n \n#define PB1_PIF_CNTL                                      0x10\n#define PB1_PIF_PAIRING                                   0x11\n#define PB1_PIF_PWRDOWN_0                                 0x12\n#define PB1_PIF_PWRDOWN_1                                 0x13\n\n#define PB1_PIF_PWRDOWN_2                                 0x17\n#define PB1_PIF_PWRDOWN_3                                 0x18\n \n#define PCIE_CNTL2                                        0x1c  \n#       define SLV_MEM_LS_EN                              (1 << 16)\n#       define SLV_MEM_AGGRESSIVE_LS_EN                   (1 << 17)\n#       define MST_MEM_LS_EN                              (1 << 18)\n#       define REPLAY_MEM_LS_EN                           (1 << 19)\n#define PCIE_LC_STATUS1                                   0x28  \n#       define LC_REVERSE_RCVR                            (1 << 0)\n#       define LC_REVERSE_XMIT                            (1 << 1)\n#       define LC_OPERATING_LINK_WIDTH_MASK               (0x7 << 2)\n#       define LC_OPERATING_LINK_WIDTH_SHIFT              2\n#       define LC_DETECTED_LINK_WIDTH_MASK                (0x7 << 5)\n#       define LC_DETECTED_LINK_WIDTH_SHIFT               5\n\n#define PCIE_P_CNTL                                       0x40  \n#       define P_IGNORE_EDB_ERR                           (1 << 6)\n\n \n#define PCIE_LC_CNTL                                      0xa0\n#       define LC_L0S_INACTIVITY(x)                       ((x) << 8)\n#       define LC_L0S_INACTIVITY_MASK                     (0xf << 8)\n#       define LC_L0S_INACTIVITY_SHIFT                    8\n#       define LC_L1_INACTIVITY(x)                        ((x) << 12)\n#       define LC_L1_INACTIVITY_MASK                      (0xf << 12)\n#       define LC_L1_INACTIVITY_SHIFT                     12\n#       define LC_PMI_TO_L1_DIS                           (1 << 16)\n#       define LC_ASPM_TO_L1_DIS                          (1 << 24)\n#define PCIE_LC_LINK_WIDTH_CNTL                           0xa2  \n#       define LC_LINK_WIDTH_SHIFT                        0\n#       define LC_LINK_WIDTH_MASK                         0x7\n#       define LC_LINK_WIDTH_X0                           0\n#       define LC_LINK_WIDTH_X1                           1\n#       define LC_LINK_WIDTH_X2                           2\n#       define LC_LINK_WIDTH_X4                           3\n#       define LC_LINK_WIDTH_X8                           4\n#       define LC_LINK_WIDTH_X16                          6\n#       define LC_LINK_WIDTH_RD_SHIFT                     4\n#       define LC_LINK_WIDTH_RD_MASK                      0x70\n#       define LC_RECONFIG_ARC_MISSING_ESCAPE             (1 << 7)\n#       define LC_RECONFIG_NOW                            (1 << 8)\n#       define LC_RENEGOTIATION_SUPPORT                   (1 << 9)\n#       define LC_RENEGOTIATE_EN                          (1 << 10)\n#       define LC_SHORT_RECONFIG_EN                       (1 << 11)\n#       define LC_UPCONFIGURE_SUPPORT                     (1 << 12)\n#       define LC_UPCONFIGURE_DIS                         (1 << 13)\n#       define LC_DYN_LANES_PWR_STATE(x)                  ((x) << 21)\n#       define LC_DYN_LANES_PWR_STATE_MASK                (0x3 << 21)\n#       define LC_DYN_LANES_PWR_STATE_SHIFT               21\n#define PCIE_LC_N_FTS_CNTL                                0xa3  \n#       define LC_XMIT_N_FTS(x)                           ((x) << 0)\n#       define LC_XMIT_N_FTS_MASK                         (0xff << 0)\n#       define LC_XMIT_N_FTS_SHIFT                        0\n#       define LC_XMIT_N_FTS_OVERRIDE_EN                  (1 << 8)\n#       define LC_N_FTS_MASK                              (0xff << 24)\n#define PCIE_LC_SPEED_CNTL                                0xa4  \n#       define LC_GEN2_EN_STRAP                           (1 << 0)\n#       define LC_GEN3_EN_STRAP                           (1 << 1)\n#       define LC_TARGET_LINK_SPEED_OVERRIDE_EN           (1 << 2)\n#       define LC_TARGET_LINK_SPEED_OVERRIDE_MASK         (0x3 << 3)\n#       define LC_TARGET_LINK_SPEED_OVERRIDE_SHIFT        3\n#       define LC_FORCE_EN_SW_SPEED_CHANGE                (1 << 5)\n#       define LC_FORCE_DIS_SW_SPEED_CHANGE               (1 << 6)\n#       define LC_FORCE_EN_HW_SPEED_CHANGE                (1 << 7)\n#       define LC_FORCE_DIS_HW_SPEED_CHANGE               (1 << 8)\n#       define LC_INITIATE_LINK_SPEED_CHANGE              (1 << 9)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK      (0x3 << 10)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT     10\n#       define LC_CURRENT_DATA_RATE_MASK                  (0x3 << 13)  \n#       define LC_CURRENT_DATA_RATE_SHIFT                 13\n#       define LC_CLR_FAILED_SPD_CHANGE_CNT               (1 << 16)\n#       define LC_OTHER_SIDE_EVER_SENT_GEN2               (1 << 18)\n#       define LC_OTHER_SIDE_SUPPORTS_GEN2                (1 << 19)\n#       define LC_OTHER_SIDE_EVER_SENT_GEN3               (1 << 20)\n#       define LC_OTHER_SIDE_SUPPORTS_GEN3                (1 << 21)\n\n#define PCIE_LC_CNTL2                                     0xb1\n#       define LC_ALLOW_PDWN_IN_L1                        (1 << 17)\n#       define LC_ALLOW_PDWN_IN_L23                       (1 << 18)\n\n#define PCIE_LC_CNTL3                                     0xb5  \n#       define LC_GO_TO_RECOVERY                          (1 << 30)\n#define PCIE_LC_CNTL4                                     0xb6  \n#       define LC_REDO_EQ                                 (1 << 5)\n#       define LC_SET_QUIESCE                             (1 << 13)\n\n \n#define UVD_UDEC_ADDR_CONFIG\t\t\t\t0xEF4C\n#define UVD_UDEC_DB_ADDR_CONFIG\t\t\t\t0xEF50\n#define UVD_UDEC_DBW_ADDR_CONFIG\t\t\t0xEF54\n#define UVD_NO_OP\t\t\t\t\t0xEFFC\n#define UVD_RBC_RB_RPTR\t\t\t\t\t0xF690\n#define UVD_RBC_RB_WPTR\t\t\t\t\t0xF694\n#define UVD_STATUS\t\t\t\t\t0xf6bc\n\n#define\tUVD_CGC_CTRL\t\t\t\t\t0xF4B0\n#\tdefine DCM\t\t\t\t\t(1 << 0)\n#\tdefine CG_DT(x)\t\t\t\t\t((x) << 2)\n#\tdefine CG_DT_MASK\t\t\t\t(0xf << 2)\n#\tdefine CLK_OD(x)\t\t\t\t((x) << 6)\n#\tdefine CLK_OD_MASK\t\t\t\t(0x1f << 6)\n\n  \n#define\tUVD_CGC_MEM_CTRL\t\t\t\t0xC0\n#define\tUVD_CGC_CTRL2\t\t\t\t\t0xC1\n#\tdefine DYN_OR_EN\t\t\t\t(1 << 0)\n#\tdefine DYN_RR_EN\t\t\t\t(1 << 1)\n#\tdefine G_DIV_ID(x)\t\t\t\t((x) << 2)\n#\tdefine G_DIV_ID_MASK\t\t\t\t(0x7 << 2)\n\n \n#define PACKET0(reg, n)\t((RADEON_PACKET_TYPE0 << 30) |\t\t\t\\\n\t\t\t (((reg) >> 2) & 0xFFFF) |\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n#define CP_PACKET2\t\t\t0x80000000\n#define\t\tPACKET2_PAD_SHIFT\t\t0\n#define\t\tPACKET2_PAD_MASK\t\t(0x3fffffff << 0)\n\n#define PACKET2(v)\t(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))\n\n#define PACKET3(op, n)\t((RADEON_PACKET_TYPE3 << 30) |\t\t\t\\\n\t\t\t (((op) & 0xFF) << 8) |\t\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n\n#define PACKET3_COMPUTE(op, n) (PACKET3(op, n) | 1 << 1)\n\n \n#define\tPACKET3_NOP\t\t\t\t\t0x10\n#define\tPACKET3_SET_BASE\t\t\t\t0x11\n#define\t\tPACKET3_BASE_INDEX(x)                  ((x) << 0)\n#define\t\t\tGDS_PARTITION_BASE\t\t2\n#define\t\t\tCE_PARTITION_BASE\t\t3\n#define\tPACKET3_CLEAR_STATE\t\t\t\t0x12\n#define\tPACKET3_INDEX_BUFFER_SIZE\t\t\t0x13\n#define\tPACKET3_DISPATCH_DIRECT\t\t\t\t0x15\n#define\tPACKET3_DISPATCH_INDIRECT\t\t\t0x16\n#define\tPACKET3_ALLOC_GDS\t\t\t\t0x1B\n#define\tPACKET3_WRITE_GDS_RAM\t\t\t\t0x1C\n#define\tPACKET3_ATOMIC_GDS\t\t\t\t0x1D\n#define\tPACKET3_ATOMIC\t\t\t\t\t0x1E\n#define\tPACKET3_OCCLUSION_QUERY\t\t\t\t0x1F\n#define\tPACKET3_SET_PREDICATION\t\t\t\t0x20\n#define\tPACKET3_REG_RMW\t\t\t\t\t0x21\n#define\tPACKET3_COND_EXEC\t\t\t\t0x22\n#define\tPACKET3_PRED_EXEC\t\t\t\t0x23\n#define\tPACKET3_DRAW_INDIRECT\t\t\t\t0x24\n#define\tPACKET3_DRAW_INDEX_INDIRECT\t\t\t0x25\n#define\tPACKET3_INDEX_BASE\t\t\t\t0x26\n#define\tPACKET3_DRAW_INDEX_2\t\t\t\t0x27\n#define\tPACKET3_CONTEXT_CONTROL\t\t\t\t0x28\n#define\tPACKET3_INDEX_TYPE\t\t\t\t0x2A\n#define\tPACKET3_DRAW_INDIRECT_MULTI\t\t\t0x2C\n#define\tPACKET3_DRAW_INDEX_AUTO\t\t\t\t0x2D\n#define\tPACKET3_DRAW_INDEX_IMMD\t\t\t\t0x2E\n#define\tPACKET3_NUM_INSTANCES\t\t\t\t0x2F\n#define\tPACKET3_DRAW_INDEX_MULTI_AUTO\t\t\t0x30\n#define\tPACKET3_INDIRECT_BUFFER_CONST\t\t\t0x31\n#define\tPACKET3_INDIRECT_BUFFER\t\t\t\t0x32\n#define\tPACKET3_STRMOUT_BUFFER_UPDATE\t\t\t0x34\n#define\tPACKET3_DRAW_INDEX_OFFSET_2\t\t\t0x35\n#define\tPACKET3_DRAW_INDEX_MULTI_ELEMENT\t\t0x36\n#define\tPACKET3_WRITE_DATA\t\t\t\t0x37\n#define\t\tWRITE_DATA_DST_SEL(x)                   ((x) << 8)\n                 \n#define\t\tWR_ONE_ADDR                             (1 << 16)\n#define\t\tWR_CONFIRM                              (1 << 20)\n#define\t\tWRITE_DATA_ENGINE_SEL(x)                ((x) << 30)\n                 \n#define\tPACKET3_DRAW_INDEX_INDIRECT_MULTI\t\t0x38\n#define\tPACKET3_MEM_SEMAPHORE\t\t\t\t0x39\n#define\tPACKET3_MPEG_INDEX\t\t\t\t0x3A\n#define\tPACKET3_COPY_DW\t\t\t\t\t0x3B\n#define\tPACKET3_WAIT_REG_MEM\t\t\t\t0x3C\n#define\t\tWAIT_REG_MEM_FUNCTION(x)                ((x) << 0)\n                 \n#define\t\tWAIT_REG_MEM_MEM_SPACE(x)               ((x) << 4)\n                 \n#define\t\tWAIT_REG_MEM_ENGINE(x)                  ((x) << 8)\n                 \n#define\tPACKET3_MEM_WRITE\t\t\t\t0x3D\n#define\tPACKET3_COPY_DATA\t\t\t\t0x40\n#define\tPACKET3_CP_DMA\t\t\t\t\t0x41\n \n#              define PACKET3_CP_DMA_DST_SEL(x)    ((x) << 20)\n                 \n#              define PACKET3_CP_DMA_ENGINE(x)     ((x) << 27)\n                 \n#              define PACKET3_CP_DMA_SRC_SEL(x)    ((x) << 29)\n                 \n#              define PACKET3_CP_DMA_CP_SYNC       (1 << 31)\n \n#              define PACKET3_CP_DMA_DIS_WC        (1 << 21)\n#              define PACKET3_CP_DMA_CMD_SRC_SWAP(x) ((x) << 22)\n                 \n#              define PACKET3_CP_DMA_CMD_DST_SWAP(x) ((x) << 24)\n                 \n#              define PACKET3_CP_DMA_CMD_SAS       (1 << 26)\n                 \n#              define PACKET3_CP_DMA_CMD_DAS       (1 << 27)\n                 \n#              define PACKET3_CP_DMA_CMD_SAIC      (1 << 28)\n#              define PACKET3_CP_DMA_CMD_DAIC      (1 << 29)\n#              define PACKET3_CP_DMA_CMD_RAW_WAIT  (1 << 30)\n#define\tPACKET3_PFP_SYNC_ME\t\t\t\t0x42\n#define\tPACKET3_SURFACE_SYNC\t\t\t\t0x43\n#              define PACKET3_DEST_BASE_0_ENA      (1 << 0)\n#              define PACKET3_DEST_BASE_1_ENA      (1 << 1)\n#              define PACKET3_CB0_DEST_BASE_ENA    (1 << 6)\n#              define PACKET3_CB1_DEST_BASE_ENA    (1 << 7)\n#              define PACKET3_CB2_DEST_BASE_ENA    (1 << 8)\n#              define PACKET3_CB3_DEST_BASE_ENA    (1 << 9)\n#              define PACKET3_CB4_DEST_BASE_ENA    (1 << 10)\n#              define PACKET3_CB5_DEST_BASE_ENA    (1 << 11)\n#              define PACKET3_CB6_DEST_BASE_ENA    (1 << 12)\n#              define PACKET3_CB7_DEST_BASE_ENA    (1 << 13)\n#              define PACKET3_DB_DEST_BASE_ENA     (1 << 14)\n#              define PACKET3_DEST_BASE_2_ENA      (1 << 19)\n#              define PACKET3_DEST_BASE_3_ENA      (1 << 21)\n#              define PACKET3_TCL1_ACTION_ENA      (1 << 22)\n#              define PACKET3_TC_ACTION_ENA        (1 << 23)\n#              define PACKET3_CB_ACTION_ENA        (1 << 25)\n#              define PACKET3_DB_ACTION_ENA        (1 << 26)\n#              define PACKET3_SH_KCACHE_ACTION_ENA (1 << 27)\n#              define PACKET3_SH_ICACHE_ACTION_ENA (1 << 29)\n#define\tPACKET3_ME_INITIALIZE\t\t\t\t0x44\n#define\t\tPACKET3_ME_INITIALIZE_DEVICE_ID(x) ((x) << 16)\n#define\tPACKET3_COND_WRITE\t\t\t\t0x45\n#define\tPACKET3_EVENT_WRITE\t\t\t\t0x46\n#define\t\tEVENT_TYPE(x)                           ((x) << 0)\n#define\t\tEVENT_INDEX(x)                          ((x) << 8)\n                 \n#define\t\tINV_L2                                  (1 << 20)\n                 \n#define\tPACKET3_EVENT_WRITE_EOP\t\t\t\t0x47\n#define\t\tDATA_SEL(x)                             ((x) << 29)\n                 \n#define\t\tINT_SEL(x)                              ((x) << 24)\n                 \n#define\tPACKET3_EVENT_WRITE_EOS\t\t\t\t0x48\n#define\tPACKET3_PREAMBLE_CNTL\t\t\t\t0x4A\n#              define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE     (2 << 28)\n#              define PACKET3_PREAMBLE_END_CLEAR_STATE       (3 << 28)\n#define\tPACKET3_ONE_REG_WRITE\t\t\t\t0x57\n#define\tPACKET3_LOAD_CONFIG_REG\t\t\t\t0x5F\n#define\tPACKET3_LOAD_CONTEXT_REG\t\t\t0x60\n#define\tPACKET3_LOAD_SH_REG\t\t\t\t0x61\n#define\tPACKET3_SET_CONFIG_REG\t\t\t\t0x68\n#define\t\tPACKET3_SET_CONFIG_REG_START\t\t\t0x00008000\n#define\t\tPACKET3_SET_CONFIG_REG_END\t\t\t0x0000b000\n#define\tPACKET3_SET_CONTEXT_REG\t\t\t\t0x69\n#define\t\tPACKET3_SET_CONTEXT_REG_START\t\t\t0x00028000\n#define\t\tPACKET3_SET_CONTEXT_REG_END\t\t\t0x00029000\n#define\tPACKET3_SET_CONTEXT_REG_INDIRECT\t\t0x73\n#define\tPACKET3_SET_RESOURCE_INDIRECT\t\t\t0x74\n#define\tPACKET3_SET_SH_REG\t\t\t\t0x76\n#define\t\tPACKET3_SET_SH_REG_START\t\t\t0x0000b000\n#define\t\tPACKET3_SET_SH_REG_END\t\t\t\t0x0000c000\n#define\tPACKET3_SET_SH_REG_OFFSET\t\t\t0x77\n#define\tPACKET3_ME_WRITE\t\t\t\t0x7A\n#define\tPACKET3_SCRATCH_RAM_WRITE\t\t\t0x7D\n#define\tPACKET3_SCRATCH_RAM_READ\t\t\t0x7E\n#define\tPACKET3_CE_WRITE\t\t\t\t0x7F\n#define\tPACKET3_LOAD_CONST_RAM\t\t\t\t0x80\n#define\tPACKET3_WRITE_CONST_RAM\t\t\t\t0x81\n#define\tPACKET3_WRITE_CONST_RAM_OFFSET\t\t\t0x82\n#define\tPACKET3_DUMP_CONST_RAM\t\t\t\t0x83\n#define\tPACKET3_INCREMENT_CE_COUNTER\t\t\t0x84\n#define\tPACKET3_INCREMENT_DE_COUNTER\t\t\t0x85\n#define\tPACKET3_WAIT_ON_CE_COUNTER\t\t\t0x86\n#define\tPACKET3_WAIT_ON_DE_COUNTER\t\t\t0x87\n#define\tPACKET3_WAIT_ON_DE_COUNTER_DIFF\t\t\t0x88\n#define\tPACKET3_SET_CE_DE_COUNTERS\t\t\t0x89\n#define\tPACKET3_WAIT_ON_AVAIL_BUFFER\t\t\t0x8A\n#define\tPACKET3_SWITCH_BUFFER\t\t\t\t0x8B\n\n \n#define DMA0_REGISTER_OFFSET                              0x0  \n#define DMA1_REGISTER_OFFSET                              0x800  \n\n#define DMA_RB_CNTL                                       0xd000\n#       define DMA_RB_ENABLE                              (1 << 0)\n#       define DMA_RB_SIZE(x)                             ((x) << 1)  \n#       define DMA_RB_SWAP_ENABLE                         (1 << 9)  \n#       define DMA_RPTR_WRITEBACK_ENABLE                  (1 << 12)\n#       define DMA_RPTR_WRITEBACK_SWAP_ENABLE             (1 << 13)   \n#       define DMA_RPTR_WRITEBACK_TIMER(x)                ((x) << 16)  \n#define DMA_RB_BASE                                       0xd004\n#define DMA_RB_RPTR                                       0xd008\n#define DMA_RB_WPTR                                       0xd00c\n\n#define DMA_RB_RPTR_ADDR_HI                               0xd01c\n#define DMA_RB_RPTR_ADDR_LO                               0xd020\n\n#define DMA_IB_CNTL                                       0xd024\n#       define DMA_IB_ENABLE                              (1 << 0)\n#       define DMA_IB_SWAP_ENABLE                         (1 << 4)\n#define DMA_IB_RPTR                                       0xd028\n#define DMA_CNTL                                          0xd02c\n#       define TRAP_ENABLE                                (1 << 0)\n#       define SEM_INCOMPLETE_INT_ENABLE                  (1 << 1)\n#       define SEM_WAIT_INT_ENABLE                        (1 << 2)\n#       define DATA_SWAP_ENABLE                           (1 << 3)\n#       define FENCE_SWAP_ENABLE                          (1 << 4)\n#       define CTXEMPTY_INT_ENABLE                        (1 << 28)\n#define DMA_STATUS_REG                                    0xd034\n#       define DMA_IDLE                                   (1 << 0)\n#define DMA_TILING_CONFIG  \t\t\t\t  0xd0b8\n\n#define\tDMA_POWER_CNTL\t\t\t\t\t0xd0bc\n#       define MEM_POWER_OVERRIDE                       (1 << 8)\n#define\tDMA_CLK_CTRL\t\t\t\t\t0xd0c0\n\n#define\tDMA_PG\t\t\t\t\t\t0xd0d4\n#\tdefine PG_CNTL_ENABLE\t\t\t\t(1 << 0)\n#define\tDMA_PGFSM_CONFIG\t\t\t\t0xd0d8\n#define\tDMA_PGFSM_WRITE\t\t\t\t\t0xd0dc\n\n#define DMA_PACKET(cmd, b, t, s, n)\t((((cmd) & 0xF) << 28) |\t\\\n\t\t\t\t\t (((b) & 0x1) << 26) |\t\t\\\n\t\t\t\t\t (((t) & 0x1) << 23) |\t\t\\\n\t\t\t\t\t (((s) & 0x1) << 22) |\t\t\\\n\t\t\t\t\t (((n) & 0xFFFFF) << 0))\n\n#define DMA_IB_PACKET(cmd, vmid, n)\t((((cmd) & 0xF) << 28) |\t\\\n\t\t\t\t\t (((vmid) & 0xF) << 20) |\t\\\n\t\t\t\t\t (((n) & 0xFFFFF) << 0))\n\n#define DMA_PTE_PDE_PACKET(n)\t\t((2 << 28) |\t\t\t\\\n\t\t\t\t\t (1 << 26) |\t\t\t\\\n\t\t\t\t\t (1 << 21) |\t\t\t\\\n\t\t\t\t\t (((n) & 0xFFFFF) << 0))\n\n \n#define\tDMA_PACKET_WRITE\t\t\t\t  0x2\n#define\tDMA_PACKET_COPY\t\t\t\t\t  0x3\n#define\tDMA_PACKET_INDIRECT_BUFFER\t\t\t  0x4\n#define\tDMA_PACKET_SEMAPHORE\t\t\t\t  0x5\n#define\tDMA_PACKET_FENCE\t\t\t\t  0x6\n#define\tDMA_PACKET_TRAP\t\t\t\t\t  0x7\n#define\tDMA_PACKET_SRBM_WRITE\t\t\t\t  0x9\n#define\tDMA_PACKET_CONSTANT_FILL\t\t\t  0xd\n#define\tDMA_PACKET_POLL_REG_MEM\t\t\t\t  0xe\n#define\tDMA_PACKET_NOP\t\t\t\t\t  0xf\n\n#define VCE_STATUS\t\t\t\t\t0x20004\n#define VCE_VCPU_CNTL\t\t\t\t\t0x20014\n#define\t\tVCE_CLK_EN\t\t\t\t(1 << 0)\n#define VCE_VCPU_CACHE_OFFSET0\t\t\t\t0x20024\n#define VCE_VCPU_CACHE_SIZE0\t\t\t\t0x20028\n#define VCE_VCPU_CACHE_OFFSET1\t\t\t\t0x2002c\n#define VCE_VCPU_CACHE_SIZE1\t\t\t\t0x20030\n#define VCE_VCPU_CACHE_OFFSET2\t\t\t\t0x20034\n#define VCE_VCPU_CACHE_SIZE2\t\t\t\t0x20038\n#define VCE_VCPU_SCRATCH7\t\t\t\t0x200dc\n#define VCE_SOFT_RESET\t\t\t\t\t0x20120\n#define \tVCE_ECPU_SOFT_RESET\t\t\t(1 << 0)\n#define \tVCE_FME_SOFT_RESET\t\t\t(1 << 2)\n#define VCE_RB_BASE_LO2\t\t\t\t\t0x2016c\n#define VCE_RB_BASE_HI2\t\t\t\t\t0x20170\n#define VCE_RB_SIZE2\t\t\t\t\t0x20174\n#define VCE_RB_RPTR2\t\t\t\t\t0x20178\n#define VCE_RB_WPTR2\t\t\t\t\t0x2017c\n#define VCE_RB_BASE_LO\t\t\t\t\t0x20180\n#define VCE_RB_BASE_HI\t\t\t\t\t0x20184\n#define VCE_RB_SIZE\t\t\t\t\t0x20188\n#define VCE_RB_RPTR\t\t\t\t\t0x2018c\n#define VCE_RB_WPTR\t\t\t\t\t0x20190\n#define VCE_CLOCK_GATING_A\t\t\t\t0x202f8\n#\tdefine CGC_DYN_CLOCK_MODE\t\t\t(1 << 16)\n#define VCE_CLOCK_GATING_B\t\t\t\t0x202fc\n#define VCE_UENC_CLOCK_GATING\t\t\t\t0x205bc\n#define VCE_UENC_REG_CLOCK_GATING\t\t\t0x205c0\n#define VCE_FW_REG_STATUS\t\t\t\t0x20e10\n#\tdefine VCE_FW_REG_STATUS_BUSY\t\t\t(1 << 0)\n#\tdefine VCE_FW_REG_STATUS_PASS\t\t\t(1 << 3)\n#\tdefine VCE_FW_REG_STATUS_DONE\t\t\t(1 << 11)\n#define VCE_LMI_FW_START_KEYSEL\t\t\t\t0x20e18\n#define VCE_LMI_FW_PERIODIC_CTRL\t\t\t0x20e20\n#define VCE_LMI_CTRL2\t\t\t\t\t0x20e74\n#define VCE_LMI_CTRL\t\t\t\t\t0x20e98\n#define VCE_LMI_VM_CTRL\t\t\t\t\t0x20ea0\n#define VCE_LMI_SWAP_CNTL\t\t\t\t0x20eb4\n#define VCE_LMI_SWAP_CNTL1\t\t\t\t0x20eb8\n#define VCE_LMI_CACHE_CTRL\t\t\t\t0x20ef4\n\n#define VCE_CMD_NO_OP\t\t\t\t\t0x00000000\n#define VCE_CMD_END\t\t\t\t\t0x00000001\n#define VCE_CMD_IB\t\t\t\t\t0x00000002\n#define VCE_CMD_FENCE\t\t\t\t\t0x00000003\n#define VCE_CMD_TRAP\t\t\t\t\t0x00000004\n#define VCE_CMD_IB_AUTO\t\t\t\t\t0x00000005\n#define VCE_CMD_SEMAPHORE\t\t\t\t0x00000006\n\n \n#define\tCG_VCEPLL_FUNC_CNTL\t\t\t\t0xc0030600\n#\tdefine VCEPLL_RESET_MASK\t\t\t0x00000001\n#\tdefine VCEPLL_SLEEP_MASK\t\t\t0x00000002\n#\tdefine VCEPLL_BYPASS_EN_MASK\t\t\t0x00000004\n#\tdefine VCEPLL_CTLREQ_MASK\t\t\t0x00000008\n#\tdefine VCEPLL_VCO_MODE_MASK\t\t\t0x00000600\n#\tdefine VCEPLL_REF_DIV_MASK\t\t\t0x003F0000\n#\tdefine VCEPLL_CTLACK_MASK\t\t\t0x40000000\n#\tdefine VCEPLL_CTLACK2_MASK\t\t\t0x80000000\n#define\tCG_VCEPLL_FUNC_CNTL_2\t\t\t\t0xc0030601\n#\tdefine VCEPLL_PDIV_A(x)\t\t\t\t((x) << 0)\n#\tdefine VCEPLL_PDIV_A_MASK\t\t\t0x0000007F\n#\tdefine VCEPLL_PDIV_B(x)\t\t\t\t((x) << 8)\n#\tdefine VCEPLL_PDIV_B_MASK\t\t\t0x00007F00\n#\tdefine EVCLK_SRC_SEL(x)\t\t\t\t((x) << 20)\n#\tdefine EVCLK_SRC_SEL_MASK\t\t\t0x01F00000\n#\tdefine ECCLK_SRC_SEL(x)\t\t\t\t((x) << 25)\n#\tdefine ECCLK_SRC_SEL_MASK\t\t\t0x3E000000\n#define\tCG_VCEPLL_FUNC_CNTL_3\t\t\t\t0xc0030602\n#\tdefine VCEPLL_FB_DIV(x)\t\t\t\t((x) << 0)\n#\tdefine VCEPLL_FB_DIV_MASK\t\t\t0x01FFFFFF\n#define\tCG_VCEPLL_FUNC_CNTL_4\t\t\t\t0xc0030603\n#define\tCG_VCEPLL_FUNC_CNTL_5\t\t\t\t0xc0030604\n#define\tCG_VCEPLL_SPREAD_SPECTRUM\t\t\t0xc0030606\n#\tdefine VCEPLL_SSEN_MASK\t\t\t\t0x00000001\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}