Timing Report Max Delay Analysis

SmartTime Version v12.1
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Thu Aug 29 20:11:58 2019


Design: creative
Family: IGLOO2
Die: M2GL025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_C0_0/FCCC_C0_0/GL0
Period (ns):                8.701
Frequency (MHz):            114.929
Required Period (ns):       7.813
Required Frequency (MHz):   127.992
External Setup (ns):        N/A
Max Clock-To-Out (ns):      12.501

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_C0_0/FCCC_C0_0/GL0

SET Register to Register

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_43:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[3]:EN
  Delay (ns):              8.312
  Slack (ns):             -0.888
  Arrival (ns):           12.766
  Required (ns):          11.878
  Setup (ns):              0.363
  Minimum Period (ns):     8.701

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_43:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[4]:EN
  Delay (ns):              8.312
  Slack (ns):             -0.888
  Arrival (ns):           12.766
  Required (ns):          11.878
  Setup (ns):              0.363
  Minimum Period (ns):     8.701

Path 3
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_43:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[0]:EN
  Delay (ns):              8.312
  Slack (ns):             -0.873
  Arrival (ns):           12.766
  Required (ns):          11.893
  Setup (ns):              0.363
  Minimum Period (ns):     8.686

Path 4
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_43:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[1]:EN
  Delay (ns):              8.312
  Slack (ns):             -0.873
  Arrival (ns):           12.766
  Required (ns):          11.893
  Setup (ns):              0.363
  Minimum Period (ns):     8.686

Path 5
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_10:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[3]:EN
  Delay (ns):              8.264
  Slack (ns):             -0.850
  Arrival (ns):           12.728
  Required (ns):          11.878
  Setup (ns):              0.363
  Minimum Period (ns):     8.663


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_43:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[3]:EN
  data required time                                 11.878
  data arrival time                          -       12.766
  slack                                              -0.888
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  2.519                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.824                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.033                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.451          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.484                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30:An (f)
               +     0.372          cell: ADLIB:RGB
  3.856                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30:YR (r)
               +     0.598          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30_rgbr_net_1
  4.454                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_43:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.581                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_43:Q (f)
               +     1.052          net: Rattlesnake_0/Y_2_reto_1[10]
  5.633                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_proc.branch_active_i_1_I_33:B (f)
               +     0.236          cell: ADLIB:ARI1_CC
  5.869                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_proc.branch_active_i_1_I_33:P (f)
               +     0.000          net: NET_CC_CONFIG2198
  5.869                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_proc.branch_active_i_1_I_1_CC_0:P[9] (f)
               +     0.406          cell: ADLIB:CC_CONFIG
  6.275                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_proc.branch_active_i_1_I_1_CC_0:CO (r)
               +     0.000          net: CI_TO_CO2182
  6.275                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_proc.branch_active_i_1_I_1_CC_1:CI (r)
               +     0.415          cell: ADLIB:CC_CONFIG
  6.690                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_proc.branch_active_i_1_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG2233
  6.690                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_proc.branch_active_i_1_I_45_FCINST1:CC (r)
               +     0.078          cell: ADLIB:FCEND_BUFF_CC
  6.768                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_proc.branch_active_i_1_I_45_FCINST1:CO (r)
               +     0.771          net: Rattlesnake_0/branch_active_i_1_data_tmp_reto[15]
  7.539                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active_i.m6_i_a2:C (r)
               +     0.088          cell: ADLIB:CFG4
  7.627                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active_i.m6_i_a2:Y (r)
               +     0.717          net: Rattlesnake_0/N_1603
  8.344                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active:D (r)
               +     0.265          cell: ADLIB:CFG4
  8.609                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active:Y (f)
               +     0.286          net: Rattlesnake_0/exe_branch_active
  8.895                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.state_machine_comb.un1_jal_active_1:C (f)
               +     0.102          cell: ADLIB:CFG4
  8.997                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.state_machine_comb.un1_jal_active_1:Y (f)
               +     0.119          net: Rattlesnake_0/un1_jal_active_1_Z
  9.116                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_ctl_instruction_addr_misalign_exception_3_sqmuxa_0_i_o2_0:A (f)
               +     0.117          cell: ADLIB:CFG2
  9.233                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_ctl_instruction_addr_misalign_exception_3_sqmuxa_0_i_o2_0:Y (r)
               +     1.547          net: Rattlesnake_0/N_3154
  10.780                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_7_0_rep2_fast:B (r)
               +     0.118          cell: ADLIB:CFG4
  10.898                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_7_0_rep2_fast:Y (f)
               +     1.868          net: Rattlesnake_0/un1_exception_alignment_7_rep2_fast
  12.766                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[3]:EN (f)
                                    
  12.766                       data arrival time
  ________________________________________________________
  Data required time calculation
  7.813                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  7.813                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  10.332                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  10.637                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  10.846                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.440          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  11.286                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB8:An (f)
               +     0.372          cell: ADLIB:RGB
  11.658                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB8:YR (r)
               +     0.583          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1
  12.241                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[3]:CLK (r)
               -     0.363          Library setup time: ADLIB:SLE
  11.878                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[3]:EN
                                    
  11.878                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_GREEN
  Delay (ns):              8.061
  Arrival (ns):           12.501
  Clock to Out (ns):      12.501

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_RED
  Delay (ns):              6.799
  Arrival (ns):           11.239
  Clock to Out (ns):      11.239

Path 3
  From: Rattlesnake_0/TXD_Z:CLK
  To:   TXD
  Delay (ns):              5.076
  Arrival (ns):            9.520
  Clock to Out (ns):       9.520


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                                    N/C
  data arrival time                          -       12.501
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  2.519                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.824                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.033                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.451          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.484                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30:An (f)
               +     0.372          cell: ADLIB:RGB
  3.856                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30:YR (r)
               +     0.584          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB30_rgbr_net_1
  4.440                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  4.542                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:Q (r)
               +     3.018          net: LED_RED_c
  7.560                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:A (r)
               +     0.275          cell: ADLIB:CFG1
  7.835                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:Y (f)
               +     1.083          net: LED_GREEN_c
  8.918                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.388          cell: ADLIB:IOOUTFF_BYPASS
  9.306                        LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.367          net: LED_GREEN_obuf/U0/DOUT
  9.673                        LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.828          cell: ADLIB:IOPAD_TRI
  12.501                       LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  12.501                       LED_GREEN (f)
                                    
  12.501                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.X_ret_10:ALn
  Delay (ns):              4.104
  Slack (ns):              3.281
  Arrival (ns):            8.558
  Required (ns):          11.839
  Recovery (ns):           0.415
  Minimum Period (ns):     4.532
  Skew (ns):               0.013

Path 2
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.X_ret_11:ALn
  Delay (ns):              4.104
  Slack (ns):              3.281
  Arrival (ns):            8.558
  Required (ns):          11.839
  Recovery (ns):           0.415
  Minimum Period (ns):     4.532
  Skew (ns):               0.013

Path 3
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.X_ret_12:ALn
  Delay (ns):              4.104
  Slack (ns):              3.281
  Arrival (ns):            8.558
  Required (ns):          11.839
  Recovery (ns):           0.415
  Minimum Period (ns):     4.532
  Skew (ns):               0.013

Path 4
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.X_ret_14:ALn
  Delay (ns):              4.104
  Slack (ns):              3.281
  Arrival (ns):            8.558
  Required (ns):          11.839
  Recovery (ns):           0.415
  Minimum Period (ns):     4.532
  Skew (ns):               0.013

Path 5
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.X_ret_16:ALn
  Delay (ns):              4.104
  Slack (ns):              3.281
  Arrival (ns):            8.558
  Required (ns):          11.839
  Recovery (ns):           0.415
  Minimum Period (ns):     4.532
  Skew (ns):               0.013


Expanded Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.X_ret_10:ALn
  data required time                                 11.839
  data arrival time                          -        8.558
  slack                                               3.281
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  2.519                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.824                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.033                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.440          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.473                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB12:An (f)
               +     0.372          cell: ADLIB:RGB
  3.845                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB12:YR (r)
               +     0.609          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB12_rgbr_net_1
  4.454                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.581                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     1.064          net: Rattlesnake_0/cpu_reset
  5.645                        Rattlesnake_0/un1_reset_n_i:A (f)
               +     0.173          cell: ADLIB:CFG2
  5.818                        Rattlesnake_0/un1_reset_n_i:Y (r)
               +     0.834          net: Rattlesnake_0/N_6035
  6.652                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:An (f)
               +     0.440          cell: ADLIB:GBM
  7.092                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:YWn (f)
               +     0.453          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_YWn
  7.545                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB29:An (f)
               +     0.372          cell: ADLIB:RGB
  7.917                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB29:YR (r)
               +     0.641          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB29_rgbr_net_1
  8.558                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.X_ret_10:ALn (r)
                                    
  8.558                        data arrival time
  ________________________________________________________
  Data required time calculation
  7.813                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  7.813                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.519          Clock generation
  10.332                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  10.637                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  10.846                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.451          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  11.297                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB32:An (f)
               +     0.372          cell: ADLIB:RGB
  11.669                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB32:YR (r)
               +     0.585          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB32_rgbr_net_1
  12.254                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.X_ret_10:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  11.839                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.X_ret_10:ALn
                                    
  11.839                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

