{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "0e75558b",
   "metadata": {},
   "source": [
    "# Scala Chisel Lecture 2 - AsyncCrossing\n",
    "\n",
    "guide Repository of this lecture : https://github.com/yoonhyeonjoon/gradleRocketchip\n",
    "\n",
    "example package path :scala/chiselExample/exampleModule/queue/asyncExample/runner/AsyncCrossing.scala \n",
    "\n",
    "<br/> "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "54213eda",
   "metadata": {},
   "source": [
    "\n",
    "## **The goal is elaborating asyncCrossing using AsyncQueue**\n",
    "\n",
    "<br/> \n",
    "<br/> \n",
    "\n",
    "![pic1.png](lec2/pic1.png)\n",
    "\n",
    "\n",
    "### <center> rough sketch</center>  \n",
    "\n",
    "<br/> \n",
    "<br/> \n",
    "\n",
    "![pic2.png](lec2/pic2.png)\n",
    "\n",
    "### <center> example Result </center>  \n",
    "\n",
    "<center> (tx and rx clock get different frequencies and the timing is controlled by ready/valid signals) </center>\n",
    "\n",
    "<br/> \n",
    "<br/> "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "620a72e5",
   "metadata": {},
   "source": [
    "## 1.  AsyncCrossing \n",
    "\n",
    "<br/>\n",
    "This **asyncCrossing module** Scala code describes \"rough sketch\" seen above.\n",
    "<br/>\n",
    "\n",
    "``` scala\n",
    "class AsyncCrossing extends Module {\n",
    "\n",
    "  class AsyncCrossingIO extends Bundle {\n",
    "      val value_out: UInt = Output(UInt(10.W))\n",
    "  }\n",
    "\n",
    "  val io: AsyncCrossingIO = IO(new AsyncCrossingIO)\n",
    "\n",
    "  val tx_clock: Clock = ClockDivider(clock, 4)\n",
    "  val rx_clock: Clock = ClockDivider(clock, 12)\n",
    "\n",
    "  val tx: TransmitModule = withClockAndReset(clock = tx_clock, reset = reset) { Module(new TransmitModule) }\n",
    "  val rx: ReceiveModule = withClockAndReset(clock = rx_clock, reset = reset) { Module(new ReceiveModule) }\n",
    "\n",
    "  io.value_out := rx.io.value_out\n",
    "\n",
    "  val async_crossing: AsyncQueue[UInt] = Module(new AsyncQueue(UInt(10.W), AsyncQueueParams.singleton()))\n",
    "\n",
    "  async_crossing.io.enq_clock := tx_clock\n",
    "  async_crossing.io.deq_clock := rx_clock\n",
    "  async_crossing.io.enq <> tx.io.data_out\n",
    "  async_crossing.io.deq <> rx.io.data_in\n",
    "\n",
    "  async_crossing.io.enq_reset := DontCare\n",
    "  async_crossing.io.deq_reset := DontCare\n",
    "\n",
    "}\n",
    "\n",
    "```\n",
    "\n",
    "\n",
    "1. The module ClockDivider generates a clock different from the default clock. So it creates fake clocks, and lets the modules run at different frequencies so we can test it\n",
    "<br/>\n",
    "\n",
    "2. TransmitModule(tx) and ReceiveModule(rx) have their own clock. and each module has to be inside of **withClockAndReset(or \n",
    "withClock)** if they are desired to be operated by their own clock.\n",
    "<br/>\n",
    "\n",
    "3. **AsyncQueue[T <: Data]** is provided method in the rocketchip.util. You can use this one for this example AsyncCrossing\n",
    "<br/>\n",
    "\n",
    "4. async_crossing(: AsyncQueue) IO must binding enq/deq decoupled and clocks\n",
    "<br/>\n",
    "\n",
    "5. **\":=\"** makes simple binding. **\"<>\"** makes bi-directionally bulk connecting\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "21aabc82",
   "metadata": {},
   "source": [
    "<br/>\n",
    "\n",
    "## 2.  Ready/Valid Protocol\n",
    "\n",
    "\n",
    "<br/>\n",
    "\n",
    "**valid** - output from producer indicating sending data\n",
    "\n",
    "**ready** - output from consumer indicating able to receive\n",
    "\n",
    "Transfer occurs when both ready & valid in same cycle\n",
    "\n",
    "\n",
    "\n",
    "<br/>\n",
    "<br/>\n",
    "\n",
    "### **Protocol sceme**\n",
    "<br/>\n",
    "\n",
    "![pic3.png](lec2/pic3.png)\n",
    "\n",
    "\n",
    "<br/>\n",
    "<br/>\n",
    "\n",
    "\n",
    "### <center> Producer & Consumer linked with Ready/Valid protocol  </center>  \n",
    "\n",
    "<br/>\n",
    "<br/>\n",
    "<br/>\n",
    "\n",
    "###  **IO feature**\n",
    "\n",
    "![pic4.png](lec2/pic4.png)\n",
    "\n",
    "### <center> Input/Output bundle is supplied as \"Decoupled\"  </center>  \n",
    "\n",
    "\n",
    "<br/><br/><br/>\n",
    "\n",
    "![pic5.png](lec2/pic5.png)\n",
    "\n",
    "\n",
    "####  <center> If you declare Decoupled IO, the above three signals(input ready,output valid, out bits) are generated in the module  </center>\n",
    "\n",
    "<br/><br/>\n",
    "\n",
    "\n",
    "\n",
    "###  **Basic Handshake model scheme**\n",
    "\n",
    "![pic6.png](lec2/pic6.png)\n",
    "\n",
    "### <center> Producer & Consumer attached bundle model </center>  \n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "287713ff",
   "metadata": {},
   "source": [
    "## 3.  ClockDivider\n",
    "\n",
    "package path :scala/functional/ClockDivider.scala\n",
    "\n",
    "\n",
    "<br/>\n",
    "\n",
    "### usage example \n",
    "\n",
    "``` scala\n",
    "val generatedClock = ClockDivider(baseClock, 4)\n",
    "\n",
    "```\n",
    "\n",
    "![pic8.png](lec2/pic8.png)\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "<br /><br />\n",
    "\n",
    "### **source code**\n",
    "\n",
    "``` scala\n",
    "\n",
    "import chisel3._\n",
    "import chisel3.util.log2Ceil\n",
    "\n",
    "object ClockDivider {\n",
    "  /**\n",
    "   * Create a clock divider.\n",
    "   * @param clock_in Clock signal to divide.\n",
    "   * @param divide_by Factor to divide by (e.g. divide by 2). Must be even.\n",
    "   * @param reset Optional reset signal.\n",
    "   * @return Divided clock.\n",
    "   */\n",
    "  def apply(clock_in: Clock, divide_by: Int, reset: Option[Bool] = None): Clock = {\n",
    "    require(divide_by % 2 == 0, \"Must divide by an even factor\")\n",
    "\n",
    "    // Declare some wires for use in this function.\n",
    "    val output_clock = Wire(Clock())\n",
    "    val resetWire = Wire(Bool())\n",
    "    resetWire := reset.getOrElse(false.B)\n",
    "\n",
    "    withClockAndReset(clock=clock_in, reset=resetWire) {\n",
    "      // Divide down by n means that every n/2 cycles, we should toggle\n",
    "      // the new clock.\n",
    "      val max: Int = divide_by / 2\n",
    "      // log2Ceil(n) = the # of bits needed to represent n unique things\n",
    "      val counter = RegInit(0.U(log2Ceil(max).W))\n",
    "      counter := counter + 1.U // The counter always increments.\n",
    "\n",
    "      // Every second cycle, toggle the new divided down clock.\n",
    "      val dividedDownClock = RegInit(false.B)\n",
    "      when (counter === (max - 1).U) {\n",
    "        dividedDownClock := ~dividedDownClock\n",
    "        counter := 0.U\n",
    "      }\n",
    "\n",
    "      // Connect the register for the divided down clock to the output IO.\n",
    "      output_clock := dividedDownClock.asClock\n",
    "    }\n",
    "    output_clock\n",
    "  }\n",
    "}\n",
    "```"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "id": "c6e41896",
   "metadata": {},
   "source": [
    "## 4.  Transmitter/Reciever module\n",
    "\n",
    "package path :scala/chiselExample/exampleModule/queue/asyncExample/TransmitModule.scala\n",
    "\n",
    "<br/>\n",
    "\n",
    "1. the prime numbers are hardcoded in a Seq[Int] about 1 ~ 800. the Seq corresponds to the counter numbers in a Mux module. if clock runs, primenumberis generated sequentially and repeatedly\n",
    "\n",
    "2. receiver module always take values without delay. so **\"ready\"** always generates **\"true\"** <br> if **true** valid signal comes with bits then receiver immediately process them\n",
    "\n",
    "<br/>\n",
    "\n",
    "![pic9.png](lec2/pic9.png)\n",
    "\n",
    "### <center> Primenumber Generator module </center>  \n",
    "\n",
    "<br />\n",
    "\n",
    "![pic10.png](lec2/pic10.png)\n",
    "\n",
    "### <center> Transmit Module </center>  \n",
    "\n",
    "\n",
    "<br/><br/><br/><br/><br/><br/>\n",
    "\n",
    "### **source code**\n",
    "\n",
    "<br/><br/>\n",
    "\n",
    "**TransmitModule.scala**\n",
    "``` scala\n",
    "\n",
    "import chisel3.util.{Counter, Decoupled, DecoupledIO, MuxLookup}\n",
    "import chisel3._\n",
    "\n",
    "object AsyncCrossingValue {\n",
    "  def values: Seq[Int] =\n",
    "    Seq(2, 3, 5, 7,11, 13,17,19,23,29,31,37,41,43,47,53,59,61,67,71,73,79,83,89,97,101,103,107,109,113,127,131,137,139,\n",
    "      149,151,157,163,167,173,179,181,191,193,197,199,211,223,227,229,233,239,241,251,257,263,269,271,277,281,283,293,\n",
    "      307,311,313,317,331,337,347,349,353,359,367,373,379,383,389,397,401,409,419,421,431,433,439,443,449,457,461,463,\n",
    "      467,479,487,491,499,503,509,521,523,541,547,557,563,569,571,577,587,593,599,601,607,613,617,619,631,641,643,647,\n",
    "      653,659,661,673,677,683,691,701,709,719,727,733,739,743,751,757,761,769,773,787,797,809)\n",
    "}\n",
    "\n",
    "class TransmitModule extends Module {\n",
    "\n",
    "  class TransmitModule extends Bundle{\n",
    "    val data_out: DecoupledIO[UInt] = Decoupled(UInt(10.W))\n",
    "  }\n",
    "\n",
    "  val io: TransmitModule = IO(new TransmitModule)\n",
    "\n",
    "  io.data_out.valid := false.B\n",
    "  io.data_out.bits := DontCare\n",
    "\n",
    "  val counter: Counter = Counter(AsyncCrossingValue.values.length + 1)\n",
    "\n",
    "  when (counter.value < AsyncCrossingValue.values.length.U) {\n",
    "\n",
    "    val candidateValue = MuxLookup(counter.value, 0.U,\n",
    "      AsyncCrossingValue.values.zipWithIndex.map {\n",
    "        case (value: Int, index: Int) => (index.U, value.U)\n",
    "      })\n",
    "    io.data_out.enq(candidateValue)\n",
    "\n",
    "    when (io.data_out.fire) {\n",
    "      counter.inc()\n",
    "    }.otherwise{\n",
    "      counter.value := counter.value\n",
    "    }\n",
    "  }.otherwise{\n",
    "    counter.value := 0.U\n",
    "  }\n",
    "}\n",
    "\n",
    "```\n",
    "\n",
    "\n",
    "<br/>\n",
    "\n",
    "**ReceiveModule.scala**\n",
    "\n",
    "<br/>\n",
    "\n",
    "``` scala \n",
    "import chisel3.util.Decoupled\n",
    "import chisel3._\n",
    "\n",
    "class ReceiveModule extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val data_in = Flipped(Decoupled(UInt(10.W)))\n",
    "    val value_out = Output(UInt(10.W))\n",
    "  })\n",
    "  // RX is always ready\n",
    "  io.data_in.ready := true.B\n",
    "  // When data is transmitted, update output.\n",
    "  val output: UInt = RegInit(0.U)\n",
    "  io.value_out := output\n",
    "\n",
    "  when(io.data_in.fire) {\n",
    "    output := io.data_in.bits\n",
    "  }.otherwise{\n",
    "\n",
    "  }\n",
    "}\n",
    "```"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
