Search.setIndex({docnames:["analog_circuits/current_mirrors","analog_circuits/level_shifters","analog_circuits/op_amp_circuits","analog_circuits/op_amps","analog_circuits/oscillators","analog_circuits/references","analog_circuits/regulators","analog_circuits/single_mos_amps","analog_circuits/two_stage_amps","devices/mos_cap","devices/mosfet","devices/pn_junction","digital_circuits/counters","digital_circuits/fsm","digital_circuits/low_power","index","manufacture/matching","manufacture/process","manufacture/techniques","passives/discrete","passives/integrated","physics/physics","resources/analog","tools/eldo","tools/explorer_assembler"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":2,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,"sphinx.ext.viewcode":1,sphinx:56},filenames:["analog_circuits\\current_mirrors.rst","analog_circuits\\level_shifters.rst","analog_circuits\\op_amp_circuits.rst","analog_circuits\\op_amps.rst","analog_circuits\\oscillators.rst","analog_circuits\\references.rst","analog_circuits\\regulators.rst","analog_circuits\\single_mos_amps.rst","analog_circuits\\two_stage_amps.rst","devices\\mos_cap.rst","devices\\mosfet.rst","devices\\pn_junction.rst","digital_circuits\\counters.rst","digital_circuits\\fsm.rst","digital_circuits\\low_power.rst","index.rst","manufacture\\matching.rst","manufacture\\process.rst","manufacture\\techniques.rst","passives\\discrete.rst","passives\\integrated.rst","physics\\physics.rst","resources\\analog.rst","tools\\eldo.rst","tools\\explorer_assembler.rst"],objects:{},objnames:{},objtypes:{},terms:{ADE:15,AND:14,MOS:15,Useful:15,amp:15,amplifi:15,analog:[15,24],assembl:15,autostop:23,awvanalog2digit:24,awvcreatebu:24,behzad:22,binari:24,book:15,bus:24,busnam:24,cadenc:15,can:24,capacitor:15,carlo:15,cat:13,centr:24,circuit:[15,22],clock:15,cmo:22,compon:15,corner:15,counter:15,curat:15,current:15,decim:24,dedic:20,design:22,devic:15,diagram:13,digit:[15,24],discret:15,eldo:15,electron:22,essenti:22,except:23,exclud:23,explor:15,express:15,extend:24,extract:23,finit:15,first:24,from:[23,24],fundament:15,gate:15,gener:13,global:[15,23],high:15,inductor:15,insul:20,integr:[15,22],isol:15,junction:15,lectur:15,level:15,link:[13,22],list:24,local:15,low:15,machin:15,manufactur:15,match:15,method:14,mirror:15,mismatch:15,mont:15,mosfet:15,msb:24,need:24,net:23,nil:24,one:24,oper:15,option:23,oscil:15,output:[15,23],parallel:15,passiv:15,past:23,physic:15,plot:24,power:15,probe:23,process:15,razavi:22,refer:15,regul:15,resistor:15,resourc:15,retent:15,rise:23,sansen:22,select:15,semiconductor:15,shifter:15,sign:24,signal1:24,signal2:24,signal:23,simul:[15,23],singl:15,springer:22,stage:15,state:15,stop:23,techniqu:15,templat:15,threshold:24,tool:15,topic:15,two:15,unsign:24,variat:15,verilog:15,voltag:15,waveform:24,when:23,willi:22,xi0:23,xup:23},titles:["Current Mirrors","Level Shifters","OP Amp Circuits","Operational Amplifiers","Oscillators","References","Regulators","Single MOS Amplifiers","Two Stage Amps","MOS Capacitor","MOSFET","p-n junction","Counters","Finite State Machines","Low Power Techniques","Electrical and Electronic Engineering Docs","Device Matching","Process Variations","Manufacturing Techniques","Discrete Components","Integrated Components","Fundamentals","Analog","eldo","Cadence ADE"],titleterms:{ADE:24,MOS:[7,9],Useful:24,amp:[2,8],amplifi:[3,7],analog:22,assembl:24,bandgap:5,book:22,cadenc:24,capacitor:[9,19,20],carlo:17,circuit:2,clock:14,compon:[19,20],corner:17,counter:12,current:[0,5],devic:16,discret:19,doc:15,eldo:23,electr:15,electron:15,engin:15,explor:24,express:24,finit:13,fring:20,fundament:21,gate:[14,20],global:17,high:1,inductor:19,integr:20,isol:14,junction:11,lectur:22,level:1,local:17,low:[1,14],machin:13,manufactur:18,match:16,metal:20,mim:20,mirror:0,mismatch:17,mont:17,mosfet:10,oper:3,oscil:4,output:14,parallel:12,polysilicon:20,power:14,process:17,refer:5,regul:6,resistor:[19,20],resourc:13,retent:14,shifter:1,simul:17,singl:7,stage:8,state:[13,14],techniqu:[14,18],templat:13,two:8,type:19,variat:17,verilog:13,voltag:5,well:20}})