INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/05_RAM/05_RAM.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/05_RAM/RAM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_test
