{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673535011653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673535011653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 12 22:50:11 2023 " "Processing started: Thu Jan 12 22:50:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673535011653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673535011653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rep_Lab_07 -c Rep_Lab_07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rep_Lab_07 -c Rep_Lab_07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673535011653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673535012383 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1673535012383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sib.v 1 1 " "Found 1 design units, including 1 entities, in source file sib.v" { { "Info" "ISGN_ENTITY_NAME" "1 sib " "Found entity 1: sib" {  } { { "sib.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/sib.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673535025684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673535025684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funtion_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file funtion_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 funtion_unit " "Found entity 1: funtion_unit" {  } { { "funtion_unit.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/funtion_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673535025687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673535025687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rep_lab_07.v 1 1 " "Found 1 design units, including 1 entities, in source file rep_lab_07.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rep_Lab_07 " "Found entity 1: Rep_Lab_07" {  } { { "Rep_Lab_07.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/Rep_Lab_07.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673535025690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673535025690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673535025692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673535025692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673535025695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673535025695 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1673535025703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673535025706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673535025706 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(22) " "Verilog HDL information at test.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1673535025722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673535025723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673535025723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minussib.v 1 1 " "Found 1 design units, including 1 entities, in source file minussib.v" { { "Info" "ISGN_ENTITY_NAME" "1 minussib " "Found entity 1: minussib" {  } { { "minussib.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/minussib.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673535025728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673535025728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673535025803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.v(24) " "Verilog HDL assignment warning at test.v(24): truncated value with size 32 to match size of target (8)" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673535025816 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 test.v(33) " "Verilog HDL assignment warning at test.v(33): truncated value with size 32 to match size of target (3)" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673535025817 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rep_Lab_07 Rep_Lab_07:rr7 " "Elaborating entity \"Rep_Lab_07\" for hierarchy \"Rep_Lab_07:rr7\"" {  } { { "test.v" "rr7" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673535025867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile Rep_Lab_07:rr7\|registerfile:rff " "Elaborating entity \"registerfile\" for hierarchy \"Rep_Lab_07:rr7\|registerfile:rff\"" {  } { { "Rep_Lab_07.v" "rff" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/Rep_Lab_07.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673535025882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "funtion_unit Rep_Lab_07:rr7\|funtion_unit:fuu " "Elaborating entity \"funtion_unit\" for hierarchy \"Rep_Lab_07:rr7\|funtion_unit:fuu\"" {  } { { "Rep_Lab_07.v" "fuu" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/Rep_Lab_07.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673535025901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Rep_Lab_07:rr7\|funtion_unit:fuu\|alu:auu " "Elaborating entity \"alu\" for hierarchy \"Rep_Lab_07:rr7\|funtion_unit:fuu\|alu:auu\"" {  } { { "funtion_unit.v" "auu" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/funtion_unit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673535025912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter Rep_Lab_07:rr7\|funtion_unit:fuu\|shifter:stt " "Elaborating entity \"shifter\" for hierarchy \"Rep_Lab_07:rr7\|funtion_unit:fuu\|shifter:stt\"" {  } { { "funtion_unit.v" "stt" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/funtion_unit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673535025927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sib sib:sib1 " "Elaborating entity \"sib\" for hierarchy \"sib:sib1\"" {  } { { "test.v" "sib1" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673535025938 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673535025967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1673535025967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:db " "Elaborating entity \"debounce\" for hierarchy \"debounce:db\"" {  } { { "test.v" "db" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673535025968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 debounce.v(10) " "Verilog HDL assignment warning at debounce.v(10): truncated value with size 32 to match size of target (26)" {  } { { "debounce.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/debounce.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673535025977 "|test|debounce:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minussib minussib:minussb " "Elaborating entity \"minussib\" for hierarchy \"minussib:minussb\"" {  } { { "test.v" "minussb" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673535025978 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673535026757 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[0\] VCC " "Pin \"neg\[0\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673535026835 "|test|neg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[1\] VCC " "Pin \"neg\[1\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673535026835 "|test|neg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[2\] VCC " "Pin \"neg\[2\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673535026835 "|test|neg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[3\] VCC " "Pin \"neg\[3\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673535026835 "|test|neg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[4\] VCC " "Pin \"neg\[4\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673535026835 "|test|neg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[5\] VCC " "Pin \"neg\[5\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673535026835 "|test|neg[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673535026835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673535027075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/output_files/Rep_Lab_07.map.smsg " "Generated suppressed messages file C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/output_files/Rep_Lab_07.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673535027701 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673535027869 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673535027869 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673535028010 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673535028010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673535028010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673535028010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673535028034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 12 22:50:28 2023 " "Processing ended: Thu Jan 12 22:50:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673535028034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673535028034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673535028034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673535028034 ""}
