static void T_1 F_1 ( void )\r\n{\r\n#define F_2 (AXC001_GPIO_INTC + 0x30)\r\n#define F_3 (AXC001_GPIO_INTC + 0x34)\r\n#define F_4 (AXC001_GPIO_INTC + 0x38)\r\n#define F_5 (AXC001_GPIO_INTC + 0x3c)\r\n#define F_6 12\r\nF_7 ( ~ ( 1 << F_6 ) , ( void V_1 * ) F_3 ) ;\r\nF_7 ( 0 , ( void V_1 * ) F_4 ) ;\r\nF_7 ( ~ 0 , ( void V_1 * ) F_5 ) ;\r\nF_7 ( 1 << F_6 , ( void V_1 * ) F_2 ) ;\r\n}\r\nstatic inline void T_1\r\nF_8 ( T_2 V_2 , void V_1 * V_3 , void V_1 * V_4 )\r\n{\r\nunsigned int V_5 = 128 * 1024 , V_6 ;\r\nF_7 ( V_2 , V_3 ) ;\r\nV_6 = V_5 ;\r\nwhile ( ( ( F_9 ( V_4 ) & 1 ) == 1 ) && V_6 -- )\r\nF_10 () ;\r\nV_6 = V_5 ;\r\nwhile ( ( ( F_9 ( V_4 ) & 1 ) == 0 ) && V_6 -- )\r\nF_10 () ;\r\n}\r\nstatic void T_1 F_11 ( unsigned int V_7 , const char * V_8 )\r\n{\r\nunion T_3 {\r\nstruct {\r\n#ifdef F_12\r\nunsigned int V_9 : 11 , V_10 : 12 , V_11 : 4 , V_12 : 5 ;\r\n#else\r\nunsigned int V_12 : 5 , V_11 : 4 , V_10 : 12 , V_9 : 11 ;\r\n#endif\r\n};\r\nunsigned int V_13 ;\r\n} V_14 ;\r\nV_14 . V_13 = F_9 ( ( void V_1 * ) V_7 ) ;\r\nF_13 ( L_1 , V_8 , V_14 . V_12 , V_14 . V_11 ,\r\nV_14 . V_10 ) ;\r\n}\r\nstatic void T_1 F_14 ( void )\r\n{\r\nint V_15 ;\r\nchar V_16 [ 32 ] ;\r\nif ( F_9 ( ( void V_1 * ) V_17 ) & ( 1 << 28 ) )\r\nV_15 = 3 ;\r\nelse\r\nV_15 = 2 ;\r\nF_1 () ;\r\nF_15 ( V_16 , 32 , L_2 , V_15 ) ;\r\nF_11 ( V_18 , V_16 ) ;\r\n}\r\nstatic T_4 void T_1\r\nF_16 ( void V_1 * V_19 , const struct V_20 V_21 [ 16 ] )\r\n{\r\nunsigned int V_22 , V_23 ;\r\nint V_24 ;\r\nV_22 = V_23 = 0 ;\r\nfor ( V_24 = 0 ; V_24 < 8 ; V_24 ++ ) {\r\nV_22 |= V_21 [ V_24 ] . V_25 << ( V_24 << 2 ) ;\r\nV_23 |= V_21 [ V_24 ] . V_26 << ( V_24 << 2 ) ;\r\n}\r\nF_7 ( V_22 , V_19 + 0x0 ) ;\r\nF_7 ( V_23 , V_19 + 0x8 ) ;\r\nV_22 = V_23 = 0 ;\r\nfor ( V_24 = 0 ; V_24 < 8 ; V_24 ++ ) {\r\nV_22 |= V_21 [ V_24 + 8 ] . V_25 << ( V_24 << 2 ) ;\r\nV_23 |= V_21 [ V_24 + 8 ] . V_26 << ( V_24 << 2 ) ;\r\n}\r\nF_7 ( V_22 , V_19 + 0x4 ) ;\r\nF_7 ( V_23 , V_19 + 0xC ) ;\r\n}\r\nstatic void T_1 F_17 ( void )\r\n{\r\nint V_24 ;\r\nF_16 ( ( void V_1 * ) V_27 , V_28 ) ;\r\nF_7 ( 1 , ( void V_1 * ) V_29 ) ;\r\nF_16 ( ( void V_1 * ) V_30 ,\r\nV_31 ) ;\r\nF_7 ( 1 , ( void V_1 * ) V_32 ) ;\r\nfor ( V_24 = V_33 ; V_24 <= V_34 ; V_24 ++ )\r\nF_16 ( ( void V_1 * ) V_35 + ( V_24 << 4 ) ,\r\nV_36 ) ;\r\nF_7 ( 0x3ff , ( void V_1 * ) V_35 + 0x100 ) ;\r\nF_7 ( 0x01 , ( void V_1 * ) V_37 ) ;\r\nF_7 ( 0x01 , ( void V_1 * ) V_38 ) ;\r\nF_7 ( 0x18 , ( void V_1 * ) V_39 ) ;\r\nF_7 ( 0x52 , ( void V_1 * ) V_40 ) ;\r\nF_14 () ;\r\n}\r\nstatic unsigned int T_1 F_18 ( void )\r\n{\r\nunion V_41 V_42 , V_43 , V_44 ;\r\nunsigned int V_45 = 33333333 ;\r\nV_42 . V_13 = F_9 ( ( void V_1 * ) V_46 + 0x80 + 0 ) ;\r\nV_43 . V_13 = F_9 ( ( void V_1 * ) V_46 + 0x80 + 4 ) ;\r\nV_44 . V_13 = F_9 ( ( void V_1 * ) V_46 + 0x80 + 8 ) ;\r\nif ( V_42 . V_47 != 1 )\r\nV_45 = V_45 / ( V_42 . V_48 + V_42 . V_49 ) ;\r\nif ( V_43 . V_47 != 1 )\r\nV_45 = V_45 * ( V_43 . V_48 + V_43 . V_49 ) ;\r\nif ( V_44 . V_47 != 1 )\r\nV_45 = V_45 / ( V_44 . V_48 + V_44 . V_49 ) ;\r\nV_45 = ( V_45 + 500000 ) / 1000000 ;\r\nreturn V_45 ;\r\n}\r\nstatic inline unsigned int T_1 F_19 ( unsigned int V_50 , int V_51 )\r\n{\r\nunion V_41 div ;\r\ndiv . V_13 = 0 ;\r\ndiv . V_52 = ! V_51 ;\r\ndiv . V_47 = V_50 == 1 ? 1 : 0 ;\r\ndiv . V_53 = ( V_50 % 2 == 0 ) ? 0 : 1 ;\r\ndiv . V_48 = ( V_50 % 2 == 0 ) ? V_50 >> 1 : ( V_50 >> 1 ) + 1 ;\r\ndiv . V_49 = V_50 >> 1 ;\r\nreturn div . V_13 ;\r\n}\r\nT_4 static void T_1\r\nF_20 ( unsigned int V_50 , unsigned int V_54 , unsigned int V_55 )\r\n{\r\nF_8 ( F_19 ( V_50 , 0 ) ,\r\n( void V_1 * ) V_46 + 0x80 + 0 ,\r\n( void V_1 * ) V_46 + 0x110 ) ;\r\nF_8 ( F_19 ( V_54 , 0 ) ,\r\n( void V_1 * ) V_46 + 0x80 + 4 ,\r\n( void V_1 * ) V_46 + 0x110 ) ;\r\nF_8 ( F_19 ( V_55 , 1 ) ,\r\n( void V_1 * ) V_46 + 0x80 + 8 ,\r\n( void V_1 * ) V_46 + 0x110 ) ;\r\n}\r\nstatic void T_1 F_21 ( void )\r\n{\r\nint V_56 = F_22 ( V_57 , L_3 ) ;\r\nconst struct V_58 * V_59 = F_23 ( V_57 ,\r\nV_56 ,\r\nL_4 ,\r\nNULL ) ;\r\nT_5 V_60 = F_24 ( * ( T_5 * ) ( V_59 -> V_61 ) ) / 1000000 , V_62 = V_60 ;\r\n#ifdef F_25\r\nunsigned int V_63 = ( F_26 ( V_64 ) >> 16 ) & 0x3F ;\r\nif ( V_63 > 2 )\r\nV_60 = 50 ;\r\n#endif\r\nswitch ( V_60 ) {\r\ncase 33 :\r\nF_20 ( 1 , 1 , 1 ) ;\r\nbreak;\r\ncase 50 :\r\nF_20 ( 1 , 30 , 20 ) ;\r\nbreak;\r\ncase 75 :\r\nF_20 ( 2 , 45 , 10 ) ;\r\nbreak;\r\ncase 90 :\r\nF_20 ( 2 , 54 , 10 ) ;\r\nbreak;\r\ncase 100 :\r\nF_20 ( 1 , 30 , 10 ) ;\r\nbreak;\r\ncase 125 :\r\nF_20 ( 2 , 45 , 6 ) ;\r\nbreak;\r\ndefault:\r\nV_60 = F_18 () ;\r\nbreak;\r\n}\r\nF_13 ( L_5 , V_60 ) ;\r\nif ( V_60 != V_62 ) {\r\nV_60 = F_27 ( V_60 * 1000000 ) ;\r\nF_28 ( V_57 , V_56 ,\r\nL_4 , & V_60 , sizeof( V_60 ) ) ;\r\n}\r\nF_7 ( 0x01 , ( void V_1 * ) V_37 ) ;\r\nF_7 ( ( 0x00100000U | 0x000C0000U | 0x00003322U ) ,\r\n( void V_1 * ) V_65 ) ;\r\nF_7 ( 12 , ( void V_1 * ) ( V_66\r\n+ ( V_67 << 2 ) ) ) ;\r\nF_7 ( 0x01 , ( void V_1 * ) V_38 ) ;\r\nF_11 ( V_68 + 4088 , L_6 ) ;\r\nF_14 () ;\r\n}
