Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec  5 22:10:48 2024
| Host         : DESKTOP-JA1U62V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TrackerTopLevel_control_sets_placed.rpt
| Design       : TrackerTopLevel
| Device       : xc7s50
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   416 |
|    Minimum number of control sets                        |   416 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1991 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   416 |
| >= 0 to < 4        |    54 |
| >= 4 to < 6        |    35 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |   191 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     2 |
| >= 16              |    96 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1385 |          423 |
| No           | No                    | Yes                    |             226 |           79 |
| No           | Yes                   | No                     |             987 |          333 |
| Yes          | No                    | No                     |             863 |          264 |
| Yes          | No                    | Yes                    |             107 |           31 |
| Yes          | Yes                   | No                     |            2561 |          911 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                                                                                 | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__161_n_0                                                            |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                                                                                 | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__159_n_0                                                              |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                                                                                 | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__160_n_0                                                                    |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                                                                               |                1 |              1 |         1.00 |
|  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                    | blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                       | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Not_FPU_Op_reg_0[0]                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                                                                                  |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
| ~blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                        | blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                        |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mem_div_iterate_reg                                                                                                                                                                      | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_31                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                        | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                                                                                          |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/fpu_started_reg_0                                                                                                                                                       |                1 |              1 |         1.00 |
|  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                       | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Functional_Reset                                                                                                                    |                1 |              1 |         1.00 |
|  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                       | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                           |                1 |              1 |         1.00 |
|  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                       | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                                                                                       |                1 |              1 |         1.00 |
|  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                       | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                           |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_2                                                                                                   |                1 |              1 |         1.00 |
| ~blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                          | blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                                                                           |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                                       | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_wiz_1/inst/clk_out3                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_wiz_1/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                                                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                   | blk_design/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |         4.00 |
| ~blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                          | blk_design/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  camera_pixel_clock_IBUF_BUFG                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out2                                   | camera_top/cam/camConfig/SCCB1/FSM_return_state[3]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out2                                   | camera_top/cam/camConfig/SCCB1/byte_index[3]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | blk_design/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                        | blk_design/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out2                                   | camera_top/cam/camConfig/SCCB1/FSM_state[3]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out4                                   | camera_top/cam/camCapture/hIdx_reg[4]_0[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | blk_design/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | blk_design/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |         4.00 |
|  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                | blk_design/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                4 |              5 |         1.25 |
|  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | blk_design/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                2 |              6 |         3.00 |
|  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_float_operation_2                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | blk_design/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                2 |              6 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/sel_5                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                    |                1 |              7 |         7.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                               |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                        | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                          |                1 |              7 |         7.00 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_wiz_1/inst/clk_out2                                   | camera_top/cam/camConfig/config_1/timer[31]_i_2_n_0                                                                                                                                                                                                      | camera_top/cam/camConfig/config_1/timer[17]_i_1_n_0                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  camera_pixel_clock_IBUF_BUFG                              | camera_top/cam/camCapture/firstHalfPixel_0                                                                                                                                                                                                               | camera_top/cam/camCapture/firstHalfPixel[7]_i_1_n_0                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  clk_wiz_1/inst/clk_out2                                   | camera_top/cam/camConfig/config_1/rom_addr[7]_i_2_n_0                                                                                                                                                                                                    | camera_top/cam/camConfig/config_1/rom_addr[7]_i_1_n_0                                                                                                                                                                                   |                2 |              8 |         4.00 |
| ~blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out2                                   | camera_top/cam/camConfig/SCCB1/tx_byte[7]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                          | blk_design/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | blk_design/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[1]_15                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[159]_142                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[161]_44                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[3]_22                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[41]_109                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[42]_110                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[39]_105                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[43]_108                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[149]_62                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[158]_159                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[163]_154                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[162]_39                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[16]_7                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[44]_116                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[48]_117                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[15]_70                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[37]_29                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[49]_107                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[167]_136                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[23]_66                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[28]_3                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[31]_150                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[21]_67                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[169]_152                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                9 |              9 |         1.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[46]_120                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[36]_18                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[18]_77                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[22]_79                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[45]_114                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                8 |              9 |         1.12 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[47]_149                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[26]_80                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[4]_20                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[17]_69                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[24]_4                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[29]_64                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[164]_42                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[146]_54                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[156]_46                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[153]_59                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[155]_133                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[19]_68                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[20]_78                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[32]_12                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[34]_25                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[35]_28                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[148]_47                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[93]_156                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[83]_85                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[80]_99                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[87]_131                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[94]_158                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                7 |              9 |         1.29 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[95]_146                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[5]_23                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[65]_31                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[64]_13                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[71]_87                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[54]_104                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[86]_86                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[51]_103                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[9]_73                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                7 |              9 |         1.29 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[78]_121                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                7 |              9 |         1.29 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[58]_113                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[79]_147                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[69]_35                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[6]_19                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[60]_119                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[84]_100                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[85]_84                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[88]_94                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[81]_89                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[89]_88                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[61]_157                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[70]_33                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[8]_8                                                                                                                                                                                                                                   | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                7 |              9 |         1.29 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[90]_95                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[91]_134                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[62]_160                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                8 |              9 |         1.12 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[63]_148                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[92]_101                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[67]_34                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[50]_111                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[55]_132                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[75]_90                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[76]_98                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[98]_32                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                8 |              9 |         1.12 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[68]_17                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[152]_53                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[66]_30                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[73]_91                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[74]_92                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[96]_2                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[97]_11                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[59]_135                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[57]_106                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[77]_96                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[53]_102                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[56]_112                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[7]_24                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[72]_97                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[52]_118                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[82]_93                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                7 |              9 |         1.29 |
|  clk_wiz_1/inst/clk_out2                                   | target/E[0]                                                                                                                                                                                                                                              | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | camera_top/cam/camConfig/SCCB1/timer[8]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | vga_controller2/vs_reg_0[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[99]_6                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[157]_155                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[133]_43                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[112]_124                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[134]_40                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[136]_50                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[137]_56                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[139]_57                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[140]_49                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[13]_71                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[141]_51                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[144]_48                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[145]_58                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[100]_0                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[110]_168                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[115]_141                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[118]_166                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[132]_16                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[108]_1                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[119]_137                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[102]_128                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[113]_82                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[123]_139                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[127]_144                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[128]_14                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[135]_63                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[138]_55                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[142]_45                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[143]_143                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[105]_10                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[101]_83                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[106]_123                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[10]_74                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[126]_167                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[0]_5                                                                                                                                                                                                                                   | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                7 |              9 |         1.29 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[124]_169                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[129]_38                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[12]_75                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[109]_164                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[103]_138                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[122]_165                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[130]_37                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[11]_72                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[116]_127                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[120]_125                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[117]_161                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  camera_pixel_clock_IBUF_BUFG                              | camera_top/cam/camCapture/E[0]                                                                                                                                                                                                                           | camera_top/cam/camCapture/SR[0]                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[107]_140                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[111]_145                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[121]_162                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[131]_41                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[125]_163                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[104]_122                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[114]_126                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[150]_60                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[160]_36                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[165]_153                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[166]_151                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[168]_129                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[147]_61                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[151]_130                                                                                                                                                                                                                               | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[27]_65                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[14]_76                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[154]_52                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[2]_21                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[25]_9                                                                                                                                                                                                                                  | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[30]_81                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                7 |              9 |         1.29 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[33]_26                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[38]_27                                                                                                                                                                                                                                 | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | target/rowreg_reg[40]_115                                                                                                                                                                                                                                | vga_controller2/vs_reg_1[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  camera_pixel_clock_IBUF_BUFG                              | camera_top/cam/camCapture/hIdx                                                                                                                                                                                                                           | camera_top/cam/camCapture/hIdx[9]_i_1_n_0                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU                                                                                                                                                                                | blk_design/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  clk_wiz_1/inst/clk_out2                                   | vga_controller2/vc                                                                                                                                                                                                                                       | reset_rtl_0_IBUF                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in00                                                                                                                                                                    |                6 |             10 |         1.67 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                        | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                                                     |                5 |             10 |         2.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                4 |             11 |         2.75 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             12 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | reset_rtl_0_IBUF                                                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  camera_top/cam/camCapture/pixel_valid                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  clk_wiz_1/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |                4 |             13 |         3.25 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                  |                4 |             13 |         3.25 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             13 |         6.50 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   | camera_top/cam/camConfig/SCCB1/latched_data_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |         2.29 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1/inst/clk_out2                                   | camera_top/cam/camConfig/config_1/SCCB_interface_data[7]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                                                    | blk_design/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_wiz_1/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                                           |                4 |             17 |         4.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  clk_wiz_1/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | blk_design/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                5 |             19 |         3.80 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                                                                                  |                6 |             21 |         3.50 |
|  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                          | blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0_axi_intc/U0/INTC_CORE_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                     |                5 |             23 |         4.60 |
|  clk_wiz_1/inst/clk_out2                                   | camera_top/cam/camConfig/SCCB1/timer[8]_i_1_n_0                                                                                                                                                                                                          | camera_top/cam/camConfig/SCCB1/timer[31]_i_1_n_0                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                       | blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |                6 |             23 |         3.83 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate_reg_0                                                                                                                               | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                        |                5 |             24 |         4.80 |
|  clk_wiz_1/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mem_div_iterate_reg                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  clk_wiz_1/inst/clk_out2                                   | camera_top/cam/camConfig/config_1/timer[31]_i_2_n_0                                                                                                                                                                                                      | camera_top/cam/camConfig/config_1/timer[31]_i_1__0_n_0                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Not_FPU_Op_reg_0[0]                                                                                                                                                     |               13 |             26 |         2.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                          |                8 |             27 |         3.38 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                          |                7 |             28 |         4.00 |
|  clk_wiz_1/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                     | blk_design/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                                                                 | blk_design/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                7 |             32 |         4.57 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                7 |             32 |         4.57 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                                       | blk_design/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                  | blk_design/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                                    | blk_design/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                  |                8 |             32 |         4.00 |
|  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | blk_design/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                9 |             32 |         3.56 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                        |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | blk_design/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                7 |             32 |         4.57 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                       |               16 |             33 |         2.06 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               10 |             38 |         3.80 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          | vga_to_hdmi/inst/encr/AR[0]                                                                                                                                                                                                             |               20 |             42 |         2.10 |
|  clk_wiz_1/inst/clk_out3                                   |                                                                                                                                                                                                                                                          | driver1/A[13]_i_1_n_0                                                                                                                                                                                                                   |               12 |             46 |         3.83 |
|  clk_wiz_1/inst/clk_out3                                   |                                                                                                                                                                                                                                                          | driver2/A[13]_i_1__0_n_0                                                                                                                                                                                                                |               14 |             46 |         3.29 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |               15 |             47 |         3.13 |
|  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             47 |         3.13 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |               15 |             47 |         3.13 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                                                              | blk_design/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               24 |             55 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               21 |             63 |         3.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                                     |               28 |             63 |         2.25 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             81 |         2.79 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                        | blk_design/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               32 |             99 |         3.09 |
|  clk_wiz_1/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  clk_wiz_1/inst/clk_out4                                   | blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                                |                                                                                                                                                                                                                                         |               32 |            128 |         4.00 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          | blk_design/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               78 |            231 |         2.96 |
|  clk_wiz_1/inst/clk_out4                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              145 |            450 |         3.10 |
|  clk_wiz_1/inst/clk_out2                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              226 |            847 |         3.75 |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


