#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri Dec  2 03:02:50 2022
# Process ID: 225084
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_B.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top jacobi_1d_imper -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top jacobi_1d_imper -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 225661 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1979.742 ; gain = 201.531 ; free physical = 32993 ; free virtual = 228320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jacobi_1d_imper' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'add_op' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'mc_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:686]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_store_op' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:686]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized7' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized7' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-3491] module 'LSQ_B' declared at '/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:39723' bound to instance 'c_LSQ_B' of component 'LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:3814]
INFO: [Synth 8-6157] synthesizing module 'LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:39723]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_B' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_B' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_B' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:39532]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_B' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:39532]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_B' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_B' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_B' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:39723]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 3 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net B_we1 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:28]
WARNING: [Synth 8-3848] Net B_dout1 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:29]
WARNING: [Synth 8-3848] Net A_1_we1 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:38]
WARNING: [Synth 8-3848] Net A_1_dout1 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:39]
WARNING: [Synth 8-3848] Net A_2_we1 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:48]
WARNING: [Synth 8-3848] Net A_2_dout1 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:49]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:66]
WARNING: [Synth 8-3848] Net MC_A_1_pValidArray_4 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:1323]
WARNING: [Synth 8-3848] Net MC_A_1_dataInArray_4 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:1317]
WARNING: [Synth 8-3848] Net MC_A_1_pValidArray_5 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:1324]
WARNING: [Synth 8-3848] Net MC_A_1_dataInArray_5 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:1318]
WARNING: [Synth 8-3848] Net MC_A_2_pValidArray_3 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:1354]
WARNING: [Synth 8-3848] Net MC_A_2_dataInArray_3 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:1350]
WARNING: [Synth 8-3848] Net MC_A_2_nReadyArray_1 in module/entity jacobi_1d_imper does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:1362]
INFO: [Synth 8-256] done synthesizing module 'jacobi_1d_imper' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/jacobi_1d_imper_optimized.vhd:53]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port clk
WARNING: [Synth 8-3331] design mc_store_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port nReadyArray[1]
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_we1
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[31]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[30]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[29]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[28]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[27]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[26]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[25]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[24]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[23]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[22]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[21]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[20]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[19]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[18]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[17]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[16]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[15]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[14]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[13]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[12]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[11]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[10]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[9]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[8]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[7]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[6]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[5]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[4]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[3]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[2]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[1]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port B_dout1[0]
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port A_1_we1
WARNING: [Synth 8-3331] design jacobi_1d_imper has unconnected port A_1_dout1[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2257.520 ; gain = 479.309 ; free physical = 31756 ; free virtual = 227088
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2263.449 ; gain = 485.238 ; free physical = 31128 ; free virtual = 226488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2263.449 ; gain = 485.238 ; free physical = 31126 ; free virtual = 226487
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2263.449 ; gain = 0.000 ; free physical = 30730 ; free virtual = 226090
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.289 ; gain = 0.000 ; free physical = 30222 ; free virtual = 225583
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2419.289 ; gain = 0.000 ; free physical = 30193 ; free virtual = 225554
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 29476 ; free virtual = 224837
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 29472 ; free virtual = 224832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 29467 ; free virtual = 224827
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:39622]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/LSQ_B.v:39713]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 27655 ; free virtual = 223026
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_B__GB0 |           1|     25164|
|2     |LOAD_QUEUE_LSQ_B__GB1 |           1|     25688|
|3     |LOAD_QUEUE_LSQ_B__GB2 |           1|     17976|
|4     |LOAD_QUEUE_LSQ_B__GB3 |           1|     20511|
|5     |LSQ_B__GC0            |           1|     13258|
|6     |jacobi_1d_imper__GC0  |           1|      5644|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 65    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 114   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 38    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 933   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              160 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 68    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 562   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_B 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_B 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_B 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module LOAD_PORT_LSQ_B 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_B__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_B 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_17/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_17/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_17/multiply_unit/q1_reg is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: register mul_17/multiply_unit/q1_reg is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_17/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q2_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q2_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q1_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q2_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\phiC_5/tehb1/full_reg_reg )
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[11]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[17]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[6]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[12]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[18]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[7]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[13]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[19]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[8]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[14]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[20]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[9]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[15]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[21]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[10]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[16]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[22]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[23]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[24]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_17/multiply_unit/b_reg_reg[25]' (FDE) to 'i_0/mul_17/multiply_unit/b_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[4]' (FDE) to 'i_0/MC_A_1/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[3]' (FDE) to 'i_0/MC_A_1/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[2]' (FDE) to 'i_0/MC_A_1/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[7]' (FDE) to 'i_0/MC_A_1/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[1]' (FDE) to 'i_0/MC_A_1/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[6]' (FDE) to 'i_0/MC_A_1/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[10]' (FDE) to 'i_0/MC_A_1/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[5]' (FDE) to 'i_0/MC_A_1/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[9]' (FDE) to 'i_0/MC_A_1/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[13] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[13]' (FDE) to 'i_0/MC_A_1/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[8]' (FDE) to 'i_0/MC_A_1/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[12]' (FDE) to 'i_0/MC_A_1/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[16] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[16]' (FDE) to 'i_0/MC_A_1/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[11]' (FDE) to 'i_0/MC_A_1/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[15]' (FDE) to 'i_0/MC_A_1/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[19] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[19]' (FDE) to 'i_0/MC_A_1/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[14]' (FDE) to 'i_0/MC_A_1/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[18]' (FDE) to 'i_0/MC_A_1/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[22] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[22]' (FDE) to 'i_0/MC_A_1/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[17]' (FDE) to 'i_0/MC_A_1/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[21]' (FDE) to 'i_0/MC_A_1/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[25] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[25]' (FDE) to 'i_0/MC_A_1/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[20]' (FDE) to 'i_0/MC_A_1/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[24]' (FDE) to 'i_0/MC_A_1/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[28] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[28]' (FDE) to 'i_0/MC_A_1/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[23]' (FDE) to 'i_0/MC_A_1/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[27]' (FDE) to 'i_0/MC_A_1/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[30]' (FDE) to 'i_0/MC_A_1/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[26]' (FDE) to 'i_0/MC_A_1/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_A_1/counter1_reg[31]' (FDE) to 'i_0/MC_A_1/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_A_1/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:46 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 21628 ; free virtual = 217101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------+-----------------+-----------+----------------------+-------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+--------------+-----------------+-----------+----------------------+-------------+
|i_0/Buffer_4  | fifo/Memory_reg | Implied   | 2 x 32               | RAM32M x 6	 | 
|i_0/Buffer_10 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|i_0/Buffer_13 | fifo/Memory_reg | Implied   | 2 x 32               | RAM32M x 6	 | 
+--------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|jacobi_1d_imper | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|jacobi_1d_imper | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|jacobi_1d_imper | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_B__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_B__GB1 |           1|     27214|
|3     |LOAD_QUEUE_LSQ_B__GB2 |           1|      9820|
|4     |LOAD_QUEUE_LSQ_B__GB3 |           1|     17991|
|5     |LSQ_B__GC0            |           1|      5533|
|6     |jacobi_1d_imper__GC0  |           1|      3930|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:02:01 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 19814 ; free virtual = 215325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:06 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 20081 ; free virtual = 215596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+--------------+-----------------+-----------+----------------------+-------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+--------------+-----------------+-----------+----------------------+-------------+
|i_0/Buffer_4  | fifo/Memory_reg | Implied   | 2 x 32               | RAM32M x 6	 | 
|i_0/Buffer_10 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|i_0/Buffer_13 | fifo/Memory_reg | Implied   | 2 x 32               | RAM32M x 6	 | 
+--------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_B__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_B__GB1 |           1|     27212|
|3     |LOAD_QUEUE_LSQ_B__GB2 |           1|      9795|
|4     |LOAD_QUEUE_LSQ_B__GB3 |           1|     17510|
|5     |LSQ_B__GC0            |           1|      5531|
|6     |jacobi_1d_imper__GC0  |           1|      3930|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:02:25 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 18896 ; free virtual = 214489
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_B__GB0 |           1|      4244|
|2     |LOAD_QUEUE_LSQ_B__GB1 |           1|      9515|
|3     |LOAD_QUEUE_LSQ_B__GB2 |           1|      3224|
|4     |LOAD_QUEUE_LSQ_B__GB3 |           1|      5543|
|5     |LSQ_B__GC0            |           1|      2631|
|6     |jacobi_1d_imper__GC0  |           1|      2079|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:34 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 18335 ; free virtual = 213911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:34 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 18270 ; free virtual = 213845
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:02:37 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 17742 ; free virtual = 213318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:02:37 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 17733 ; free virtual = 213309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:02:38 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 17546 ; free virtual = 213122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:02:39 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 17520 ; free virtual = 213096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   924|
|2     |DSP48E1_3 |     1|
|3     |DSP48E1_4 |     1|
|4     |DSP48E1_5 |     1|
|5     |LUT1      |    82|
|6     |LUT2      |  1216|
|7     |LUT3      |   445|
|8     |LUT4      |  5549|
|9     |LUT5      |  4859|
|10    |LUT6      |  8510|
|11    |MUXF7     |  1245|
|12    |MUXF8     |   105|
|13    |RAM32M    |     9|
|14    |FDCE      |   601|
|15    |FDPE      |    61|
|16    |FDRE      |  3673|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+---------------------------------+------+
|      |Instance                         |Module                           |Cells |
+------+---------------------------------+---------------------------------+------+
|1     |top                              |                                 | 27282|
|2     |  Buffer_1                       |elasticBuffer__parameterized0    |   132|
|3     |    oehb1                        |OEHB__parameterized0_138         |    35|
|4     |    tehb1                        |TEHB__parameterized0_139         |    66|
|5     |  Buffer_10                      |transpFIFO__parameterized0       |    27|
|6     |    fifo                         |elasticFifoInner__parameterized0 |    27|
|7     |  Buffer_11                      |elasticBuffer__parameterized0_0  |    14|
|8     |    oehb1                        |OEHB__parameterized0_136         |    11|
|9     |    tehb1                        |TEHB__parameterized0_137         |     3|
|10    |  Buffer_12                      |elasticBuffer__parameterized1    |     3|
|11    |    oehb1                        |OEHB_134                         |     1|
|12    |    tehb1                        |TEHB_135                         |     2|
|13    |  Buffer_13                      |transpFIFO                       |    16|
|14    |    fifo                         |elasticFifoInner_133             |    16|
|15    |  Buffer_2                       |elasticBuffer__parameterized1_1  |    34|
|16    |    oehb1                        |OEHB_131                         |     1|
|17    |    tehb1                        |TEHB_132                         |     1|
|18    |  Buffer_3                       |elasticBuffer__parameterized0_2  |   105|
|19    |    oehb1                        |OEHB__parameterized0_129         |    36|
|20    |    tehb1                        |TEHB__parameterized0_130         |    69|
|21    |  Buffer_4                       |transpFIFO_3                     |    24|
|22    |    fifo                         |elasticFifoInner                 |    24|
|23    |  Buffer_5                       |elasticBuffer__parameterized1_4  |     4|
|24    |    oehb1                        |OEHB_127                         |     3|
|25    |    tehb1                        |TEHB_128                         |     1|
|26    |  Buffer_6                       |elasticBuffer__parameterized1_5  |     3|
|27    |    oehb1                        |OEHB_125                         |     2|
|28    |    tehb1                        |TEHB_126                         |     1|
|29    |  Buffer_7                       |elasticBuffer__parameterized1_6  |     5|
|30    |    oehb1                        |OEHB_123                         |     4|
|31    |    tehb1                        |TEHB_124                         |     1|
|32    |  Buffer_8                       |elasticBuffer__parameterized0_7  |   133|
|33    |    oehb1                        |OEHB__parameterized0             |    67|
|34    |    tehb1                        |TEHB__parameterized0_122         |    66|
|35    |  Buffer_9                       |elasticBuffer__parameterized1_8  |     6|
|36    |    oehb1                        |OEHB_120                         |     5|
|37    |    tehb1                        |TEHB_121                         |     1|
|38    |  MC_A_1                         |MemCont                          |   207|
|39    |    read_arbiter                 |read_memory_arbiter              |   207|
|40    |      data                       |read_data_signals                |   207|
|41    |  MC_A_2                         |MemCont__parameterized0          |   113|
|42    |  add_11                         |add_op                           |    40|
|43    |  add_12                         |add_op_9                         |     8|
|44    |  add_16                         |add_op_10                        |    40|
|45    |  add_20                         |add_op_11                        |    26|
|46    |  add_30                         |add_op_12                        |    26|
|47    |  add_33                         |add_op_13                        |    26|
|48    |  add_4                          |add_op_14                        |    39|
|49    |  c_LSQ_B                        |LSQ_B                            | 25239|
|50    |    LOAD_PORT_LSQ_B              |LOAD_PORT_LSQ_B                  |    15|
|51    |    STORE_ADDR_PORT_LSQ_B        |STORE_DATA_PORT_LSQ_B            |    17|
|52    |    STORE_DATA_PORT_LSQ_B        |STORE_DATA_PORT_LSQ_B_119        |    16|
|53    |    loadQ                        |LOAD_QUEUE_LSQ_B                 | 12110|
|54    |    storeQ                       |STORE_QUEUE_LSQ_B                | 13081|
|55    |  forkC_10                       |fork__parameterized6             |    38|
|56    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_113      |     3|
|57    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_114      |     2|
|58    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_115      |     4|
|59    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_116      |     2|
|60    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_117      |    18|
|61    |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_118      |     9|
|62    |  forkC_11                       |fork__parameterized7             |    25|
|63    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_109      |    20|
|64    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_110      |     1|
|65    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_111      |     3|
|66    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_112      |     1|
|67    |  forkC_17                       |fork__parameterized3             |     5|
|68    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_107      |     4|
|69    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_108      |     1|
|70    |  forkC_19                       |fork__parameterized3_15          |     5|
|71    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_105      |     2|
|72    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_106      |     3|
|73    |  forkC_8                        |\fork                            |    17|
|74    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_100      |     5|
|75    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_101      |     2|
|76    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_102      |     2|
|77    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_103      |     2|
|78    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_104      |     6|
|79    |  forkC_9                        |fork__parameterized1             |    60|
|80    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_93       |     4|
|81    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_94       |     1|
|82    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_95       |     1|
|83    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_96       |     4|
|84    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_97       |     1|
|85    |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_98       |    44|
|86    |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_99       |     5|
|87    |  fork_0                         |fork__parameterized4             |    16|
|88    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_88       |     3|
|89    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_89       |     3|
|90    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_90       |     2|
|91    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_91       |     5|
|92    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_92       |     3|
|93    |  fork_1                         |fork__parameterized2             |     5|
|94    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_86       |     2|
|95    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_87       |     3|
|96    |  fork_12                        |fork__parameterized2_16          |     3|
|97    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_84       |     1|
|98    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_85       |     2|
|99    |  fork_13                        |fork__parameterized0             |     8|
|100   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_81       |     3|
|101   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_82       |     2|
|102   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_83       |     3|
|103   |  fork_14                        |fork__parameterized2_17          |     5|
|104   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_79       |     3|
|105   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_80       |     2|
|106   |  fork_15                        |fork__parameterized2_18          |     5|
|107   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_77       |     3|
|108   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_78       |     2|
|109   |  fork_2                         |fork__parameterized5             |    20|
|110   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_73       |    11|
|111   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_74       |     5|
|112   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_75       |     1|
|113   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_76       |     3|
|114   |  fork_3                         |fork__parameterized0_19          |    14|
|115   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_70       |     5|
|116   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_71       |     7|
|117   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_72       |     2|
|118   |  fork_4                         |fork__parameterized2_20          |     8|
|119   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_68       |     2|
|120   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_69       |     6|
|121   |  fork_5                         |fork__parameterized5_21          |    18|
|122   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_64       |    11|
|123   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_65       |     1|
|124   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_66       |     1|
|125   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_67       |     5|
|126   |  fork_6                         |fork__parameterized2_22          |     2|
|127   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_62       |     1|
|128   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_63       |     1|
|129   |  fork_7                         |fork__parameterized5_23          |     4|
|130   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock          |     1|
|131   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_59       |     1|
|132   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_60       |     1|
|133   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_61       |     1|
|134   |  icmp_21                        |icmp_ult_op                      |     5|
|135   |  icmp_31                        |icmp_ult_op_24                   |     5|
|136   |  icmp_34                        |icmp_ult_op_25                   |     4|
|137   |  load_10                        |mc_load_op                       |    73|
|138   |    Buffer_1                     |TEHB__parameterized0_57          |    36|
|139   |    Buffer_2                     |TEHB__parameterized0_58          |    37|
|140   |  load_15                        |mc_load_op_26                    |   104|
|141   |    Buffer_1                     |TEHB__parameterized0_55          |    66|
|142   |    Buffer_2                     |TEHB__parameterized0_56          |    38|
|143   |  load_7                         |mc_load_op_27                    |   102|
|144   |    Buffer_1                     |TEHB__parameterized0_53          |    67|
|145   |    Buffer_2                     |TEHB__parameterized0_54          |    35|
|146   |  mul_17                         |mul_op                           |    47|
|147   |    buff                         |delay_buffer                     |     6|
|148   |    \join                        |join__parameterized0_51          |     2|
|149   |    multiply_unit                |mul_4_stage                      |    37|
|150   |    oehb                         |OEHB_52                          |     2|
|151   |  phiC_0                         |merge                            |     1|
|152   |    tehb1                        |TEHB_50                          |     1|
|153   |  phiC_1                         |merge_28                         |     2|
|154   |    tehb1                        |TEHB_49                          |     2|
|155   |  phiC_18                        |mux__parameterized0              |     6|
|156   |    tehb1                        |TEHB_48                          |     6|
|157   |  phiC_2                         |merge__parameterized1            |     1|
|158   |    tehb1                        |TEHB_47                          |     1|
|159   |  phiC_3                         |merge_29                         |     2|
|160   |    tehb1                        |TEHB_46                          |     2|
|161   |  phiC_4                         |merge__parameterized1_30         |     1|
|162   |    tehb1                        |TEHB_45                          |     1|
|163   |  phiC_6                         |mux__parameterized0_31           |     7|
|164   |    tehb1                        |TEHB_44                          |     7|
|165   |  phiC_7                         |mux__parameterized0_32           |     7|
|166   |    tehb1                        |TEHB_43                          |     7|
|167   |  phi_1                          |mux                              |    65|
|168   |    tehb1                        |TEHB__parameterized0_42          |    65|
|169   |  phi_24                         |mux_33                           |    65|
|170   |    tehb1                        |TEHB__parameterized0_41          |    65|
|171   |  phi_3                          |mux_34                           |    65|
|172   |    tehb1                        |TEHB__parameterized0_40          |    65|
|173   |  phi_n26                        |merge__parameterized0            |    39|
|174   |    tehb1                        |TEHB__parameterized0_39          |    39|
|175   |  phi_n27                        |merge__parameterized0_35         |    38|
|176   |    tehb1                        |TEHB__parameterized0_38          |    38|
|177   |  phi_n28                        |merge__parameterized0_36         |    38|
|178   |    tehb1                        |TEHB__parameterized0_37          |    38|
|179   |  ret_0                          |ret_op                           |    65|
|180   |    tehb                         |TEHB__parameterized0             |    65|
|181   |  start_0                        |start_node                       |    11|
|182   |    startBuff                    |elasticBuffer                    |     7|
|183   |      oehb1                      |OEHB                             |     3|
|184   |      tehb1                      |TEHB                             |     4|
|185   |  store_1                        |mc_store_op                      |     1|
|186   |    join_write                   |join__parameterized0             |     1|
+------+---------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:02:39 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 17517 ; free virtual = 213093
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 200 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:02:36 . Memory (MB): peak = 2419.289 ; gain = 485.238 ; free physical = 21083 ; free virtual = 216689
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:02:42 . Memory (MB): peak = 2419.289 ; gain = 641.078 ; free physical = 21079 ; free virtual = 216679
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2419.289 ; gain = 0.000 ; free physical = 20749 ; free virtual = 216352
INFO: [Netlist 29-17] Analyzing 2286 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/REAL_jacobi_1d_imper/FPL_no_FPGA/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2443.301 ; gain = 0.000 ; free physical = 20025 ; free virtual = 215628
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:03:08 . Memory (MB): peak = 2443.301 ; gain = 947.121 ; free physical = 20089 ; free virtual = 215692
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri Dec  2 03:06:09 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : jacobi_1d_imper
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 18329 |     0 |    101400 | 18.08 |
|   LUT as Logic             | 18293 |     0 |    101400 | 18.04 |
|   LUT as Memory            |    36 |     0 |     35000 |  0.10 |
|     LUT as Distributed RAM |    36 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4335 |     0 |    202800 |  2.14 |
|   Register as Flip Flop    |  4335 |     0 |    202800 |  2.14 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1245 |     0 |     50700 |  2.46 |
| F8 Muxes                   |   105 |     0 |     25350 |  0.41 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 61    |          Yes |           - |          Set |
| 601   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3673  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8510 |                 LUT |
| LUT4     | 5549 |                 LUT |
| LUT5     | 4859 |                 LUT |
| FDRE     | 3673 |        Flop & Latch |
| MUXF7    | 1245 |               MuxFx |
| LUT2     | 1216 |                 LUT |
| CARRY4   |  924 |          CarryLogic |
| FDCE     |  601 |        Flop & Latch |
| LUT3     |  445 |                 LUT |
| MUXF8    |  105 |               MuxFx |
| LUT1     |   82 |                 LUT |
| FDPE     |   61 |        Flop & Latch |
| RAMD32   |   54 |  Distributed Memory |
| RAMS32   |   18 |  Distributed Memory |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri Dec  2 03:06:17 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.827ns  (required time - arrival time)
  Source:                 Buffer_1/oehb1/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_B/loadQ/addrKnown_10_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 1.890ns (29.839%)  route 4.444ns (70.161%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4409, unset)         0.672     0.672    Buffer_1/oehb1/clk
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_1/oehb1/data_reg_reg[3]/Q
                         net (fo=1, unplaced)         0.581     1.462    add_33/dataOutArray[0][3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.831 r  add_33/end_out[3]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     1.839    add_33/end_out[3]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.899 r  add_33/end_out[7]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.899    add_33/end_out[7]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.959 r  add_33/end_out[11]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.959    add_33/end_out[11]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.019 r  add_33/end_out[15]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.019    add_33/end_out[15]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.079 r  add_33/end_out[19]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.079    add_33/end_out[19]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.139 r  add_33/end_out[23]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.139    add_33/end_out[23]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.328 f  add_33/end_out[27]_INST_0_i_1/O[3]
                         net (fo=6, unplaced)         0.390     2.718    add_33/add_33_dataOutArray_0[27]
                         LUT2 (Prop_lut2_I1_O)        0.142     2.860 r  add_33/end_valid_INST_0_i_12/O
                         net (fo=1, unplaced)         0.000     2.860    icmp_34/data_reg_reg[0][1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.170 f  icmp_34/end_valid_INST_0_i_2/CO[3]
                         net (fo=13, unplaced)        0.568     3.738    Buffer_13/fifo/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I2_O)        0.053     3.791 r  Buffer_13/fifo/full_reg_i_3__6/O
                         net (fo=1, unplaced)         0.340     4.131    forkC_8/generateBlocks[4].regblock/full_reg_reg
                         LUT5 (Prop_lut5_I0_O)        0.053     4.184 r  forkC_8/generateBlocks[4].regblock/full_reg_i_2__7/O
                         net (fo=3, unplaced)         0.358     4.542    forkC_8/generateBlocks[4].regblock/reg_value_reg_0
                         LUT4 (Prop_lut4_I0_O)        0.053     4.595 f  forkC_8/generateBlocks[4].regblock/tail[3]_i_6/O
                         net (fo=12, unplaced)        0.388     4.983    c_LSQ_B/storeQ/io_bbpValids_0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.036 f  c_LSQ_B/storeQ/tail[3]_i_2__0/O
                         net (fo=25, unplaced)        0.405     5.441    c_LSQ_B/loadQ/GA_io_storePortsEnable_0
                         LUT3 (Prop_lut3_I2_O)        0.053     5.494 r  c_LSQ_B/loadQ/tail[3]_i_7/O
                         net (fo=24, unplaced)        0.404     5.898    c_LSQ_B/loadQ/loadQ_io_bbNumLoads
                         LUT6 (Prop_lut6_I4_O)        0.053     5.951 r  c_LSQ_B/loadQ/offsetQ_10[3]_i_1/O
                         net (fo=9, unplaced)         0.381     6.332    c_LSQ_B/loadQ/initBits_10_6
                         LUT2 (Prop_lut2_I1_O)        0.053     6.385 r  c_LSQ_B/loadQ/loadCompleted_10_i_1/O
                         net (fo=4, unplaced)         0.621     7.006    c_LSQ_B/loadQ/bypassInitiated_10
                         FDRE                                         r  c_LSQ_B/loadQ/addrKnown_10_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4409, unset)         0.638     4.638    c_LSQ_B/loadQ/clk
                         FDRE                                         r  c_LSQ_B/loadQ/addrKnown_10_reg/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.424     4.179    c_LSQ_B/loadQ/addrKnown_10_reg
  -------------------------------------------------------------------
                         required time                          4.179    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                 -2.827    




report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2644.172 ; gain = 200.871 ; free physical = 18631 ; free virtual = 214239
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2757.738 ; gain = 113.566 ; free physical = 17566 ; free virtual = 213196

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13607f70e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2757.738 ; gain = 0.000 ; free physical = 17517 ; free virtual = 213155

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16fc5db62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2815.719 ; gain = 0.004 ; free physical = 16723 ; free virtual = 212375
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 33 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16fc5db62

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2815.719 ; gain = 0.004 ; free physical = 16672 ; free virtual = 212324
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19b093a01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2815.719 ; gain = 0.004 ; free physical = 16567 ; free virtual = 212219
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 19b093a01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2815.719 ; gain = 0.004 ; free physical = 16567 ; free virtual = 212219
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19b093a01

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2815.719 ; gain = 0.004 ; free physical = 16468 ; free virtual = 212120
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19b093a01

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2815.719 ; gain = 0.004 ; free physical = 16414 ; free virtual = 212066
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              33  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2815.719 ; gain = 0.000 ; free physical = 16221 ; free virtual = 211872
Ending Logic Optimization Task | Checksum: 7f277c20

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2815.719 ; gain = 0.004 ; free physical = 16184 ; free virtual = 211834

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7f277c20

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2815.719 ; gain = 0.000 ; free physical = 16198 ; free virtual = 211850

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7f277c20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.719 ; gain = 0.000 ; free physical = 16187 ; free virtual = 211839

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.719 ; gain = 0.000 ; free physical = 16181 ; free virtual = 211833
Ending Netlist Obfuscation Task | Checksum: 7f277c20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.719 ; gain = 0.000 ; free physical = 16172 ; free virtual = 211824
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2815.719 ; gain = 171.547 ; free physical = 16161 ; free virtual = 211813
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.520 ; gain = 0.000 ; free physical = 15851 ; free virtual = 211493
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5ec1e8a8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2870.520 ; gain = 0.000 ; free physical = 15856 ; free virtual = 211498
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.520 ; gain = 0.000 ; free physical = 15837 ; free virtual = 211479

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 05c265c7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.520 ; gain = 0.000 ; free physical = 15625 ; free virtual = 211267

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: db68b42a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.520 ; gain = 0.000 ; free physical = 15437 ; free virtual = 211079

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: db68b42a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.520 ; gain = 0.000 ; free physical = 15427 ; free virtual = 211070
Phase 1 Placer Initialization | Checksum: db68b42a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.520 ; gain = 0.000 ; free physical = 15398 ; free virtual = 211040

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 4ab33e85

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2896.270 ; gain = 25.750 ; free physical = 15303 ; free virtual = 210947

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 53 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1018 nets or cells. Created 1000 new cells, deleted 18 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.129 ; gain = 0.000 ; free physical = 11463 ; free virtual = 207181

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |             18  |                  1018  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |             18  |                  1018  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1fd856d72

Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 2922.129 ; gain = 51.609 ; free physical = 11658 ; free virtual = 207376
Phase 2.2 Global Placement Core | Checksum: 1a7083c96

Time (s): cpu = 00:01:44 ; elapsed = 00:00:40 . Memory (MB): peak = 2922.129 ; gain = 51.609 ; free physical = 11564 ; free virtual = 207282
Phase 2 Global Placement | Checksum: 1a7083c96

Time (s): cpu = 00:01:44 ; elapsed = 00:00:40 . Memory (MB): peak = 2922.129 ; gain = 51.609 ; free physical = 11570 ; free virtual = 207288

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 190ed1f9b

Time (s): cpu = 00:01:50 ; elapsed = 00:00:42 . Memory (MB): peak = 2922.129 ; gain = 51.609 ; free physical = 11105 ; free virtual = 206828

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1140190e8

Time (s): cpu = 00:02:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2922.129 ; gain = 51.609 ; free physical = 11035 ; free virtual = 206770

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a5c0d288

Time (s): cpu = 00:02:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2922.129 ; gain = 51.609 ; free physical = 11058 ; free virtual = 206794

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 172bf5e0b

Time (s): cpu = 00:02:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2922.129 ; gain = 51.609 ; free physical = 11058 ; free virtual = 206794

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1919259b5

Time (s): cpu = 00:02:21 ; elapsed = 00:01:00 . Memory (MB): peak = 2922.129 ; gain = 51.609 ; free physical = 14140 ; free virtual = 209932

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 171966d79

Time (s): cpu = 00:02:30 ; elapsed = 00:01:09 . Memory (MB): peak = 2922.129 ; gain = 51.609 ; free physical = 13716 ; free virtual = 209491

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a2360c52

Time (s): cpu = 00:02:32 ; elapsed = 00:01:11 . Memory (MB): peak = 2922.129 ; gain = 51.609 ; free physical = 13529 ; free virtual = 209319

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ab88c3c3

Time (s): cpu = 00:02:32 ; elapsed = 00:01:11 . Memory (MB): peak = 2922.129 ; gain = 51.609 ; free physical = 13529 ; free virtual = 209319

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d86734b7

Time (s): cpu = 00:02:55 ; elapsed = 00:01:25 . Memory (MB): peak = 2922.129 ; gain = 51.609 ; free physical = 17186 ; free virtual = 213009
Phase 3 Detail Placement | Checksum: 1d86734b7

Time (s): cpu = 00:02:55 ; elapsed = 00:01:25 . Memory (MB): peak = 2922.129 ; gain = 51.609 ; free physical = 17179 ; free virtual = 213002

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f5f912e2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f5f912e2

Time (s): cpu = 00:03:06 ; elapsed = 00:01:28 . Memory (MB): peak = 2946.934 ; gain = 76.414 ; free physical = 17131 ; free virtual = 212948
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.599. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20763139a

Time (s): cpu = 00:04:49 ; elapsed = 00:03:09 . Memory (MB): peak = 2946.934 ; gain = 76.414 ; free physical = 19486 ; free virtual = 215408
Phase 4.1 Post Commit Optimization | Checksum: 20763139a

Time (s): cpu = 00:04:50 ; elapsed = 00:03:09 . Memory (MB): peak = 2946.934 ; gain = 76.414 ; free physical = 19491 ; free virtual = 215413

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20763139a

Time (s): cpu = 00:04:50 ; elapsed = 00:03:09 . Memory (MB): peak = 2946.934 ; gain = 76.414 ; free physical = 19482 ; free virtual = 215404

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20763139a

Time (s): cpu = 00:04:50 ; elapsed = 00:03:10 . Memory (MB): peak = 2946.934 ; gain = 76.414 ; free physical = 19456 ; free virtual = 215378

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.934 ; gain = 0.000 ; free physical = 19454 ; free virtual = 215377
Phase 4.4 Final Placement Cleanup | Checksum: 18e5eab8e

Time (s): cpu = 00:04:50 ; elapsed = 00:03:10 . Memory (MB): peak = 2946.934 ; gain = 76.414 ; free physical = 19487 ; free virtual = 215409
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18e5eab8e

Time (s): cpu = 00:04:51 ; elapsed = 00:03:10 . Memory (MB): peak = 2946.934 ; gain = 76.414 ; free physical = 19486 ; free virtual = 215409
Ending Placer Task | Checksum: 112e791f1

Time (s): cpu = 00:04:51 ; elapsed = 00:03:10 . Memory (MB): peak = 2946.934 ; gain = 76.414 ; free physical = 19478 ; free virtual = 215400
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:56 ; elapsed = 00:03:18 . Memory (MB): peak = 2946.934 ; gain = 131.215 ; free physical = 19500 ; free virtual = 215422
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e8b5ba96 ConstDB: 0 ShapeSum: 2a31d75b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "A_1_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_1_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_1_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 161062344

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3064.012 ; gain = 8.652 ; free physical = 18758 ; free virtual = 214681
Post Restoration Checksum: NetGraph: 8fc74f93 NumContArr: d13ed3b1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 161062344

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3101.824 ; gain = 46.465 ; free physical = 18794 ; free virtual = 214717

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 161062344

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3114.824 ; gain = 59.465 ; free physical = 18765 ; free virtual = 214688

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 161062344

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3114.824 ; gain = 59.465 ; free physical = 18762 ; free virtual = 214685
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 163a55d30

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 3133.645 ; gain = 78.285 ; free physical = 18668 ; free virtual = 214591
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.459 | TNS=-8083.506| WHS=-0.208 | THS=-64.286|

Phase 2 Router Initialization | Checksum: 2056dc8f7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 3133.645 ; gain = 78.285 ; free physical = 18659 ; free virtual = 214582

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19184
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19184
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19522707b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3151.465 ; gain = 96.105 ; free physical = 18529 ; free virtual = 214452
INFO: [Route 35-580] Design has 469 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                    c_LSQ_B/storeQ/storeCompleted_13_reg/D|
|                      clk |                      clk |                                                                     c_LSQ_B/storeQ/storeCompleted_9_reg/D|
|                      clk |                      clk |                                                                    c_LSQ_B/storeQ/storeCompleted_10_reg/D|
|                      clk |                      clk |                                                                    c_LSQ_B/storeQ/storeCompleted_14_reg/D|
|                      clk |                      clk |                                                                     c_LSQ_B/storeQ/storeCompleted_3_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 24534
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.180 | TNS=-10781.548| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 125527dac

Time (s): cpu = 00:08:31 ; elapsed = 00:02:55 . Memory (MB): peak = 3184.465 ; gain = 129.105 ; free physical = 24686 ; free virtual = 220647

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12360
 Number of Nodes with overlaps = 4608
 Number of Nodes with overlaps = 1448
 Number of Nodes with overlaps = 561
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.550 | TNS=-11695.060| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1dd639b7e

Time (s): cpu = 00:16:11 ; elapsed = 00:05:58 . Memory (MB): peak = 3184.465 ; gain = 129.105 ; free physical = 25748 ; free virtual = 221616

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 266
 Number of Nodes with overlaps = 425
 Number of Nodes with overlaps = 426
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.389 | TNS=-11551.695| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: e056c166

Time (s): cpu = 00:21:22 ; elapsed = 00:09:10 . Memory (MB): peak = 3188.465 ; gain = 133.105 ; free physical = 27671 ; free virtual = 223361

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 348
 Number of Nodes with overlaps = 428
 Number of Nodes with overlaps = 377
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 77
Phase 4.4 Global Iteration 3 | Checksum: 126ea27a6

Time (s): cpu = 00:25:29 ; elapsed = 00:10:55 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27628 ; free virtual = 223318
Phase 4 Rip-up And Reroute | Checksum: 126ea27a6

Time (s): cpu = 00:25:29 ; elapsed = 00:10:55 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27633 ; free virtual = 223323

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15df9581a

Time (s): cpu = 00:25:31 ; elapsed = 00:10:56 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27676 ; free virtual = 223366
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.303 | TNS=-11207.626| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 233b2eb90

Time (s): cpu = 00:25:32 ; elapsed = 00:10:56 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27653 ; free virtual = 223343

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 233b2eb90

Time (s): cpu = 00:25:32 ; elapsed = 00:10:56 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27645 ; free virtual = 223335
Phase 5 Delay and Skew Optimization | Checksum: 233b2eb90

Time (s): cpu = 00:25:32 ; elapsed = 00:10:56 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27636 ; free virtual = 223326

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a6ce04c8

Time (s): cpu = 00:25:34 ; elapsed = 00:10:57 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27684 ; free virtual = 223374
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.224 | TNS=-11196.228| WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a6ce04c8

Time (s): cpu = 00:25:34 ; elapsed = 00:10:57 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27694 ; free virtual = 223384
Phase 6 Post Hold Fix | Checksum: 1a6ce04c8

Time (s): cpu = 00:25:34 ; elapsed = 00:10:58 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27685 ; free virtual = 223375

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.37428 %
  Global Horizontal Routing Utilization  = 9.83879 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 85.1914%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y34 -> INT_R_X23Y37
South Dir 1x1 Area, Max Cong = 97.2973%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X25Y28 -> INT_R_X25Y28
   INT_L_X30Y27 -> INT_L_X30Y27
   INT_R_X21Y26 -> INT_R_X21Y26
   INT_L_X22Y26 -> INT_L_X22Y26
   INT_L_X22Y25 -> INT_L_X22Y25
East Dir 8x8 Area, Max Cong = 92.4632%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y26 -> INT_R_X23Y33
   INT_L_X16Y18 -> INT_R_X23Y25
West Dir 4x4 Area, Max Cong = 86.3051%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y26 -> INT_R_X27Y29

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.625
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.857143 Sparse Ratio: 1.4375
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 1.125

Phase 7 Route finalize | Checksum: 1981ffca9

Time (s): cpu = 00:25:35 ; elapsed = 00:10:58 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27697 ; free virtual = 223387

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1981ffca9

Time (s): cpu = 00:25:35 ; elapsed = 00:10:58 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27702 ; free virtual = 223392

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c2e2b903

Time (s): cpu = 00:25:37 ; elapsed = 00:11:00 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27680 ; free virtual = 223370

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.224 | TNS=-11196.228| WHS=0.082  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1c2e2b903

Time (s): cpu = 00:25:37 ; elapsed = 00:11:01 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27671 ; free virtual = 223361
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:25:37 ; elapsed = 00:11:01 . Memory (MB): peak = 3191.465 ; gain = 136.105 ; free physical = 27724 ; free virtual = 223414

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:25:43 ; elapsed = 00:11:09 . Memory (MB): peak = 3191.465 ; gain = 244.531 ; free physical = 27727 ; free virtual = 223417
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri Dec  2 03:20:59 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : jacobi_1d_imper
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 19120 |     0 |    101400 | 18.86 |
|   LUT as Logic             | 19084 |     0 |    101400 | 18.82 |
|   LUT as Memory            |    36 |     0 |     35000 |  0.10 |
|     LUT as Distributed RAM |    36 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4335 |     0 |    202800 |  2.14 |
|   Register as Flip Flop    |  4335 |     0 |    202800 |  2.14 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1245 |     0 |     50700 |  2.46 |
| F8 Muxes                   |   105 |     0 |     25350 |  0.41 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 61    |          Yes |           - |          Set |
| 601   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3673  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  5667 |     0 |     25350 | 22.36 |
|   SLICEL                                   |  3740 |     0 |           |       |
|   SLICEM                                   |  1927 |     0 |           |       |
| LUT as Logic                               | 19084 |     0 |    101400 | 18.82 |
|   using O5 output only                     |     3 |       |           |       |
|   using O6 output only                     | 17537 |       |           |       |
|   using O5 and O6                          |  1544 |       |           |       |
| LUT as Memory                              |    36 |     0 |     35000 |  0.10 |
|   LUT as Distributed RAM                   |    36 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    36 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  4335 |     0 |    202800 |  2.14 |
|   Register driven from within the Slice    |  2366 |       |           |       |
|   Register driven from outside the Slice   |  1969 |       |           |       |
|     LUT in front of the register is unused |  1221 |       |           |       |
|     LUT in front of the register is used   |   748 |       |           |       |
| Unique Control Sets                        |   136 |       |     25350 |  0.54 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8510 |                 LUT |
| LUT4     | 5549 |                 LUT |
| LUT5     | 4859 |                 LUT |
| FDRE     | 3673 |        Flop & Latch |
| MUXF7    | 1245 |               MuxFx |
| LUT2     | 1216 |                 LUT |
| CARRY4   |  924 |          CarryLogic |
| FDCE     |  601 |        Flop & Latch |
| LUT3     |  445 |                 LUT |
| MUXF8    |  105 |               MuxFx |
| FDPE     |   61 |        Flop & Latch |
| RAMD32   |   54 |  Distributed Memory |
| LUT1     |   49 |                 LUT |
| RAMS32   |   18 |  Distributed Memory |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri Dec  2 03:21:00 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.224ns  (required time - arrival time)
  Source:                 Buffer_1/oehb1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_B/loadQ/addrQ_0_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.898ns (27.589%)  route 4.982ns (72.411%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 5.671 - 4.000 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4409, unset)         1.847     1.847    Buffer_1/oehb1/clk
    SLICE_X19Y5          FDCE                                         r  Buffer_1/oehb1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y5          FDCE (Prop_fdce_C_Q)         0.269     2.116 f  Buffer_1/oehb1/data_reg_reg[0]/Q
                         net (fo=9, routed)           0.290     2.406    add_33/dataOutArray[0][0]
    SLICE_X16Y5          LUT1 (Prop_lut1_I0_O)        0.053     2.459 r  add_33/end_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.459    add_33/end_out[3]_INST_0_i_2_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     2.756 r  add_33/end_out[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.756    add_33/end_out[3]_INST_0_i_1_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.816 r  add_33/end_out[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.816    add_33/end_out[7]_INST_0_i_1_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.876 r  add_33/end_out[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.876    add_33/end_out[11]_INST_0_i_1_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.936 r  add_33/end_out[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.936    add_33/end_out[15]_INST_0_i_1_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.996 r  add_33/end_out[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.996    add_33/end_out[19]_INST_0_i_1_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.056 r  add_33/end_out[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    add_33/end_out[23]_INST_0_i_1_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142     3.198 f  add_33/end_out[27]_INST_0_i_1/O[0]
                         net (fo=6, routed)           0.468     3.666    add_33/add_33_dataOutArray_0[24]
    SLICE_X17Y11         LUT2 (Prop_lut2_I0_O)        0.153     3.819 r  add_33/end_valid_INST_0_i_13/O
                         net (fo=1, routed)           0.000     3.819    icmp_34/data_reg_reg[0][0]
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.132 r  icmp_34/end_valid_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.663     4.795    Buffer_13/fifo/dataOutArray[0][0]
    SLICE_X16Y15         LUT6 (Prop_lut6_I2_O)        0.053     4.848 f  Buffer_13/fifo/full_reg_i_3__6/O
                         net (fo=1, routed)           0.250     5.098    forkC_8/generateBlocks[4].regblock/full_reg_reg
    SLICE_X16Y17         LUT5 (Prop_lut5_I0_O)        0.053     5.151 f  forkC_8/generateBlocks[4].regblock/full_reg_i_2__7/O
                         net (fo=3, routed)           0.164     5.315    forkC_8/generateBlocks[4].regblock/reg_value_reg_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.053     5.368 r  forkC_8/generateBlocks[4].regblock/tail[3]_i_6/O
                         net (fo=12, routed)          0.475     5.843    c_LSQ_B/storeQ/io_bbpValids_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I0_O)        0.053     5.896 r  c_LSQ_B/storeQ/tail[3]_i_2__0/O
                         net (fo=25, routed)          0.599     6.495    c_LSQ_B/loadQ/GA_io_storePortsEnable_0
    SLICE_X21Y18         LUT3 (Prop_lut3_I2_O)        0.053     6.548 f  c_LSQ_B/loadQ/tail[3]_i_7/O
                         net (fo=24, routed)          0.602     7.150    c_LSQ_B/loadQ/loadQ_io_bbNumLoads
    SLICE_X24Y24         LUT6 (Prop_lut6_I4_O)        0.053     7.203 f  c_LSQ_B/loadQ/offsetQ_0[3]_i_1/O
                         net (fo=11, routed)          0.551     7.753    c_LSQ_B/loadQ/initBits_0_0
    SLICE_X24Y28         LUT3 (Prop_lut3_I2_O)        0.053     7.806 r  c_LSQ_B/loadQ/addrQ_0[31]_i_1/O
                         net (fo=32, routed)          0.920     8.727    c_LSQ_B/loadQ/addrQ_0
    SLICE_X42Y30         FDRE                                         r  c_LSQ_B/loadQ/addrQ_0_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4409, unset)         1.671     5.671    c_LSQ_B/loadQ/clk
    SLICE_X42Y30         FDRE                                         r  c_LSQ_B/loadQ/addrQ_0_reg[31]/C
                         clock pessimism              0.086     5.757    
                         clock uncertainty           -0.035     5.722    
    SLICE_X42Y30         FDRE (Setup_fdre_C_CE)      -0.219     5.503    c_LSQ_B/loadQ/addrQ_0_reg[31]
  -------------------------------------------------------------------
                         required time                          5.503    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 -3.224    




INFO: [Common 17-206] Exiting Vivado at Fri Dec  2 03:21:01 2022...
