

================================================================
== Vivado HLS Report for 'kernel2'
================================================================
* Date:           Sat May  8 01:18:01 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel2
* Solution:       test
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.580 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099| 40.990 us | 40.990 us |  4099|  4099|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |     4097|     4097|        18|          4|          1|  1021|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      4|       -|       -|    -|
|Expression       |        -|      3|       0|     166|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|    1191|     829|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     218|    -|
|Register         |        0|      -|     860|     160|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      7|    2051|    1373|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|       1|       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |kernel2_urem_10nsbkb_U1  |kernel2_urem_10nsbkb  |        0|      0|  282|  194|    0|
    |kernel2_urem_10nsbkb_U2  |kernel2_urem_10nsbkb  |        0|      0|  282|  194|    0|
    |kernel2_urem_10nsbkb_U3  |kernel2_urem_10nsbkb  |        0|      0|  282|  194|    0|
    |kernel2_urem_11nscud_U4  |kernel2_urem_11nscud  |        0|      0|  345|  247|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0| 1191|  829|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |kernel2_mul_mul_1dEe_U5  |kernel2_mul_mul_1dEe  |  i0 * i1  |
    |kernel2_mul_mul_1dEe_U6  |kernel2_mul_mul_1dEe  |  i0 * i1  |
    |kernel2_mul_mul_1dEe_U7  |kernel2_mul_mul_1dEe  |  i0 * i1  |
    |kernel2_mul_mul_1eOg_U8  |kernel2_mul_mul_1eOg  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln7_fu_373_p2    |     *    |      3|  0|  21|          32|          32|
    |add_ln7_1_fu_248_p2  |     +    |      0|  0|  17|           3|          10|
    |add_ln7_2_fu_260_p2  |     +    |      0|  0|  17|           3|          10|
    |add_ln7_3_fu_379_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln7_fu_271_p2    |     +    |      0|  0|  17|           2|          10|
    |i_fu_288_p2          |     +    |      0|  0|  18|          11|           1|
    |ap_condition_206     |    and   |      0|  0|   6|           1|           1|
    |ap_condition_220     |    and   |      0|  0|   6|           1|           1|
    |ap_condition_234     |    and   |      0|  0|   6|           1|           1|
    |icmp_ln6_fu_238_p2   |   icmp   |      0|  0|  13|          11|          12|
    |ap_enable_pp0        |    xor   |      0|  0|   6|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 166|          98|         112|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter4                 |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_197_p4            |   9|          2|   11|         22|
    |ap_phi_reg_pp0_iter4_phi_ln7_1_reg_205  |  21|          4|   32|        128|
    |ap_phi_reg_pp0_iter4_phi_ln7_2_reg_216  |  21|          4|   32|        128|
    |ap_phi_reg_pp0_iter4_phi_ln7_reg_227    |  21|          4|   32|        128|
    |array_0_address0                        |  15|          3|    9|         27|
    |array_0_address1                        |  15|          3|    9|         27|
    |array_1_address0                        |  15|          3|    9|         27|
    |array_1_address1                        |  15|          3|    9|         27|
    |array_2_address0                        |  15|          3|    9|         27|
    |array_2_address1                        |  15|          3|    9|         27|
    |i_0_reg_193                             |   9|          2|   11|         22|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 218|         43|  174|        599|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln7_1_reg_435                       |  10|   0|   10|          0|
    |add_ln7_2_reg_441                       |  10|   0|   10|          0|
    |add_ln7_reg_447                         |  10|   0|   10|          0|
    |ap_CS_fsm                               |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln7_1_reg_205  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln7_2_reg_216  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln7_reg_227    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln7_1_reg_205  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln7_2_reg_216  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln7_reg_227    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln7_1_reg_205  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln7_2_reg_216  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln7_reg_227    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln7_1_reg_205  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln7_2_reg_216  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln7_reg_227    |  32|   0|   32|          0|
    |i_0_reg_193                             |  11|   0|   11|          0|
    |i_reg_453                               |  11|   0|   11|          0|
    |icmp_ln6_reg_425                        |   1|   0|    1|          0|
    |mul_ln7_reg_580                         |  32|   0|   32|          0|
    |trunc_ln7_1_reg_511                     |   3|   0|    3|          0|
    |trunc_ln7_2_reg_463                     |   3|   0|    3|          0|
    |trunc_ln7_3_reg_492                     |   3|   0|    3|          0|
    |trunc_ln7_reg_429                       |  10|   0|   10|          0|
    |udiv_ln7_1_reg_458                      |  10|   0|   10|          0|
    |udiv_ln7_2_reg_467                      |  10|   0|   10|          0|
    |udiv_ln7_3_reg_560                      |  11|   0|   11|          0|
    |udiv_ln7_reg_472                        |  10|   0|   10|          0|
    |add_ln7_1_reg_435                       |  64|  32|   10|          0|
    |add_ln7_2_reg_441                       |  64|  32|   10|          0|
    |add_ln7_reg_447                         |  64|  32|   10|          0|
    |i_0_reg_193                             |  64|  32|   11|          0|
    |icmp_ln6_reg_425                        |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 860| 160|  582|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    kernel2   | return value |
|array_0_address0  | out |    9|  ap_memory |    array_0   |     array    |
|array_0_ce0       | out |    1|  ap_memory |    array_0   |     array    |
|array_0_we0       | out |    1|  ap_memory |    array_0   |     array    |
|array_0_d0        | out |   32|  ap_memory |    array_0   |     array    |
|array_0_q0        |  in |   32|  ap_memory |    array_0   |     array    |
|array_0_address1  | out |    9|  ap_memory |    array_0   |     array    |
|array_0_ce1       | out |    1|  ap_memory |    array_0   |     array    |
|array_0_q1        |  in |   32|  ap_memory |    array_0   |     array    |
|array_1_address0  | out |    9|  ap_memory |    array_1   |     array    |
|array_1_ce0       | out |    1|  ap_memory |    array_1   |     array    |
|array_1_we0       | out |    1|  ap_memory |    array_1   |     array    |
|array_1_d0        | out |   32|  ap_memory |    array_1   |     array    |
|array_1_q0        |  in |   32|  ap_memory |    array_1   |     array    |
|array_1_address1  | out |    9|  ap_memory |    array_1   |     array    |
|array_1_ce1       | out |    1|  ap_memory |    array_1   |     array    |
|array_1_q1        |  in |   32|  ap_memory |    array_1   |     array    |
|array_2_address0  | out |    9|  ap_memory |    array_2   |     array    |
|array_2_ce0       | out |    1|  ap_memory |    array_2   |     array    |
|array_2_we0       | out |    1|  ap_memory |    array_2   |     array    |
|array_2_d0        | out |   32|  ap_memory |    array_2   |     array    |
|array_2_q0        |  in |   32|  ap_memory |    array_2   |     array    |
|array_2_address1  | out |    9|  ap_memory |    array_2   |     array    |
|array_2_ce1       | out |    1|  ap_memory |    array_2   |     array    |
|array_2_q1        |  in |   32|  ap_memory |    array_2   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 4, D = 18, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 20 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([341 x i32]* %array_2), !map !7"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([341 x i32]* %array_1), !map !13"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([342 x i32]* %array_0), !map !19"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel2_str) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.06ns)   --->   "br label %1" [kernel2.cpp:6]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 3, %0 ], [ %i, %loop_end ]"   --->   Operation 26 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.32ns)   --->   "%icmp_ln6 = icmp eq i11 %i_0, -1024" [kernel2.cpp:6]   --->   Operation 27 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1021, i64 1021, i64 1021) nounwind"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %5, label %loop_begin" [kernel2.cpp:6]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i11 %i_0 to i10" [kernel2.cpp:7]   --->   Operation 30 'trunc' 'trunc_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.41ns)   --->   "%add_ln7_1 = add i10 -2, %trunc_ln7" [kernel2.cpp:7]   --->   Operation 31 'add' 'add_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [14/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 32 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.38>
ST_3 : Operation 33 [13/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 33 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.41ns)   --->   "%add_ln7_2 = add i10 -3, %trunc_ln7" [kernel2.cpp:7]   --->   Operation 34 'add' 'add_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [14/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 35 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.38>
ST_4 : Operation 36 [1/1] (1.41ns)   --->   "%add_ln7 = add i10 -1, %trunc_ln7" [kernel2.cpp:7]   --->   Operation 36 'add' 'add_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [14/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 37 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [12/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 38 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [13/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 39 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.03>
ST_5 : Operation 40 [13/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 40 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [11/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 41 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [12/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 42 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [15/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 43 'urem' 'urem_ln7_3' <Predicate = (!icmp_ln6)> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.42ns)   --->   "%i = add i11 %i_0, 1" [kernel2.cpp:6]   --->   Operation 44 'add' 'i' <Predicate = (!icmp_ln6)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.03>
ST_6 : Operation 45 [12/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 45 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [10/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 46 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [11/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 47 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [14/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 48 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.03>
ST_7 : Operation 49 [11/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 49 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [9/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 50 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [10/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 51 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [13/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 52 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.03>
ST_8 : Operation 53 [10/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 53 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [8/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 54 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [9/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 55 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [12/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 56 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.03>
ST_9 : Operation 57 [9/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 57 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [7/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 58 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [8/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 59 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [11/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 60 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.03>
ST_10 : Operation 61 [8/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 61 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [6/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 62 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [7/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 63 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [10/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 64 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.03>
ST_11 : Operation 65 [7/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 65 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [5/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 66 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [6/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 67 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [9/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 68 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.03>
ST_12 : Operation 69 [6/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 69 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [4/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 70 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [5/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 71 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [8/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 72 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.03>
ST_13 : Operation 73 [5/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 73 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [3/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 74 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [4/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 75 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [7/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 76 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.79>
ST_14 : Operation 77 [4/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 77 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 78 [2/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 78 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln7_5 = zext i10 %add_ln7_1 to i22" [kernel2.cpp:7]   --->   Operation 79 'zext' 'zext_ln7_5' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln7_2 = mul i22 1366, %zext_ln7_5" [kernel2.cpp:7]   --->   Operation 80 'mul' 'mul_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%udiv_ln7_1 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln7_2, i32 12, i32 21)" [kernel2.cpp:7]   --->   Operation 81 'partselect' 'udiv_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_14 : Operation 82 [3/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 82 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [6/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 83 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.79>
ST_15 : Operation 84 [3/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 84 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 85 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln7_2 = trunc i10 %urem_ln7_1 to i3" [kernel2.cpp:7]   --->   Operation 86 'trunc' 'trunc_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.86ns)   --->   "switch i3 %trunc_ln7_2, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]" [kernel2.cpp:7]   --->   Operation 87 'switch' <Predicate = (!icmp_ln6)> <Delay = 0.86>
ST_15 : Operation 88 [2/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 88 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln7_6 = zext i10 %add_ln7_2 to i22" [kernel2.cpp:7]   --->   Operation 89 'zext' 'zext_ln7_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln7_3 = mul i22 1366, %zext_ln7_6" [kernel2.cpp:7]   --->   Operation 90 'mul' 'mul_ln7_3' <Predicate = (!icmp_ln6)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%udiv_ln7_2 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln7_3, i32 12, i32 21)" [kernel2.cpp:7]   --->   Operation 91 'partselect' 'udiv_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_15 : Operation 92 [5/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 92 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.79>
ST_16 : Operation 93 [2/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 93 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln7_4 = zext i10 %add_ln7 to i22" [kernel2.cpp:7]   --->   Operation 94 'zext' 'zext_ln7_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln7_1 = mul i22 1366, %zext_ln7_4" [kernel2.cpp:7]   --->   Operation 95 'mul' 'mul_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%udiv_ln7 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln7_1, i32 12, i32 21)" [kernel2.cpp:7]   --->   Operation 96 'partselect' 'udiv_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i10 %udiv_ln7_1 to i64" [kernel2.cpp:7]   --->   Operation 97 'zext' 'zext_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%array_0_addr_1 = getelementptr [342 x i32]* %array_0, i64 0, i64 %zext_ln7_1" [kernel2.cpp:7]   --->   Operation 98 'getelementptr' 'array_0_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%array_1_addr_1 = getelementptr [341 x i32]* %array_1, i64 0, i64 %zext_ln7_1" [kernel2.cpp:7]   --->   Operation 99 'getelementptr' 'array_1_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%array_2_addr_1 = getelementptr [341 x i32]* %array_2, i64 0, i64 %zext_ln7_1" [kernel2.cpp:7]   --->   Operation 100 'getelementptr' 'array_2_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 101 [2/2] (2.66ns)   --->   "%array_1_load_1 = load i32* %array_1_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 101 'load' 'array_1_load_1' <Predicate = (!icmp_ln6 & trunc_ln7_2 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_16 : Operation 102 [2/2] (2.66ns)   --->   "%array_0_load_1 = load i32* %array_0_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 102 'load' 'array_0_load_1' <Predicate = (!icmp_ln6 & trunc_ln7_2 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_16 : Operation 103 [2/2] (2.66ns)   --->   "%array_2_load_1 = load i32* %array_2_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 103 'load' 'array_2_load_1' <Predicate = (!icmp_ln6 & trunc_ln7_2 != 0 & trunc_ln7_2 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_16 : Operation 104 [1/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 104 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln7_3 = trunc i10 %urem_ln7_2 to i3" [kernel2.cpp:7]   --->   Operation 105 'trunc' 'trunc_ln7_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln7_2 = zext i10 %udiv_ln7_2 to i64" [kernel2.cpp:7]   --->   Operation 106 'zext' 'zext_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%array_0_addr_2 = getelementptr [342 x i32]* %array_0, i64 0, i64 %zext_ln7_2" [kernel2.cpp:7]   --->   Operation 107 'getelementptr' 'array_0_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%array_1_addr_2 = getelementptr [341 x i32]* %array_1, i64 0, i64 %zext_ln7_2" [kernel2.cpp:7]   --->   Operation 108 'getelementptr' 'array_1_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%array_2_addr_2 = getelementptr [341 x i32]* %array_2, i64 0, i64 %zext_ln7_2" [kernel2.cpp:7]   --->   Operation 109 'getelementptr' 'array_2_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.86ns)   --->   "switch i3 %trunc_ln7_3, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]" [kernel2.cpp:7]   --->   Operation 110 'switch' <Predicate = (!icmp_ln6)> <Delay = 0.86>
ST_16 : Operation 111 [2/2] (2.66ns)   --->   "%array_1_load_2 = load i32* %array_1_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 111 'load' 'array_1_load_2' <Predicate = (!icmp_ln6 & trunc_ln7_3 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_16 : Operation 112 [2/2] (2.66ns)   --->   "%array_0_load_2 = load i32* %array_0_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 112 'load' 'array_0_load_2' <Predicate = (!icmp_ln6 & trunc_ln7_3 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_16 : Operation 113 [2/2] (2.66ns)   --->   "%array_2_load_2 = load i32* %array_2_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 113 'load' 'array_2_load_2' <Predicate = (!icmp_ln6 & trunc_ln7_3 != 0 & trunc_ln7_3 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_16 : Operation 114 [4/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 114 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.79>
ST_17 : Operation 115 [1/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 115 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i10 %urem_ln7 to i3" [kernel2.cpp:7]   --->   Operation 116 'trunc' 'trunc_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i10 %udiv_ln7 to i64" [kernel2.cpp:7]   --->   Operation 117 'zext' 'zext_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%array_0_addr = getelementptr [342 x i32]* %array_0, i64 0, i64 %zext_ln7" [kernel2.cpp:7]   --->   Operation 118 'getelementptr' 'array_0_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%array_1_addr = getelementptr [341 x i32]* %array_1, i64 0, i64 %zext_ln7" [kernel2.cpp:7]   --->   Operation 119 'getelementptr' 'array_1_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%array_2_addr = getelementptr [341 x i32]* %array_2, i64 0, i64 %zext_ln7" [kernel2.cpp:7]   --->   Operation 120 'getelementptr' 'array_2_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.86ns)   --->   "switch i3 %trunc_ln7_1, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]" [kernel2.cpp:7]   --->   Operation 121 'switch' <Predicate = (!icmp_ln6)> <Delay = 0.86>
ST_17 : Operation 122 [2/2] (2.66ns)   --->   "%array_1_load = load i32* %array_1_addr, align 4" [kernel2.cpp:7]   --->   Operation 122 'load' 'array_1_load' <Predicate = (!icmp_ln6 & trunc_ln7_1 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 123 [2/2] (2.66ns)   --->   "%array_0_load = load i32* %array_0_addr, align 4" [kernel2.cpp:7]   --->   Operation 123 'load' 'array_0_load' <Predicate = (!icmp_ln6 & trunc_ln7_1 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 124 [2/2] (2.66ns)   --->   "%array_2_load = load i32* %array_2_addr, align 4" [kernel2.cpp:7]   --->   Operation 124 'load' 'array_2_load' <Predicate = (!icmp_ln6 & trunc_ln7_1 != 0 & trunc_ln7_1 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 125 [1/2] (2.66ns)   --->   "%array_1_load_1 = load i32* %array_1_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 125 'load' 'array_1_load_1' <Predicate = (!icmp_ln6 & trunc_ln7_2 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 126 [1/1] (1.12ns)   --->   "br label %3" [kernel2.cpp:7]   --->   Operation 126 'br' <Predicate = (!icmp_ln6 & trunc_ln7_2 == 1)> <Delay = 1.12>
ST_17 : Operation 127 [1/2] (2.66ns)   --->   "%array_0_load_1 = load i32* %array_0_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 127 'load' 'array_0_load_1' <Predicate = (!icmp_ln6 & trunc_ln7_2 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 128 [1/1] (1.12ns)   --->   "br label %3" [kernel2.cpp:7]   --->   Operation 128 'br' <Predicate = (!icmp_ln6 & trunc_ln7_2 == 0)> <Delay = 1.12>
ST_17 : Operation 129 [1/2] (2.66ns)   --->   "%array_2_load_1 = load i32* %array_2_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 129 'load' 'array_2_load_1' <Predicate = (!icmp_ln6 & trunc_ln7_2 != 0 & trunc_ln7_2 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 130 [1/1] (1.12ns)   --->   "br label %3" [kernel2.cpp:7]   --->   Operation 130 'br' <Predicate = (!icmp_ln6 & trunc_ln7_2 != 0 & trunc_ln7_2 != 1)> <Delay = 1.12>
ST_17 : Operation 131 [1/2] (2.66ns)   --->   "%array_1_load_2 = load i32* %array_1_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 131 'load' 'array_1_load_2' <Predicate = (!icmp_ln6 & trunc_ln7_3 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 132 [1/1] (1.12ns)   --->   "br label %4" [kernel2.cpp:7]   --->   Operation 132 'br' <Predicate = (!icmp_ln6 & trunc_ln7_3 == 1)> <Delay = 1.12>
ST_17 : Operation 133 [1/2] (2.66ns)   --->   "%array_0_load_2 = load i32* %array_0_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 133 'load' 'array_0_load_2' <Predicate = (!icmp_ln6 & trunc_ln7_3 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 134 [1/1] (1.12ns)   --->   "br label %4" [kernel2.cpp:7]   --->   Operation 134 'br' <Predicate = (!icmp_ln6 & trunc_ln7_3 == 0)> <Delay = 1.12>
ST_17 : Operation 135 [1/2] (2.66ns)   --->   "%array_2_load_2 = load i32* %array_2_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 135 'load' 'array_2_load_2' <Predicate = (!icmp_ln6 & trunc_ln7_3 != 0 & trunc_ln7_3 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 136 [1/1] (1.12ns)   --->   "br label %4" [kernel2.cpp:7]   --->   Operation 136 'br' <Predicate = (!icmp_ln6 & trunc_ln7_3 != 0 & trunc_ln7_3 != 1)> <Delay = 1.12>
ST_17 : Operation 137 [3/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 137 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln7_7 = zext i11 %i_0 to i24" [kernel2.cpp:7]   --->   Operation 138 'zext' 'zext_ln7_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln7_4 = mul i24 2731, %zext_ln7_7" [kernel2.cpp:7]   --->   Operation 139 'mul' 'mul_ln7_4' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%udiv_ln7_3 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %mul_ln7_4, i32 13, i32 23)" [kernel2.cpp:7]   --->   Operation 140 'partselect' 'udiv_ln7_3' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.58>
ST_18 : Operation 141 [1/2] (2.66ns)   --->   "%array_1_load = load i32* %array_1_addr, align 4" [kernel2.cpp:7]   --->   Operation 141 'load' 'array_1_load' <Predicate = (!icmp_ln6 & trunc_ln7_1 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_18 : Operation 142 [1/1] (1.12ns)   --->   "br label %2" [kernel2.cpp:7]   --->   Operation 142 'br' <Predicate = (!icmp_ln6 & trunc_ln7_1 == 1)> <Delay = 1.12>
ST_18 : Operation 143 [1/2] (2.66ns)   --->   "%array_0_load = load i32* %array_0_addr, align 4" [kernel2.cpp:7]   --->   Operation 143 'load' 'array_0_load' <Predicate = (!icmp_ln6 & trunc_ln7_1 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_18 : Operation 144 [1/1] (1.12ns)   --->   "br label %2" [kernel2.cpp:7]   --->   Operation 144 'br' <Predicate = (!icmp_ln6 & trunc_ln7_1 == 0)> <Delay = 1.12>
ST_18 : Operation 145 [1/2] (2.66ns)   --->   "%array_2_load = load i32* %array_2_addr, align 4" [kernel2.cpp:7]   --->   Operation 145 'load' 'array_2_load' <Predicate = (!icmp_ln6 & trunc_ln7_1 != 0 & trunc_ln7_1 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_18 : Operation 146 [1/1] (1.12ns)   --->   "br label %2" [kernel2.cpp:7]   --->   Operation 146 'br' <Predicate = (!icmp_ln6 & trunc_ln7_1 != 0 & trunc_ln7_1 != 1)> <Delay = 1.12>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%phi_ln7_1 = phi i32 [ %array_0_load_1, %branch6 ], [ %array_1_load_1, %branch7 ], [ %array_2_load_1, %branch8 ]" [kernel2.cpp:7]   --->   Operation 147 'phi' 'phi_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%phi_ln7_2 = phi i32 [ %array_0_load_2, %branch3 ], [ %array_1_load_2, %branch4 ], [ %array_2_load_2, %branch5 ]" [kernel2.cpp:7]   --->   Operation 148 'phi' 'phi_ln7_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (6.58ns)   --->   "%mul_ln7 = mul nsw i32 %phi_ln7_2, %phi_ln7_1" [kernel2.cpp:7]   --->   Operation 149 'mul' 'mul_ln7' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [2/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 150 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.44>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str2) nounwind" [kernel2.cpp:7]   --->   Operation 151 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str2) nounwind" [kernel2.cpp:7]   --->   Operation 152 'specregionbegin' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel2.cpp:7]   --->   Operation 153 'specpipeline' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%phi_ln7 = phi i32 [ %array_0_load, %branch9 ], [ %array_1_load, %branch10 ], [ %array_2_load, %branch11 ]" [kernel2.cpp:7]   --->   Operation 154 'phi' 'phi_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (1.78ns)   --->   "%add_ln7_3 = add nsw i32 %mul_ln7, %phi_ln7" [kernel2.cpp:7]   --->   Operation 155 'add' 'add_ln7_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 156 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln7_4 = trunc i11 %urem_ln7_3 to i3" [kernel2.cpp:7]   --->   Operation 157 'trunc' 'trunc_ln7_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln7_3 = zext i11 %udiv_ln7_3 to i64" [kernel2.cpp:7]   --->   Operation 158 'zext' 'zext_ln7_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%array_0_addr_3 = getelementptr [342 x i32]* %array_0, i64 0, i64 %zext_ln7_3" [kernel2.cpp:7]   --->   Operation 159 'getelementptr' 'array_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%array_1_addr_3 = getelementptr [341 x i32]* %array_1, i64 0, i64 %zext_ln7_3" [kernel2.cpp:7]   --->   Operation 160 'getelementptr' 'array_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%array_2_addr_3 = getelementptr [341 x i32]* %array_2, i64 0, i64 %zext_ln7_3" [kernel2.cpp:7]   --->   Operation 161 'getelementptr' 'array_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 162 [1/1] (0.86ns)   --->   "switch i3 %trunc_ln7_4, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [kernel2.cpp:7]   --->   Operation 162 'switch' <Predicate = true> <Delay = 0.86>
ST_19 : Operation 163 [1/1] (2.66ns)   --->   "store i32 %add_ln7_3, i32* %array_1_addr_3, align 4" [kernel2.cpp:7]   --->   Operation 163 'store' <Predicate = (trunc_ln7_4 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "br label %loop_end" [kernel2.cpp:7]   --->   Operation 164 'br' <Predicate = (trunc_ln7_4 == 1)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (2.66ns)   --->   "store i32 %add_ln7_3, i32* %array_0_addr_3, align 4" [kernel2.cpp:7]   --->   Operation 165 'store' <Predicate = (trunc_ln7_4 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "br label %loop_end" [kernel2.cpp:7]   --->   Operation 166 'br' <Predicate = (trunc_ln7_4 == 0)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (2.66ns)   --->   "store i32 %add_ln7_3, i32* %array_2_addr_3, align 4" [kernel2.cpp:7]   --->   Operation 167 'store' <Predicate = (trunc_ln7_4 != 0 & trunc_ln7_4 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "br label %loop_end" [kernel2.cpp:7]   --->   Operation 168 'br' <Predicate = (trunc_ln7_4 != 0 & trunc_ln7_4 != 1)> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str2, i32 %tmp) nounwind" [kernel2.cpp:7]   --->   Operation 169 'specregionend' 'empty_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "br label %1" [kernel2.cpp:6]   --->   Operation 170 'br' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "ret void" [kernel2.cpp:8]   --->   Operation 171 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ array_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ array_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000]
br_ln6            (br               ) [ 011111111111111111110]
i_0               (phi              ) [ 001111111111111111110]
icmp_ln6          (icmp             ) [ 001111111111111111110]
empty             (speclooptripcount) [ 000000000000000000000]
br_ln6            (br               ) [ 000000000000000000000]
trunc_ln7         (trunc            ) [ 000110000000000000000]
add_ln7_1         (add              ) [ 001111111111111100000]
add_ln7_2         (add              ) [ 001111111111111110000]
add_ln7           (add              ) [ 001111111111111111000]
i                 (add              ) [ 011111111111111111110]
zext_ln7_5        (zext             ) [ 000000000000000000000]
mul_ln7_2         (mul              ) [ 000000000000000000000]
udiv_ln7_1        (partselect       ) [ 000110000000000110000]
urem_ln7_1        (urem             ) [ 000000000000000000000]
trunc_ln7_2       (trunc            ) [ 001111000000000011110]
switch_ln7        (switch           ) [ 000000000000000000000]
zext_ln7_6        (zext             ) [ 000000000000000000000]
mul_ln7_3         (mul              ) [ 000000000000000000000]
udiv_ln7_2        (partselect       ) [ 000010000000000010000]
zext_ln7_4        (zext             ) [ 000000000000000000000]
mul_ln7_1         (mul              ) [ 000000000000000000000]
udiv_ln7          (partselect       ) [ 000001000000000001000]
zext_ln7_1        (zext             ) [ 000000000000000000000]
array_0_addr_1    (getelementptr    ) [ 000001000000000001000]
array_1_addr_1    (getelementptr    ) [ 000001000000000001000]
array_2_addr_1    (getelementptr    ) [ 000001000000000001000]
urem_ln7_2        (urem             ) [ 000000000000000000000]
trunc_ln7_3       (trunc            ) [ 001111111111111111110]
zext_ln7_2        (zext             ) [ 000000000000000000000]
array_0_addr_2    (getelementptr    ) [ 000001000000000001000]
array_1_addr_2    (getelementptr    ) [ 000001000000000001000]
array_2_addr_2    (getelementptr    ) [ 000001000000000001000]
switch_ln7        (switch           ) [ 000000000000000000000]
urem_ln7          (urem             ) [ 000000000000000000000]
trunc_ln7_1       (trunc            ) [ 001111111111111111110]
zext_ln7          (zext             ) [ 000000000000000000000]
array_0_addr      (getelementptr    ) [ 001000000000000000100]
array_1_addr      (getelementptr    ) [ 001000000000000000100]
array_2_addr      (getelementptr    ) [ 001000000000000000100]
switch_ln7        (switch           ) [ 000000000000000000000]
array_1_load_1    (load             ) [ 001111111111111111110]
br_ln7            (br               ) [ 001111111111111111110]
array_0_load_1    (load             ) [ 001111111111111111110]
br_ln7            (br               ) [ 001111111111111111110]
array_2_load_1    (load             ) [ 001111111111111111110]
br_ln7            (br               ) [ 001111111111111111110]
array_1_load_2    (load             ) [ 001111111111111111110]
br_ln7            (br               ) [ 001111111111111111110]
array_0_load_2    (load             ) [ 001111111111111111110]
br_ln7            (br               ) [ 001111111111111111110]
array_2_load_2    (load             ) [ 001111111111111111110]
br_ln7            (br               ) [ 001111111111111111110]
zext_ln7_7        (zext             ) [ 000000000000000000000]
mul_ln7_4         (mul              ) [ 000000000000000000000]
udiv_ln7_3        (partselect       ) [ 001100000000000000110]
array_1_load      (load             ) [ 001111111111111111110]
br_ln7            (br               ) [ 001111111111111111110]
array_0_load      (load             ) [ 001111111111111111110]
br_ln7            (br               ) [ 001111111111111111110]
array_2_load      (load             ) [ 001111111111111111110]
br_ln7            (br               ) [ 001111111111111111110]
phi_ln7_1         (phi              ) [ 001000000000000000100]
phi_ln7_2         (phi              ) [ 001000000000000000100]
mul_ln7           (mul              ) [ 000100000000000000010]
specloopname_ln7  (specloopname     ) [ 000000000000000000000]
tmp               (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln7  (specpipeline     ) [ 000000000000000000000]
phi_ln7           (phi              ) [ 000100000000000000010]
add_ln7_3         (add              ) [ 000000000000000000000]
urem_ln7_3        (urem             ) [ 000000000000000000000]
trunc_ln7_4       (trunc            ) [ 001111111111111111110]
zext_ln7_3        (zext             ) [ 000000000000000000000]
array_0_addr_3    (getelementptr    ) [ 000000000000000000000]
array_1_addr_3    (getelementptr    ) [ 000000000000000000000]
array_2_addr_3    (getelementptr    ) [ 000000000000000000000]
switch_ln7        (switch           ) [ 000000000000000000000]
store_ln7         (store            ) [ 000000000000000000000]
br_ln7            (br               ) [ 000000000000000000000]
store_ln7         (store            ) [ 000000000000000000000]
br_ln7            (br               ) [ 000000000000000000000]
store_ln7         (store            ) [ 000000000000000000000]
br_ln7            (br               ) [ 000000000000000000000]
empty_6           (specregionend    ) [ 000000000000000000000]
br_ln6            (br               ) [ 011111111111111111110]
ret_ln8           (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="array_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="array_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel2_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="array_0_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_0_addr_1/16 "/>
</bind>
</comp>

<comp id="77" class="1004" name="array_1_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="10" slack="0"/>
<pin id="81" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_1_addr_1/16 "/>
</bind>
</comp>

<comp id="84" class="1004" name="array_2_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_2_addr_1/16 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="1"/>
<pin id="133" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="array_1_load_1/16 array_1_load_2/16 array_1_load/17 store_ln7/19 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
<pin id="138" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="array_0_load_1/16 array_0_load_2/16 array_0_load/17 store_ln7/19 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="141" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="1"/>
<pin id="143" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="array_2_load_1/16 array_2_load_2/16 array_2_load/17 store_ln7/19 "/>
</bind>
</comp>

<comp id="109" class="1004" name="array_0_addr_2_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="10" slack="0"/>
<pin id="113" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_0_addr_2/16 "/>
</bind>
</comp>

<comp id="116" class="1004" name="array_1_addr_2_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="10" slack="0"/>
<pin id="120" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_1_addr_2/16 "/>
</bind>
</comp>

<comp id="123" class="1004" name="array_2_addr_2_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="10" slack="0"/>
<pin id="127" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_2_addr_2/16 "/>
</bind>
</comp>

<comp id="145" class="1004" name="array_0_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="10" slack="0"/>
<pin id="149" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_0_addr/17 "/>
</bind>
</comp>

<comp id="152" class="1004" name="array_1_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_1_addr/17 "/>
</bind>
</comp>

<comp id="159" class="1004" name="array_2_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="0"/>
<pin id="163" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_2_addr/17 "/>
</bind>
</comp>

<comp id="169" class="1004" name="array_0_addr_3_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="11" slack="0"/>
<pin id="173" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_0_addr_3/19 "/>
</bind>
</comp>

<comp id="176" class="1004" name="array_1_addr_3_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="11" slack="0"/>
<pin id="180" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_1_addr_3/19 "/>
</bind>
</comp>

<comp id="183" class="1004" name="array_2_addr_3_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="11" slack="0"/>
<pin id="187" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_2_addr_3/19 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="1"/>
<pin id="195" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="11" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="phi_ln7_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln7_1 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="phi_ln7_1_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="32" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="4" bw="32" slack="1"/>
<pin id="214" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln7_1/18 "/>
</bind>
</comp>

<comp id="216" class="1005" name="phi_ln7_2_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln7_2 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="phi_ln7_2_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="32" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="4" bw="32" slack="1"/>
<pin id="225" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln7_2/18 "/>
</bind>
</comp>

<comp id="227" class="1005" name="phi_ln7_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="229" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln7 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="phi_ln7_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="32" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="4" bw="32" slack="1"/>
<pin id="236" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln7/19 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln6_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="11" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln7_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln7_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln7_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln7_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="1"/>
<pin id="263" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_2/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln7_2/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln7_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="2"/>
<pin id="274" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln7/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="3"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln7_3/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="3"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln7_5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="12"/>
<pin id="296" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_5/14 "/>
</bind>
</comp>

<comp id="297" class="1004" name="udiv_ln7_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="22" slack="0"/>
<pin id="300" dir="0" index="2" bw="5" slack="0"/>
<pin id="301" dir="0" index="3" bw="6" slack="0"/>
<pin id="302" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln7_1/14 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln7_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_2/15 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln7_6_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="12"/>
<pin id="312" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_6/15 "/>
</bind>
</comp>

<comp id="313" class="1004" name="udiv_ln7_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="22" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="0" index="3" bw="6" slack="0"/>
<pin id="318" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln7_2/15 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln7_4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="12"/>
<pin id="324" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_4/16 "/>
</bind>
</comp>

<comp id="325" class="1004" name="udiv_ln7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="22" slack="0"/>
<pin id="328" dir="0" index="2" bw="5" slack="0"/>
<pin id="329" dir="0" index="3" bw="6" slack="0"/>
<pin id="330" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln7/16 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln7_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="2"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_1/16 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln7_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_3/16 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln7_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_2/16 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln7_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_1/17 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln7_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/17 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln7_7_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="15"/>
<pin id="362" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_7/17 "/>
</bind>
</comp>

<comp id="364" class="1004" name="udiv_ln7_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="0" index="1" bw="24" slack="0"/>
<pin id="367" dir="0" index="2" bw="5" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="0"/>
<pin id="369" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln7_3/17 "/>
</bind>
</comp>

<comp id="373" class="1004" name="mul_ln7_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln7/18 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln7_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_3/19 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln7_4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_4/19 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln7_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="2"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_3/19 "/>
</bind>
</comp>

<comp id="397" class="1007" name="mul_ln7_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="22" slack="0"/>
<pin id="399" dir="0" index="1" bw="10" slack="0"/>
<pin id="400" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln7_2/14 "/>
</bind>
</comp>

<comp id="404" class="1007" name="mul_ln7_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="22" slack="0"/>
<pin id="406" dir="0" index="1" bw="10" slack="0"/>
<pin id="407" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln7_3/15 "/>
</bind>
</comp>

<comp id="411" class="1007" name="mul_ln7_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="22" slack="0"/>
<pin id="413" dir="0" index="1" bw="10" slack="0"/>
<pin id="414" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln7_1/16 "/>
</bind>
</comp>

<comp id="418" class="1007" name="mul_ln7_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="24" slack="0"/>
<pin id="420" dir="0" index="1" bw="11" slack="0"/>
<pin id="421" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln7_4/17 "/>
</bind>
</comp>

<comp id="425" class="1005" name="icmp_ln6_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="429" class="1005" name="trunc_ln7_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="1"/>
<pin id="431" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="435" class="1005" name="add_ln7_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="1"/>
<pin id="437" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln7_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="add_ln7_2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="1"/>
<pin id="443" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln7_2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="add_ln7_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="1"/>
<pin id="449" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="453" class="1005" name="i_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="11" slack="1"/>
<pin id="455" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="458" class="1005" name="udiv_ln7_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="2"/>
<pin id="460" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="udiv_ln7_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="trunc_ln7_2_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="1"/>
<pin id="465" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln7_2 "/>
</bind>
</comp>

<comp id="467" class="1005" name="udiv_ln7_2_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="1"/>
<pin id="469" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln7_2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="udiv_ln7_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="1"/>
<pin id="474" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln7 "/>
</bind>
</comp>

<comp id="477" class="1005" name="array_0_addr_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="1"/>
<pin id="479" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="array_0_addr_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="array_1_addr_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="1"/>
<pin id="484" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="array_1_addr_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="array_2_addr_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="9" slack="1"/>
<pin id="489" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="array_2_addr_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="trunc_ln7_3_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="1"/>
<pin id="494" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln7_3 "/>
</bind>
</comp>

<comp id="496" class="1005" name="array_0_addr_2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="1"/>
<pin id="498" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="array_0_addr_2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="array_1_addr_2_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="1"/>
<pin id="503" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="array_1_addr_2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="array_2_addr_2_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="1"/>
<pin id="508" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="array_2_addr_2 "/>
</bind>
</comp>

<comp id="511" class="1005" name="trunc_ln7_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="3" slack="1"/>
<pin id="513" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln7_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="array_0_addr_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="1"/>
<pin id="517" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="array_0_addr "/>
</bind>
</comp>

<comp id="520" class="1005" name="array_1_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="1"/>
<pin id="522" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="array_1_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="array_2_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="1"/>
<pin id="527" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="array_2_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="array_1_load_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_1_load_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="array_0_load_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_0_load_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="array_2_load_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_2_load_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="array_1_load_2_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_1_load_2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="array_0_load_2_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_0_load_2 "/>
</bind>
</comp>

<comp id="555" class="1005" name="array_2_load_2_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_2_load_2 "/>
</bind>
</comp>

<comp id="560" class="1005" name="udiv_ln7_3_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="2"/>
<pin id="562" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="udiv_ln7_3 "/>
</bind>
</comp>

<comp id="565" class="1005" name="array_1_load_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_1_load "/>
</bind>
</comp>

<comp id="570" class="1005" name="array_0_load_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_0_load "/>
</bind>
</comp>

<comp id="575" class="1005" name="array_2_load_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_2_load "/>
</bind>
</comp>

<comp id="580" class="1005" name="mul_ln7_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="42" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="42" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="77" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="70" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="84" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="116" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="139"><net_src comp="109" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="144"><net_src comp="123" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="152" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="167"><net_src comp="145" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="168"><net_src comp="159" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="176" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="191"><net_src comp="169" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="192"><net_src comp="183" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="242"><net_src comp="197" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="197" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="193" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="193" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="34" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="309"><net_src comp="254" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="34" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="337"><net_src comp="334" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="343"><net_src comp="265" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="353"><net_src comp="276" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="363"><net_src comp="193" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="46" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="377"><net_src comp="219" pin="6"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="208" pin="6"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="230" pin="6"/><net_sink comp="379" pin=1"/></net>

<net id="384"><net_src comp="379" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="385"><net_src comp="379" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="386"><net_src comp="379" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="390"><net_src comp="282" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="401"><net_src comp="30" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="294" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="397" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="408"><net_src comp="30" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="310" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="404" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="415"><net_src comp="30" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="322" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="411" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="422"><net_src comp="44" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="360" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="418" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="428"><net_src comp="238" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="244" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="438"><net_src comp="248" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="444"><net_src comp="260" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="450"><net_src comp="271" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="456"><net_src comp="288" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="461"><net_src comp="297" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="466"><net_src comp="306" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="313" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="475"><net_src comp="325" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="480"><net_src comp="70" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="485"><net_src comp="77" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="490"><net_src comp="84" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="495"><net_src comp="340" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="109" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="504"><net_src comp="116" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="509"><net_src comp="123" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="514"><net_src comp="350" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="145" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="523"><net_src comp="152" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="528"><net_src comp="159" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="533"><net_src comp="91" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="538"><net_src comp="97" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="543"><net_src comp="103" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="548"><net_src comp="91" pin="7"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="553"><net_src comp="97" pin="7"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="558"><net_src comp="103" pin="7"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="219" pin=4"/></net>

<net id="563"><net_src comp="364" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="568"><net_src comp="91" pin="7"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="573"><net_src comp="97" pin="7"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="578"><net_src comp="103" pin="7"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="583"><net_src comp="373" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="379" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_0 | {19 }
	Port: array_1 | {19 }
	Port: array_2 | {19 }
 - Input state : 
	Port: kernel2 : array_0 | {16 17 18 }
	Port: kernel2 : array_1 | {16 17 18 }
	Port: kernel2 : array_2 | {16 17 18 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		br_ln6 : 2
		trunc_ln7 : 1
		add_ln7_1 : 2
		urem_ln7_1 : 3
	State 3
		urem_ln7_2 : 1
	State 4
		urem_ln7 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		mul_ln7_2 : 1
		udiv_ln7_1 : 2
	State 15
		trunc_ln7_2 : 1
		switch_ln7 : 2
		mul_ln7_3 : 1
		udiv_ln7_2 : 2
	State 16
		mul_ln7_1 : 1
		udiv_ln7 : 2
		array_0_addr_1 : 1
		array_1_addr_1 : 1
		array_2_addr_1 : 1
		array_1_load_1 : 2
		array_0_load_1 : 2
		array_2_load_1 : 2
		trunc_ln7_3 : 1
		array_0_addr_2 : 1
		array_1_addr_2 : 1
		array_2_addr_2 : 1
		switch_ln7 : 2
		array_1_load_2 : 2
		array_0_load_2 : 2
		array_2_load_2 : 2
	State 17
		trunc_ln7_1 : 1
		array_0_addr : 1
		array_1_addr : 1
		array_2_addr : 1
		switch_ln7 : 2
		array_1_load : 2
		array_0_load : 2
		array_2_load : 2
		mul_ln7_4 : 1
		udiv_ln7_3 : 2
	State 18
		mul_ln7 : 1
	State 19
		add_ln7_3 : 1
		trunc_ln7_4 : 1
		array_0_addr_3 : 1
		array_1_addr_3 : 1
		array_2_addr_3 : 1
		switch_ln7 : 2
		store_ln7 : 2
		store_ln7 : 2
		store_ln7 : 2
		empty_6 : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_254     |    0    |   282   |   194   |
|   urem   |     grp_fu_265     |    0    |   282   |   194   |
|          |     grp_fu_276     |    0    |   282   |   194   |
|          |     grp_fu_282     |    0    |   345   |   247   |
|----------|--------------------|---------|---------|---------|
|          |  add_ln7_1_fu_248  |    0    |    0    |    17   |
|          |  add_ln7_2_fu_260  |    0    |    0    |    17   |
|    add   |   add_ln7_fu_271   |    0    |    0    |    17   |
|          |      i_fu_288      |    0    |    0    |    18   |
|          |  add_ln7_3_fu_379  |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |   mul_ln7_fu_373   |    3    |    0    |    21   |
|          |  mul_ln7_2_fu_397  |    1    |    0    |    0    |
|    mul   |  mul_ln7_3_fu_404  |    1    |    0    |    0    |
|          |  mul_ln7_1_fu_411  |    1    |    0    |    0    |
|          |  mul_ln7_4_fu_418  |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   icmp   |   icmp_ln6_fu_238  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |  trunc_ln7_fu_244  |    0    |    0    |    0    |
|          | trunc_ln7_2_fu_306 |    0    |    0    |    0    |
|   trunc  | trunc_ln7_3_fu_340 |    0    |    0    |    0    |
|          | trunc_ln7_1_fu_350 |    0    |    0    |    0    |
|          | trunc_ln7_4_fu_387 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln7_5_fu_294 |    0    |    0    |    0    |
|          |  zext_ln7_6_fu_310 |    0    |    0    |    0    |
|          |  zext_ln7_4_fu_322 |    0    |    0    |    0    |
|   zext   |  zext_ln7_1_fu_334 |    0    |    0    |    0    |
|          |  zext_ln7_2_fu_344 |    0    |    0    |    0    |
|          |   zext_ln7_fu_354  |    0    |    0    |    0    |
|          |  zext_ln7_7_fu_360 |    0    |    0    |    0    |
|          |  zext_ln7_3_fu_391 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  udiv_ln7_1_fu_297 |    0    |    0    |    0    |
|partselect|  udiv_ln7_2_fu_313 |    0    |    0    |    0    |
|          |   udiv_ln7_fu_325  |    0    |    0    |    0    |
|          |  udiv_ln7_3_fu_364 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    7    |   1191  |   971   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln7_1_reg_435  |   10   |
|   add_ln7_2_reg_441  |   10   |
|    add_ln7_reg_447   |   10   |
|array_0_addr_1_reg_477|    9   |
|array_0_addr_2_reg_496|    9   |
| array_0_addr_reg_515 |    9   |
|array_0_load_1_reg_535|   32   |
|array_0_load_2_reg_550|   32   |
| array_0_load_reg_570 |   32   |
|array_1_addr_1_reg_482|    9   |
|array_1_addr_2_reg_501|    9   |
| array_1_addr_reg_520 |    9   |
|array_1_load_1_reg_530|   32   |
|array_1_load_2_reg_545|   32   |
| array_1_load_reg_565 |   32   |
|array_2_addr_1_reg_487|    9   |
|array_2_addr_2_reg_506|    9   |
| array_2_addr_reg_525 |    9   |
|array_2_load_1_reg_540|   32   |
|array_2_load_2_reg_555|   32   |
| array_2_load_reg_575 |   32   |
|      i_0_reg_193     |   11   |
|       i_reg_453      |   11   |
|   icmp_ln6_reg_425   |    1   |
|    mul_ln7_reg_580   |   32   |
|   phi_ln7_1_reg_205  |   32   |
|   phi_ln7_2_reg_216  |   32   |
|    phi_ln7_reg_227   |   32   |
|  trunc_ln7_1_reg_511 |    3   |
|  trunc_ln7_2_reg_463 |    3   |
|  trunc_ln7_3_reg_492 |    3   |
|   trunc_ln7_reg_429  |   10   |
|  udiv_ln7_1_reg_458  |   10   |
|  udiv_ln7_2_reg_467  |   10   |
|  udiv_ln7_3_reg_560  |   11   |
|   udiv_ln7_reg_472   |   10   |
+----------------------+--------+
|         Total        |   610  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   3  |   9  |   27   ||    15   |
|  grp_access_fu_91 |  p2  |   4  |   0  |    0   ||    21   |
|  grp_access_fu_97 |  p0  |   3  |   9  |   27   ||    15   |
|  grp_access_fu_97 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_103 |  p0  |   3  |   9  |   27   ||    15   |
| grp_access_fu_103 |  p2  |   4  |   0  |    0   ||    21   |
|    i_0_reg_193    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_254    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_265    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_276    |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   163  || 11.2265 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |  1191  |   971  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   144  |
|  Register |    -   |    -   |   610  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   11   |  1801  |  1115  |
+-----------+--------+--------+--------+--------+
