/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:4.1-18.10" *)
module top(data, addr);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  (* src = "dut.sv:6.13-6.17" *)
  input [4:0] addr;
  wire [4:0] addr;
  (* src = "dut.sv:5.14-5.18" *)
  output [3:0] data;
  wire [3:0] data;
  \$_NOR_  _18_ (
    .A(addr[0]),
    .B(addr[1]),
    .Y(_17_)
  );
  \$_OR_  _19_ (
    .A(addr[3]),
    .B(addr[2]),
    .Y(_00_)
  );
  \$_ANDNOT_  _20_ (
    .A(_17_),
    .B(_00_),
    .Y(_01_)
  );
  \$_ORNOT_  _21_ (
    .A(addr[0]),
    .B(addr[1]),
    .Y(_02_)
  );
  \$_NOR_  _22_ (
    .A(_02_),
    .B(_00_),
    .Y(_03_)
  );
  \$_MUX_  _23_ (
    .A(_03_),
    .B(_01_),
    .S(addr[4]),
    .Y(_04_)
  );
  \$_NOT_  _24_ (
    .A(addr[4]),
    .Y(_05_)
  );
  \$_ORNOT_  _25_ (
    .A(addr[1]),
    .B(addr[0]),
    .Y(_06_)
  );
  \$_OR_  _26_ (
    .A(_06_),
    .B(_00_),
    .Y(_07_)
  );
  \$_ANDNOT_  _27_ (
    .A(_05_),
    .B(_07_),
    .Y(_08_)
  );
  \$_NAND_  _28_ (
    .A(addr[0]),
    .B(addr[1]),
    .Y(_09_)
  );
  \$_NAND_  _29_ (
    .A(addr[3]),
    .B(addr[2]),
    .Y(_10_)
  );
  \$_OR_  _30_ (
    .A(_10_),
    .B(_09_),
    .Y(_11_)
  );
  \$_ANDNOT_  _31_ (
    .A(_05_),
    .B(_11_),
    .Y(_12_)
  );
  \$_ANDNOT_  _32_ (
    .A(_01_),
    .B(addr[4]),
    .Y(data[2])
  );
  \$_OR_  _33_ (
    .A(_08_),
    .B(_04_),
    .Y(data[0])
  );
  \$_OR_  _34_ (
    .A(_12_),
    .B(_04_),
    .Y(_13_)
  );
  \$_OR_  _35_ (
    .A(data[2]),
    .B(_08_),
    .Y(_14_)
  );
  \$_OR_  _36_ (
    .A(_14_),
    .B(_13_),
    .Y(_15_)
  );
  \$_NOR_  _37_ (
    .A(_12_),
    .B(_08_),
    .Y(_16_)
  );
  \$_ANDNOT_  _38_ (
    .A(_15_),
    .B(_16_),
    .Y(data[3])
  );
  assign data[1] = 1'h0;
endmodule
