/// Complete Register Map for ESP32
/// Generated by Alloy Code Generator from CMSIS-SVD
///
/// Device:  ESP32
/// Vendor:  ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
/// Family:  esp32
/// CPU:     Xtensa LX6
///
/// This is the main convenience header that includes all generated
/// register definitions, bit fields, enumerations, and utilities.
///
/// Usage:
///   #include <hal/espressif/esp32/esp32/register_map.hpp>
///
///   using namespace alloy::hal::espressif::esp32::esp32;
///
///   // Access registers
///   rcc::RCC->CR = rcc::cr::HSEON::set(rcc::RCC->CR);
///
/// DO NOT EDIT - Regenerate if SVD file changes

#pragma once

// ============================================================================
// Core utilities
// ============================================================================

// ============================================================================
// Peripheral Register Structures (Family Level)
// ============================================================================

#include "../generated/registers/aes_registers.hpp"
#include "../generated/registers/apb_ctrl_registers.hpp"
#include "../generated/registers/bb_registers.hpp"
#include "../generated/registers/dport_registers.hpp"
#include "../generated/registers/efuse_registers.hpp"
#include "../generated/registers/emac_dma_registers.hpp"
#include "../generated/registers/emac_ext_registers.hpp"
#include "../generated/registers/emac_mac_registers.hpp"
#include "../generated/registers/flash_encryption_registers.hpp"
#include "../generated/registers/frc_timer_registers.hpp"
#include "../generated/registers/gpio_registers.hpp"
#include "../generated/registers/gpio_sd_registers.hpp"
#include "../generated/registers/hinf_registers.hpp"
#include "../generated/registers/i2c0_registers.hpp"
#include "../generated/registers/i2s0_registers.hpp"
#include "../generated/registers/io_mux_registers.hpp"
#include "../generated/registers/ledc_registers.hpp"
#include "../generated/registers/mcpwm0_registers.hpp"
#include "../generated/registers/nrx_registers.hpp"
#include "../generated/registers/pcnt_registers.hpp"
#include "../generated/registers/rmt_registers.hpp"
#include "../generated/registers/rng_registers.hpp"
#include "../generated/registers/rsa_registers.hpp"
#include "../generated/registers/rtc_cntl_registers.hpp"
#include "../generated/registers/rtc_i2c_registers.hpp"
#include "../generated/registers/rtc_io_registers.hpp"
#include "../generated/registers/sdhost_registers.hpp"
#include "../generated/registers/sens_registers.hpp"
#include "../generated/registers/sha_registers.hpp"
#include "../generated/registers/slc_registers.hpp"
#include "../generated/registers/slchost_registers.hpp"
#include "../generated/registers/spi0_registers.hpp"
#include "../generated/registers/timg0_registers.hpp"
#include "../generated/registers/twai0_registers.hpp"
#include "../generated/registers/uart0_registers.hpp"
#include "../generated/registers/uhci0_registers.hpp"

// ============================================================================
// Peripheral Bit Field Definitions (Family Level)
// ============================================================================

#include "../generated/bitfields/aes_bitfields.hpp"
#include "../generated/bitfields/apb_ctrl_bitfields.hpp"
#include "../generated/bitfields/bb_bitfields.hpp"
#include "../generated/bitfields/dport_bitfields.hpp"
#include "../generated/bitfields/efuse_bitfields.hpp"
#include "../generated/bitfields/emac_dma_bitfields.hpp"
#include "../generated/bitfields/emac_ext_bitfields.hpp"
#include "../generated/bitfields/emac_mac_bitfields.hpp"
#include "../generated/bitfields/flash_encryption_bitfields.hpp"
#include "../generated/bitfields/frc_timer_bitfields.hpp"
#include "../generated/bitfields/gpio_bitfields.hpp"
#include "../generated/bitfields/gpio_sd_bitfields.hpp"
#include "../generated/bitfields/hinf_bitfields.hpp"
#include "../generated/bitfields/i2c0_bitfields.hpp"
#include "../generated/bitfields/i2s0_bitfields.hpp"
#include "../generated/bitfields/io_mux_bitfields.hpp"
#include "../generated/bitfields/ledc_bitfields.hpp"
#include "../generated/bitfields/mcpwm0_bitfields.hpp"
#include "../generated/bitfields/nrx_bitfields.hpp"
#include "../generated/bitfields/pcnt_bitfields.hpp"
#include "../generated/bitfields/rmt_bitfields.hpp"
#include "../generated/bitfields/rng_bitfields.hpp"
#include "../generated/bitfields/rsa_bitfields.hpp"
#include "../generated/bitfields/rtc_cntl_bitfields.hpp"
#include "../generated/bitfields/rtc_i2c_bitfields.hpp"
#include "../generated/bitfields/rtc_io_bitfields.hpp"
#include "../generated/bitfields/sdhost_bitfields.hpp"
#include "../generated/bitfields/sens_bitfields.hpp"
#include "../generated/bitfields/sha_bitfields.hpp"
#include "../generated/bitfields/slc_bitfields.hpp"
#include "../generated/bitfields/slchost_bitfields.hpp"
#include "../generated/bitfields/spi0_bitfields.hpp"
#include "../generated/bitfields/timg0_bitfields.hpp"
#include "../generated/bitfields/twai0_bitfields.hpp"
#include "../generated/bitfields/uart0_bitfields.hpp"
#include "../generated/bitfields/uhci0_bitfields.hpp"

// ============================================================================
// Enumerated Value Definitions
// ============================================================================

#include "enums.hpp"

// ============================================================================
// Pin Alternate Function Mappings
// ============================================================================

#include "pin_functions.hpp"

// ============================================================================
// Namespace Convenience Aliases
// ============================================================================

namespace alloy::hal::espressif::esp32::esp32 {

/// Main namespace alias for this MCU
///
/// Usage:
///   using namespace alloy::hal::espressif::esp32::esp32;
///   // Now you can use rcc::RCC, gpio::GPIOA, etc.

}  // namespace alloy::hal::espressif::esp32::esp32

// ============================================================================
// Global Namespace Aliases (Optional)
// ============================================================================

/// You can define shorter aliases if desired:
///
/// namespace mcu = alloy::hal::espressif::esp32::esp32;
///
/// Then use:
///   mcu::rcc::RCC->CR = ...

// ============================================================================
// Generated File Summary
// ============================================================================
//
// This header includes:
//   - 36 peripheral register structures
//   - 36 peripheral bit field definitions
//   - Enumeration definitions
//   - Pin alternate function mappings
//
// Total peripherals with registers: 36
//
// For detailed documentation, see:
//   - REGISTER_USAGE.md (register access patterns)
//   - BITFIELD_USAGE.md (bit field operations)
//   - ENUM_USAGE.md (enumeration usage)
//   - PIN_FUNCTIONS_USAGE.md (pin configuration)
//
