vendor_name = ModelSim
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/ConversorBCDWaveForm.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/RegisterBank.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/RegisterBankWaveForm.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/InstructionMemory.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/DataMemory.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/DataMemoryWaveForm.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/ADD.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/ADDWaveForm.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Mux4_5bits.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Mux2_32bits.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/PC.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/ALU.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/ExtensorSinal26_32.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/IOModule.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/PCWaveForm.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Mux4_32bits.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/ExtensorSinal16_32.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/ConversorBCD.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Display7Segmentos.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/CPU.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/PortaAND.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/ControlUnit.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform2.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform3.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform4.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform5.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform6.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform7.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/DeBounce.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Halt.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/DivisorClock.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/TesteEntradaSaida.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/StateMachine.v
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform10.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform11.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform13.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform14.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform15.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/output_files/Waveform2.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform16.vwf
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/instrucoes.txt
source_file = 1, /opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/intelFPGA/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/intelFPGA/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, /opt/intelFPGA/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/intelFPGA/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/intelFPGA/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/intelFPGA/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/intelFPGA/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/db/altsyncram_cf41.tdf
design_name = CPU
instance = comp, \inputInst~output , inputInst~output, CPU, 1
instance = comp, \outputInst~output , outputInst~output, CPU, 1
instance = comp, \neg~output , neg~output, CPU, 1
instance = comp, \dezena7[0]~output , dezena7[0]~output, CPU, 1
instance = comp, \dezena7[1]~output , dezena7[1]~output, CPU, 1
instance = comp, \dezena7[2]~output , dezena7[2]~output, CPU, 1
instance = comp, \dezena7[3]~output , dezena7[3]~output, CPU, 1
instance = comp, \dezena7[4]~output , dezena7[4]~output, CPU, 1
instance = comp, \dezena7[5]~output , dezena7[5]~output, CPU, 1
instance = comp, \dezena7[6]~output , dezena7[6]~output, CPU, 1
instance = comp, \unidade7[0]~output , unidade7[0]~output, CPU, 1
instance = comp, \unidade7[1]~output , unidade7[1]~output, CPU, 1
instance = comp, \unidade7[2]~output , unidade7[2]~output, CPU, 1
instance = comp, \unidade7[3]~output , unidade7[3]~output, CPU, 1
instance = comp, \unidade7[4]~output , unidade7[4]~output, CPU, 1
instance = comp, \unidade7[5]~output , unidade7[5]~output, CPU, 1
instance = comp, \unidade7[6]~output , unidade7[6]~output, CPU, 1
instance = comp, \centena7[0]~output , centena7[0]~output, CPU, 1
instance = comp, \centena7[1]~output , centena7[1]~output, CPU, 1
instance = comp, \centena7[2]~output , centena7[2]~output, CPU, 1
instance = comp, \centena7[3]~output , centena7[3]~output, CPU, 1
instance = comp, \centena7[4]~output , centena7[4]~output, CPU, 1
instance = comp, \centena7[5]~output , centena7[5]~output, CPU, 1
instance = comp, \centena7[6]~output , centena7[6]~output, CPU, 1
instance = comp, \und_milhar7[0]~output , und_milhar7[0]~output, CPU, 1
instance = comp, \und_milhar7[1]~output , und_milhar7[1]~output, CPU, 1
instance = comp, \und_milhar7[2]~output , und_milhar7[2]~output, CPU, 1
instance = comp, \und_milhar7[3]~output , und_milhar7[3]~output, CPU, 1
instance = comp, \und_milhar7[4]~output , und_milhar7[4]~output, CPU, 1
instance = comp, \und_milhar7[5]~output , und_milhar7[5]~output, CPU, 1
instance = comp, \und_milhar7[6]~output , und_milhar7[6]~output, CPU, 1
instance = comp, \dez_milhar7[0]~output , dez_milhar7[0]~output, CPU, 1
instance = comp, \dez_milhar7[1]~output , dez_milhar7[1]~output, CPU, 1
instance = comp, \dez_milhar7[2]~output , dez_milhar7[2]~output, CPU, 1
instance = comp, \dez_milhar7[3]~output , dez_milhar7[3]~output, CPU, 1
instance = comp, \dez_milhar7[4]~output , dez_milhar7[4]~output, CPU, 1
instance = comp, \dez_milhar7[5]~output , dez_milhar7[5]~output, CPU, 1
instance = comp, \dez_milhar7[6]~output , dez_milhar7[6]~output, CPU, 1
instance = comp, \cent_milhar7[0]~output , cent_milhar7[0]~output, CPU, 1
instance = comp, \cent_milhar7[1]~output , cent_milhar7[1]~output, CPU, 1
instance = comp, \cent_milhar7[2]~output , cent_milhar7[2]~output, CPU, 1
instance = comp, \cent_milhar7[3]~output , cent_milhar7[3]~output, CPU, 1
instance = comp, \cent_milhar7[4]~output , cent_milhar7[4]~output, CPU, 1
instance = comp, \cent_milhar7[5]~output , cent_milhar7[5]~output, CPU, 1
instance = comp, \cent_milhar7[6]~output , cent_milhar7[6]~output, CPU, 1
instance = comp, \unidade7pc[0]~output , unidade7pc[0]~output, CPU, 1
instance = comp, \unidade7pc[1]~output , unidade7pc[1]~output, CPU, 1
instance = comp, \unidade7pc[2]~output , unidade7pc[2]~output, CPU, 1
instance = comp, \unidade7pc[3]~output , unidade7pc[3]~output, CPU, 1
instance = comp, \unidade7pc[4]~output , unidade7pc[4]~output, CPU, 1
instance = comp, \unidade7pc[5]~output , unidade7pc[5]~output, CPU, 1
instance = comp, \unidade7pc[6]~output , unidade7pc[6]~output, CPU, 1
instance = comp, \dezena7pc[0]~output , dezena7pc[0]~output, CPU, 1
instance = comp, \dezena7pc[1]~output , dezena7pc[1]~output, CPU, 1
instance = comp, \dezena7pc[2]~output , dezena7pc[2]~output, CPU, 1
instance = comp, \dezena7pc[3]~output , dezena7pc[3]~output, CPU, 1
instance = comp, \dezena7pc[4]~output , dezena7pc[4]~output, CPU, 1
instance = comp, \dezena7pc[5]~output , dezena7pc[5]~output, CPU, 1
instance = comp, \dezena7pc[6]~output , dezena7pc[6]~output, CPU, 1
instance = comp, \RegOut2[0]~output , RegOut2[0]~output, CPU, 1
instance = comp, \RegOut2[1]~output , RegOut2[1]~output, CPU, 1
instance = comp, \RegOut2[2]~output , RegOut2[2]~output, CPU, 1
instance = comp, \RegOut2[3]~output , RegOut2[3]~output, CPU, 1
instance = comp, \RegOut2[4]~output , RegOut2[4]~output, CPU, 1
instance = comp, \RegOut2[5]~output , RegOut2[5]~output, CPU, 1
instance = comp, \RegOut2[6]~output , RegOut2[6]~output, CPU, 1
instance = comp, \RegOut2[7]~output , RegOut2[7]~output, CPU, 1
instance = comp, \RegOut2[8]~output , RegOut2[8]~output, CPU, 1
instance = comp, \RegOut2[9]~output , RegOut2[9]~output, CPU, 1
instance = comp, \RegOut2[10]~output , RegOut2[10]~output, CPU, 1
instance = comp, \RegOut2[11]~output , RegOut2[11]~output, CPU, 1
instance = comp, \RegOut2[12]~output , RegOut2[12]~output, CPU, 1
instance = comp, \RegOut2[13]~output , RegOut2[13]~output, CPU, 1
instance = comp, \RegOut2[14]~output , RegOut2[14]~output, CPU, 1
instance = comp, \RegOut2[15]~output , RegOut2[15]~output, CPU, 1
instance = comp, \RegOut2[16]~output , RegOut2[16]~output, CPU, 1
instance = comp, \RegOut2[17]~output , RegOut2[17]~output, CPU, 1
instance = comp, \RegOut2[18]~output , RegOut2[18]~output, CPU, 1
instance = comp, \RegOut2[19]~output , RegOut2[19]~output, CPU, 1
instance = comp, \RegOut2[20]~output , RegOut2[20]~output, CPU, 1
instance = comp, \RegOut2[21]~output , RegOut2[21]~output, CPU, 1
instance = comp, \RegOut2[22]~output , RegOut2[22]~output, CPU, 1
instance = comp, \RegOut2[23]~output , RegOut2[23]~output, CPU, 1
instance = comp, \RegOut2[24]~output , RegOut2[24]~output, CPU, 1
instance = comp, \RegOut2[25]~output , RegOut2[25]~output, CPU, 1
instance = comp, \RegOut2[26]~output , RegOut2[26]~output, CPU, 1
instance = comp, \RegOut2[27]~output , RegOut2[27]~output, CPU, 1
instance = comp, \RegOut2[28]~output , RegOut2[28]~output, CPU, 1
instance = comp, \RegOut2[29]~output , RegOut2[29]~output, CPU, 1
instance = comp, \RegOut2[30]~output , RegOut2[30]~output, CPU, 1
instance = comp, \RegOut2[31]~output , RegOut2[31]~output, CPU, 1
instance = comp, \pc_out[0]~output , pc_out[0]~output, CPU, 1
instance = comp, \pc_out[1]~output , pc_out[1]~output, CPU, 1
instance = comp, \pc_out[2]~output , pc_out[2]~output, CPU, 1
instance = comp, \pc_out[3]~output , pc_out[3]~output, CPU, 1
instance = comp, \pc_out[4]~output , pc_out[4]~output, CPU, 1
instance = comp, \pc_out[5]~output , pc_out[5]~output, CPU, 1
instance = comp, \pc_out[6]~output , pc_out[6]~output, CPU, 1
instance = comp, \pc_out[7]~output , pc_out[7]~output, CPU, 1
instance = comp, \pc_out[8]~output , pc_out[8]~output, CPU, 1
instance = comp, \pc_out[9]~output , pc_out[9]~output, CPU, 1
instance = comp, \pc_out[10]~output , pc_out[10]~output, CPU, 1
instance = comp, \pc_out[11]~output , pc_out[11]~output, CPU, 1
instance = comp, \pc_out[12]~output , pc_out[12]~output, CPU, 1
instance = comp, \pc_out[13]~output , pc_out[13]~output, CPU, 1
instance = comp, \pc_out[14]~output , pc_out[14]~output, CPU, 1
instance = comp, \pc_out[15]~output , pc_out[15]~output, CPU, 1
instance = comp, \pc_out[16]~output , pc_out[16]~output, CPU, 1
instance = comp, \pc_out[17]~output , pc_out[17]~output, CPU, 1
instance = comp, \pc_out[18]~output , pc_out[18]~output, CPU, 1
instance = comp, \pc_out[19]~output , pc_out[19]~output, CPU, 1
instance = comp, \pc_out[20]~output , pc_out[20]~output, CPU, 1
instance = comp, \pc_out[21]~output , pc_out[21]~output, CPU, 1
instance = comp, \pc_out[22]~output , pc_out[22]~output, CPU, 1
instance = comp, \pc_out[23]~output , pc_out[23]~output, CPU, 1
instance = comp, \pc_out[24]~output , pc_out[24]~output, CPU, 1
instance = comp, \pc_out[25]~output , pc_out[25]~output, CPU, 1
instance = comp, \pc_out[26]~output , pc_out[26]~output, CPU, 1
instance = comp, \pc_out[27]~output , pc_out[27]~output, CPU, 1
instance = comp, \pc_out[28]~output , pc_out[28]~output, CPU, 1
instance = comp, \pc_out[29]~output , pc_out[29]~output, CPU, 1
instance = comp, \pc_out[30]~output , pc_out[30]~output, CPU, 1
instance = comp, \pc_out[31]~output , pc_out[31]~output, CPU, 1
instance = comp, \SaidaDados[0]~output , SaidaDados[0]~output, CPU, 1
instance = comp, \SaidaDados[1]~output , SaidaDados[1]~output, CPU, 1
instance = comp, \SaidaDados[2]~output , SaidaDados[2]~output, CPU, 1
instance = comp, \SaidaDados[3]~output , SaidaDados[3]~output, CPU, 1
instance = comp, \SaidaDados[4]~output , SaidaDados[4]~output, CPU, 1
instance = comp, \SaidaDados[5]~output , SaidaDados[5]~output, CPU, 1
instance = comp, \SaidaDados[6]~output , SaidaDados[6]~output, CPU, 1
instance = comp, \SaidaDados[7]~output , SaidaDados[7]~output, CPU, 1
instance = comp, \SaidaDados[8]~output , SaidaDados[8]~output, CPU, 1
instance = comp, \SaidaDados[9]~output , SaidaDados[9]~output, CPU, 1
instance = comp, \SaidaDados[10]~output , SaidaDados[10]~output, CPU, 1
instance = comp, \SaidaDados[11]~output , SaidaDados[11]~output, CPU, 1
instance = comp, \SaidaDados[12]~output , SaidaDados[12]~output, CPU, 1
instance = comp, \SaidaDados[13]~output , SaidaDados[13]~output, CPU, 1
instance = comp, \SaidaDados[14]~output , SaidaDados[14]~output, CPU, 1
instance = comp, \SaidaDados[15]~output , SaidaDados[15]~output, CPU, 1
instance = comp, \SaidaDados[16]~output , SaidaDados[16]~output, CPU, 1
instance = comp, \SaidaDados[17]~output , SaidaDados[17]~output, CPU, 1
instance = comp, \SaidaDados[18]~output , SaidaDados[18]~output, CPU, 1
instance = comp, \SaidaDados[19]~output , SaidaDados[19]~output, CPU, 1
instance = comp, \SaidaDados[20]~output , SaidaDados[20]~output, CPU, 1
instance = comp, \SaidaDados[21]~output , SaidaDados[21]~output, CPU, 1
instance = comp, \SaidaDados[22]~output , SaidaDados[22]~output, CPU, 1
instance = comp, \SaidaDados[23]~output , SaidaDados[23]~output, CPU, 1
instance = comp, \SaidaDados[24]~output , SaidaDados[24]~output, CPU, 1
instance = comp, \SaidaDados[25]~output , SaidaDados[25]~output, CPU, 1
instance = comp, \SaidaDados[26]~output , SaidaDados[26]~output, CPU, 1
instance = comp, \SaidaDados[27]~output , SaidaDados[27]~output, CPU, 1
instance = comp, \SaidaDados[28]~output , SaidaDados[28]~output, CPU, 1
instance = comp, \SaidaDados[29]~output , SaidaDados[29]~output, CPU, 1
instance = comp, \SaidaDados[30]~output , SaidaDados[30]~output, CPU, 1
instance = comp, \SaidaDados[31]~output , SaidaDados[31]~output, CPU, 1
instance = comp, \AluResult[0]~output , AluResult[0]~output, CPU, 1
instance = comp, \AluResult[1]~output , AluResult[1]~output, CPU, 1
instance = comp, \AluResult[2]~output , AluResult[2]~output, CPU, 1
instance = comp, \AluResult[3]~output , AluResult[3]~output, CPU, 1
instance = comp, \AluResult[4]~output , AluResult[4]~output, CPU, 1
instance = comp, \AluResult[5]~output , AluResult[5]~output, CPU, 1
instance = comp, \AluResult[6]~output , AluResult[6]~output, CPU, 1
instance = comp, \AluResult[7]~output , AluResult[7]~output, CPU, 1
instance = comp, \AluResult[8]~output , AluResult[8]~output, CPU, 1
instance = comp, \AluResult[9]~output , AluResult[9]~output, CPU, 1
instance = comp, \AluResult[10]~output , AluResult[10]~output, CPU, 1
instance = comp, \AluResult[11]~output , AluResult[11]~output, CPU, 1
instance = comp, \AluResult[12]~output , AluResult[12]~output, CPU, 1
instance = comp, \AluResult[13]~output , AluResult[13]~output, CPU, 1
instance = comp, \AluResult[14]~output , AluResult[14]~output, CPU, 1
instance = comp, \AluResult[15]~output , AluResult[15]~output, CPU, 1
instance = comp, \AluResult[16]~output , AluResult[16]~output, CPU, 1
instance = comp, \AluResult[17]~output , AluResult[17]~output, CPU, 1
instance = comp, \AluResult[18]~output , AluResult[18]~output, CPU, 1
instance = comp, \AluResult[19]~output , AluResult[19]~output, CPU, 1
instance = comp, \AluResult[20]~output , AluResult[20]~output, CPU, 1
instance = comp, \AluResult[21]~output , AluResult[21]~output, CPU, 1
instance = comp, \AluResult[22]~output , AluResult[22]~output, CPU, 1
instance = comp, \AluResult[23]~output , AluResult[23]~output, CPU, 1
instance = comp, \AluResult[24]~output , AluResult[24]~output, CPU, 1
instance = comp, \AluResult[25]~output , AluResult[25]~output, CPU, 1
instance = comp, \AluResult[26]~output , AluResult[26]~output, CPU, 1
instance = comp, \AluResult[27]~output , AluResult[27]~output, CPU, 1
instance = comp, \AluResult[28]~output , AluResult[28]~output, CPU, 1
instance = comp, \AluResult[29]~output , AluResult[29]~output, CPU, 1
instance = comp, \AluResult[30]~output , AluResult[30]~output, CPU, 1
instance = comp, \AluResult[31]~output , AluResult[31]~output, CPU, 1
instance = comp, \RegWriteIn[0]~output , RegWriteIn[0]~output, CPU, 1
instance = comp, \RegWriteIn[1]~output , RegWriteIn[1]~output, CPU, 1
instance = comp, \RegWriteIn[2]~output , RegWriteIn[2]~output, CPU, 1
instance = comp, \RegWriteIn[3]~output , RegWriteIn[3]~output, CPU, 1
instance = comp, \RegWriteIn[4]~output , RegWriteIn[4]~output, CPU, 1
instance = comp, \RegWriteIn[5]~output , RegWriteIn[5]~output, CPU, 1
instance = comp, \RegWriteIn[6]~output , RegWriteIn[6]~output, CPU, 1
instance = comp, \RegWriteIn[7]~output , RegWriteIn[7]~output, CPU, 1
instance = comp, \RegWriteIn[8]~output , RegWriteIn[8]~output, CPU, 1
instance = comp, \RegWriteIn[9]~output , RegWriteIn[9]~output, CPU, 1
instance = comp, \RegWriteIn[10]~output , RegWriteIn[10]~output, CPU, 1
instance = comp, \RegWriteIn[11]~output , RegWriteIn[11]~output, CPU, 1
instance = comp, \RegWriteIn[12]~output , RegWriteIn[12]~output, CPU, 1
instance = comp, \RegWriteIn[13]~output , RegWriteIn[13]~output, CPU, 1
instance = comp, \RegWriteIn[14]~output , RegWriteIn[14]~output, CPU, 1
instance = comp, \RegWriteIn[15]~output , RegWriteIn[15]~output, CPU, 1
instance = comp, \RegWriteIn[16]~output , RegWriteIn[16]~output, CPU, 1
instance = comp, \RegWriteIn[17]~output , RegWriteIn[17]~output, CPU, 1
instance = comp, \RegWriteIn[18]~output , RegWriteIn[18]~output, CPU, 1
instance = comp, \RegWriteIn[19]~output , RegWriteIn[19]~output, CPU, 1
instance = comp, \RegWriteIn[20]~output , RegWriteIn[20]~output, CPU, 1
instance = comp, \RegWriteIn[21]~output , RegWriteIn[21]~output, CPU, 1
instance = comp, \RegWriteIn[22]~output , RegWriteIn[22]~output, CPU, 1
instance = comp, \RegWriteIn[23]~output , RegWriteIn[23]~output, CPU, 1
instance = comp, \RegWriteIn[24]~output , RegWriteIn[24]~output, CPU, 1
instance = comp, \RegWriteIn[25]~output , RegWriteIn[25]~output, CPU, 1
instance = comp, \RegWriteIn[26]~output , RegWriteIn[26]~output, CPU, 1
instance = comp, \RegWriteIn[27]~output , RegWriteIn[27]~output, CPU, 1
instance = comp, \RegWriteIn[28]~output , RegWriteIn[28]~output, CPU, 1
instance = comp, \RegWriteIn[29]~output , RegWriteIn[29]~output, CPU, 1
instance = comp, \RegWriteIn[30]~output , RegWriteIn[30]~output, CPU, 1
instance = comp, \RegWriteIn[31]~output , RegWriteIn[31]~output, CPU, 1
instance = comp, \RegOut1[0]~output , RegOut1[0]~output, CPU, 1
instance = comp, \RegOut1[1]~output , RegOut1[1]~output, CPU, 1
instance = comp, \RegOut1[2]~output , RegOut1[2]~output, CPU, 1
instance = comp, \RegOut1[3]~output , RegOut1[3]~output, CPU, 1
instance = comp, \RegOut1[4]~output , RegOut1[4]~output, CPU, 1
instance = comp, \RegOut1[5]~output , RegOut1[5]~output, CPU, 1
instance = comp, \RegOut1[6]~output , RegOut1[6]~output, CPU, 1
instance = comp, \RegOut1[7]~output , RegOut1[7]~output, CPU, 1
instance = comp, \RegOut1[8]~output , RegOut1[8]~output, CPU, 1
instance = comp, \RegOut1[9]~output , RegOut1[9]~output, CPU, 1
instance = comp, \RegOut1[10]~output , RegOut1[10]~output, CPU, 1
instance = comp, \RegOut1[11]~output , RegOut1[11]~output, CPU, 1
instance = comp, \RegOut1[12]~output , RegOut1[12]~output, CPU, 1
instance = comp, \RegOut1[13]~output , RegOut1[13]~output, CPU, 1
instance = comp, \RegOut1[14]~output , RegOut1[14]~output, CPU, 1
instance = comp, \RegOut1[15]~output , RegOut1[15]~output, CPU, 1
instance = comp, \RegOut1[16]~output , RegOut1[16]~output, CPU, 1
instance = comp, \RegOut1[17]~output , RegOut1[17]~output, CPU, 1
instance = comp, \RegOut1[18]~output , RegOut1[18]~output, CPU, 1
instance = comp, \RegOut1[19]~output , RegOut1[19]~output, CPU, 1
instance = comp, \RegOut1[20]~output , RegOut1[20]~output, CPU, 1
instance = comp, \RegOut1[21]~output , RegOut1[21]~output, CPU, 1
instance = comp, \RegOut1[22]~output , RegOut1[22]~output, CPU, 1
instance = comp, \RegOut1[23]~output , RegOut1[23]~output, CPU, 1
instance = comp, \RegOut1[24]~output , RegOut1[24]~output, CPU, 1
instance = comp, \RegOut1[25]~output , RegOut1[25]~output, CPU, 1
instance = comp, \RegOut1[26]~output , RegOut1[26]~output, CPU, 1
instance = comp, \RegOut1[27]~output , RegOut1[27]~output, CPU, 1
instance = comp, \RegOut1[28]~output , RegOut1[28]~output, CPU, 1
instance = comp, \RegOut1[29]~output , RegOut1[29]~output, CPU, 1
instance = comp, \RegOut1[30]~output , RegOut1[30]~output, CPU, 1
instance = comp, \RegOut1[31]~output , RegOut1[31]~output, CPU, 1
instance = comp, \AluOpB[0]~output , AluOpB[0]~output, CPU, 1
instance = comp, \AluOpB[1]~output , AluOpB[1]~output, CPU, 1
instance = comp, \AluOpB[2]~output , AluOpB[2]~output, CPU, 1
instance = comp, \AluOpB[3]~output , AluOpB[3]~output, CPU, 1
instance = comp, \AluOpB[4]~output , AluOpB[4]~output, CPU, 1
instance = comp, \AluOpB[5]~output , AluOpB[5]~output, CPU, 1
instance = comp, \AluOpB[6]~output , AluOpB[6]~output, CPU, 1
instance = comp, \AluOpB[7]~output , AluOpB[7]~output, CPU, 1
instance = comp, \AluOpB[8]~output , AluOpB[8]~output, CPU, 1
instance = comp, \AluOpB[9]~output , AluOpB[9]~output, CPU, 1
instance = comp, \AluOpB[10]~output , AluOpB[10]~output, CPU, 1
instance = comp, \AluOpB[11]~output , AluOpB[11]~output, CPU, 1
instance = comp, \AluOpB[12]~output , AluOpB[12]~output, CPU, 1
instance = comp, \AluOpB[13]~output , AluOpB[13]~output, CPU, 1
instance = comp, \AluOpB[14]~output , AluOpB[14]~output, CPU, 1
instance = comp, \AluOpB[15]~output , AluOpB[15]~output, CPU, 1
instance = comp, \AluOpB[16]~output , AluOpB[16]~output, CPU, 1
instance = comp, \AluOpB[17]~output , AluOpB[17]~output, CPU, 1
instance = comp, \AluOpB[18]~output , AluOpB[18]~output, CPU, 1
instance = comp, \AluOpB[19]~output , AluOpB[19]~output, CPU, 1
instance = comp, \AluOpB[20]~output , AluOpB[20]~output, CPU, 1
instance = comp, \AluOpB[21]~output , AluOpB[21]~output, CPU, 1
instance = comp, \AluOpB[22]~output , AluOpB[22]~output, CPU, 1
instance = comp, \AluOpB[23]~output , AluOpB[23]~output, CPU, 1
instance = comp, \AluOpB[24]~output , AluOpB[24]~output, CPU, 1
instance = comp, \AluOpB[25]~output , AluOpB[25]~output, CPU, 1
instance = comp, \AluOpB[26]~output , AluOpB[26]~output, CPU, 1
instance = comp, \AluOpB[27]~output , AluOpB[27]~output, CPU, 1
instance = comp, \AluOpB[28]~output , AluOpB[28]~output, CPU, 1
instance = comp, \AluOpB[29]~output , AluOpB[29]~output, CPU, 1
instance = comp, \AluOpB[30]~output , AluOpB[30]~output, CPU, 1
instance = comp, \AluOpB[31]~output , AluOpB[31]~output, CPU, 1
instance = comp, \clk~input , clk~input, CPU, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, CPU, 1
instance = comp, \ContadorPrograma|pc_out[0]~32 , ContadorPrograma|pc_out[0]~32, CPU, 1
instance = comp, \reset~input , reset~input, CPU, 1
instance = comp, \nhalt~input , nhalt~input, CPU, 1
instance = comp, \stm|r0 , stm|r0, CPU, 1
instance = comp, \stm|halt_interno~0 , stm|halt_interno~0, CPU, 1
instance = comp, \stm|halt_interno , stm|halt_interno, CPU, 1
instance = comp, \ContadorPrograma|pc_out[18]~34 , ContadorPrograma|pc_out[18]~34, CPU, 1
instance = comp, \ContadorPrograma|pc_out[0] , ContadorPrograma|pc_out[0], CPU, 1
instance = comp, \ContadorPrograma|pc_out[1]~35 , ContadorPrograma|pc_out[1]~35, CPU, 1
instance = comp, \ContadorPrograma|pc_out[1] , ContadorPrograma|pc_out[1], CPU, 1
instance = comp, \ContadorPrograma|pc_out[2]~37 , ContadorPrograma|pc_out[2]~37, CPU, 1
instance = comp, \ContadorPrograma|pc_out[2] , ContadorPrograma|pc_out[2], CPU, 1
instance = comp, \ContadorPrograma|pc_out[3]~39 , ContadorPrograma|pc_out[3]~39, CPU, 1
instance = comp, \ContadorPrograma|pc_out[3] , ContadorPrograma|pc_out[3], CPU, 1
instance = comp, \ContadorPrograma|pc_out[4]~41 , ContadorPrograma|pc_out[4]~41, CPU, 1
instance = comp, \ContadorPrograma|pc_out[4] , ContadorPrograma|pc_out[4], CPU, 1
instance = comp, \ContadorPrograma|pc_out[5]~43 , ContadorPrograma|pc_out[5]~43, CPU, 1
instance = comp, \ContadorPrograma|pc_out[5] , ContadorPrograma|pc_out[5], CPU, 1
instance = comp, \ContadorPrograma|pc_out[6]~45 , ContadorPrograma|pc_out[6]~45, CPU, 1
instance = comp, \ContadorPrograma|pc_out[6] , ContadorPrograma|pc_out[6], CPU, 1
instance = comp, \ContadorPrograma|pc_out[7]~47 , ContadorPrograma|pc_out[7]~47, CPU, 1
instance = comp, \ContadorPrograma|pc_out[7] , ContadorPrograma|pc_out[7], CPU, 1
instance = comp, \MemoriaInstrucao|rom~5 , MemoriaInstrucao|rom~5, CPU, 1
instance = comp, \MemoriaInstrucao|rom~6 , MemoriaInstrucao|rom~6, CPU, 1
instance = comp, \MemoriaInstrucao|rom~1 , MemoriaInstrucao|rom~1, CPU, 1
instance = comp, \MemoriaInstrucao|rom~0 , MemoriaInstrucao|rom~0, CPU, 1
instance = comp, \MemoriaInstrucao|rom~2 , MemoriaInstrucao|rom~2, CPU, 1
instance = comp, \MemoriaInstrucao|rom~3 , MemoriaInstrucao|rom~3, CPU, 1
instance = comp, \MemoriaInstrucao|rom~4 , MemoriaInstrucao|rom~4, CPU, 1
instance = comp, \CRTL|Decoder1~0 , CRTL|Decoder1~0, CPU, 1
instance = comp, \CRTL|WideOr12~0 , CRTL|WideOr12~0, CPU, 1
instance = comp, \CRTL|Decoder1~1 , CRTL|Decoder1~1, CPU, 1
instance = comp, \CRTL|WideOr9~0 , CRTL|WideOr9~0, CPU, 1
instance = comp, \MemoriaInstrucao|rom~7 , MemoriaInstrucao|rom~7, CPU, 1
instance = comp, \MemoriaInstrucao|rom~8 , MemoriaInstrucao|rom~8, CPU, 1
instance = comp, \MuxBancoRegistrador|Mux2~0 , MuxBancoRegistrador|Mux2~0, CPU, 1
instance = comp, \BancoRegistradores|write_addr[2] , BancoRegistradores|write_addr[2], CPU, 1
instance = comp, \MemoriaInstrucao|rom~9 , MemoriaInstrucao|rom~9, CPU, 1
instance = comp, \MemoriaInstrucao|rom~10 , MemoriaInstrucao|rom~10, CPU, 1
instance = comp, \MuxBancoRegistrador|Mux4~0 , MuxBancoRegistrador|Mux4~0, CPU, 1
instance = comp, \MuxBancoRegistrador|Mux4~1 , MuxBancoRegistrador|Mux4~1, CPU, 1
instance = comp, \BancoRegistradores|write_addr[0] , BancoRegistradores|write_addr[0], CPU, 1
instance = comp, \CRTL|WideOr5~0 , CRTL|WideOr5~0, CPU, 1
instance = comp, \BancoRegistradores|write_flag , BancoRegistradores|write_flag, CPU, 1
instance = comp, \BancoRegistradores|registers~1156 , BancoRegistradores|registers~1156, CPU, 1
instance = comp, \BancoRegistradores|registers~191 , BancoRegistradores|registers~191, CPU, 1
instance = comp, \BancoRegistradores|registers~1155 , BancoRegistradores|registers~1155, CPU, 1
instance = comp, \BancoRegistradores|registers~159 , BancoRegistradores|registers~159, CPU, 1
instance = comp, \BancoRegistradores|registers~31feeder , BancoRegistradores|registers~31feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~1154 , BancoRegistradores|registers~1154, CPU, 1
instance = comp, \BancoRegistradores|registers~31 , BancoRegistradores|registers~31, CPU, 1
instance = comp, \BancoRegistradores|registers~1087 , BancoRegistradores|registers~1087, CPU, 1
instance = comp, \BancoRegistradores|registers~1088 , BancoRegistradores|registers~1088, CPU, 1
instance = comp, \MuxEntradaULA|Z[31]~33 , MuxEntradaULA|Z[31]~33, CPU, 1
instance = comp, \CRTL|Decoder1~2 , CRTL|Decoder1~2, CPU, 1
instance = comp, \BancoRegistradores|registers~1157 , BancoRegistradores|registers~1157, CPU, 1
instance = comp, \BancoRegistradores|registers~46 , BancoRegistradores|registers~46, CPU, 1
instance = comp, \BancoRegistradores|registers~174 , BancoRegistradores|registers~174, CPU, 1
instance = comp, \BancoRegistradores|registers~14 , BancoRegistradores|registers~14, CPU, 1
instance = comp, \BancoRegistradores|registers~1118 , BancoRegistradores|registers~1118, CPU, 1
instance = comp, \BancoRegistradores|registers~1119 , BancoRegistradores|registers~1119, CPU, 1
instance = comp, \MuxEntradaULA|Z[14]~16 , MuxEntradaULA|Z[14]~16, CPU, 1
instance = comp, \BancoRegistradores|registers~160 , BancoRegistradores|registers~160, CPU, 1
instance = comp, \BancoRegistradores|registers~32 , BancoRegistradores|registers~32, CPU, 1
instance = comp, \BancoRegistradores|registers~128 , BancoRegistradores|registers~128, CPU, 1
instance = comp, \BancoRegistradores|registers~1089 , BancoRegistradores|registers~1089, CPU, 1
instance = comp, \BancoRegistradores|registers~1090 , BancoRegistradores|registers~1090, CPU, 1
instance = comp, \BancoRegistradores|registers~1091 , BancoRegistradores|registers~1091, CPU, 1
instance = comp, \MuxEntradaULA|Z[0]~2 , MuxEntradaULA|Z[0]~2, CPU, 1
instance = comp, \ULA|Add0~0 , ULA|Add0~0, CPU, 1
instance = comp, \ULA|Add0~2 , ULA|Add0~2, CPU, 1
instance = comp, \MuxEntradaULA|Z[4]~34 , MuxEntradaULA|Z[4]~34, CPU, 1
instance = comp, \BancoRegistradores|registers~33feeder , BancoRegistradores|registers~33feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~33 , BancoRegistradores|registers~33, CPU, 1
instance = comp, \BancoRegistradores|registers~1 , BancoRegistradores|registers~1, CPU, 1
instance = comp, \BancoRegistradores|registers~129feeder , BancoRegistradores|registers~129feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~129 , BancoRegistradores|registers~129, CPU, 1
instance = comp, \BancoRegistradores|registers~1027 , BancoRegistradores|registers~1027, CPU, 1
instance = comp, \BancoRegistradores|registers~1028 , BancoRegistradores|registers~1028, CPU, 1
instance = comp, \BancoRegistradores|registers~130 , BancoRegistradores|registers~130, CPU, 1
instance = comp, \BancoRegistradores|registers~162 , BancoRegistradores|registers~162, CPU, 1
instance = comp, \BancoRegistradores|registers~2feeder , BancoRegistradores|registers~2feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~2 , BancoRegistradores|registers~2, CPU, 1
instance = comp, \BancoRegistradores|registers~1029 , BancoRegistradores|registers~1029, CPU, 1
instance = comp, \BancoRegistradores|registers~1030 , BancoRegistradores|registers~1030, CPU, 1
instance = comp, \BancoRegistradores|registers~35feeder , BancoRegistradores|registers~35feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~35 , BancoRegistradores|registers~35, CPU, 1
instance = comp, \BancoRegistradores|registers~3 , BancoRegistradores|registers~3, CPU, 1
instance = comp, \BancoRegistradores|registers~131feeder , BancoRegistradores|registers~131feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~131 , BancoRegistradores|registers~131, CPU, 1
instance = comp, \BancoRegistradores|registers~1031 , BancoRegistradores|registers~1031, CPU, 1
instance = comp, \BancoRegistradores|registers~1032 , BancoRegistradores|registers~1032, CPU, 1
instance = comp, \BancoRegistradores|registers~37 , BancoRegistradores|registers~37, CPU, 1
instance = comp, \BancoRegistradores|registers~5 , BancoRegistradores|registers~5, CPU, 1
instance = comp, \BancoRegistradores|registers~133 , BancoRegistradores|registers~133, CPU, 1
instance = comp, \BancoRegistradores|registers~1035 , BancoRegistradores|registers~1035, CPU, 1
instance = comp, \BancoRegistradores|registers~1036 , BancoRegistradores|registers~1036, CPU, 1
instance = comp, \BancoRegistradores|registers~134 , BancoRegistradores|registers~134, CPU, 1
instance = comp, \BancoRegistradores|registers~38 , BancoRegistradores|registers~38, CPU, 1
instance = comp, \BancoRegistradores|registers~6 , BancoRegistradores|registers~6, CPU, 1
instance = comp, \BancoRegistradores|registers~1037 , BancoRegistradores|registers~1037, CPU, 1
instance = comp, \BancoRegistradores|registers~1038 , BancoRegistradores|registers~1038, CPU, 1
instance = comp, \BancoRegistradores|registers~7 , BancoRegistradores|registers~7, CPU, 1
instance = comp, \BancoRegistradores|registers~39 , BancoRegistradores|registers~39, CPU, 1
instance = comp, \BancoRegistradores|registers~167 , BancoRegistradores|registers~167, CPU, 1
instance = comp, \BancoRegistradores|registers~1039 , BancoRegistradores|registers~1039, CPU, 1
instance = comp, \BancoRegistradores|registers~1040 , BancoRegistradores|registers~1040, CPU, 1
instance = comp, \BancoRegistradores|registers~40 , BancoRegistradores|registers~40, CPU, 1
instance = comp, \BancoRegistradores|registers~136 , BancoRegistradores|registers~136, CPU, 1
instance = comp, \BancoRegistradores|registers~1106 , BancoRegistradores|registers~1106, CPU, 1
instance = comp, \BancoRegistradores|registers~168 , BancoRegistradores|registers~168, CPU, 1
instance = comp, \BancoRegistradores|registers~1107 , BancoRegistradores|registers~1107, CPU, 1
instance = comp, \MuxEntradaULA|Z[8]~10 , MuxEntradaULA|Z[8]~10, CPU, 1
instance = comp, \MuxEntradaULA|Z[7]~9 , MuxEntradaULA|Z[7]~9, CPU, 1
instance = comp, \MuxEntradaULA|Z[6]~8 , MuxEntradaULA|Z[6]~8, CPU, 1
instance = comp, \MuxEntradaULA|Z[5]~7 , MuxEntradaULA|Z[5]~7, CPU, 1
instance = comp, \BancoRegistradores|registers~36feeder , BancoRegistradores|registers~36feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~36 , BancoRegistradores|registers~36, CPU, 1
instance = comp, \BancoRegistradores|registers~164 , BancoRegistradores|registers~164, CPU, 1
instance = comp, \BancoRegistradores|registers~4 , BancoRegistradores|registers~4, CPU, 1
instance = comp, \BancoRegistradores|registers~1098 , BancoRegistradores|registers~1098, CPU, 1
instance = comp, \BancoRegistradores|registers~1099 , BancoRegistradores|registers~1099, CPU, 1
instance = comp, \MuxEntradaULA|Z[3]~5 , MuxEntradaULA|Z[3]~5, CPU, 1
instance = comp, \MuxEntradaULA|Z[2]~4 , MuxEntradaULA|Z[2]~4, CPU, 1
instance = comp, \MuxEntradaULA|Z[1]~3 , MuxEntradaULA|Z[1]~3, CPU, 1
instance = comp, \ULA|Add0~3 , ULA|Add0~3, CPU, 1
instance = comp, \ULA|Add0~6 , ULA|Add0~6, CPU, 1
instance = comp, \ULA|Add0~9 , ULA|Add0~9, CPU, 1
instance = comp, \ULA|Add0~12 , ULA|Add0~12, CPU, 1
instance = comp, \ULA|Add0~15 , ULA|Add0~15, CPU, 1
instance = comp, \ULA|Add0~18 , ULA|Add0~18, CPU, 1
instance = comp, \ULA|Add0~21 , ULA|Add0~21, CPU, 1
instance = comp, \ULA|Add0~24 , ULA|Add0~24, CPU, 1
instance = comp, \ULA|Add0~26 , ULA|Add0~26, CPU, 1
instance = comp, \BancoRegistradores|registers~170 , BancoRegistradores|registers~170, CPU, 1
instance = comp, \BancoRegistradores|registers~42feeder , BancoRegistradores|registers~42feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~42 , BancoRegistradores|registers~42, CPU, 1
instance = comp, \BancoRegistradores|registers~10feeder , BancoRegistradores|registers~10feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~10 , BancoRegistradores|registers~10, CPU, 1
instance = comp, \BancoRegistradores|registers~1110 , BancoRegistradores|registers~1110, CPU, 1
instance = comp, \BancoRegistradores|registers~1111 , BancoRegistradores|registers~1111, CPU, 1
instance = comp, \MuxEntradaULA|Z[10]~12 , MuxEntradaULA|Z[10]~12, CPU, 1
instance = comp, \BancoRegistradores|registers~137 , BancoRegistradores|registers~137, CPU, 1
instance = comp, \BancoRegistradores|registers~41 , BancoRegistradores|registers~41, CPU, 1
instance = comp, \BancoRegistradores|registers~9 , BancoRegistradores|registers~9, CPU, 1
instance = comp, \BancoRegistradores|registers~1108 , BancoRegistradores|registers~1108, CPU, 1
instance = comp, \BancoRegistradores|registers~1109 , BancoRegistradores|registers~1109, CPU, 1
instance = comp, \MuxEntradaULA|Z[9]~11 , MuxEntradaULA|Z[9]~11, CPU, 1
instance = comp, \ULA|Add0~27 , ULA|Add0~27, CPU, 1
instance = comp, \ULA|Add0~30 , ULA|Add0~30, CPU, 1
instance = comp, \ULA|Add0~32 , ULA|Add0~32, CPU, 1
instance = comp, \MuxEntradaULA|Z[12]~14 , MuxEntradaULA|Z[12]~14, CPU, 1
instance = comp, \BancoRegistradores|registers~44 , BancoRegistradores|registers~44, CPU, 1
instance = comp, \BancoRegistradores|registers~12 , BancoRegistradores|registers~12, CPU, 1
instance = comp, \BancoRegistradores|registers~1114 , BancoRegistradores|registers~1114, CPU, 1
instance = comp, \BancoRegistradores|registers~172 , BancoRegistradores|registers~172, CPU, 1
instance = comp, \BancoRegistradores|registers~1115 , BancoRegistradores|registers~1115, CPU, 1
instance = comp, \MuxEntradaULA|Z[11]~13 , MuxEntradaULA|Z[11]~13, CPU, 1
instance = comp, \BancoRegistradores|registers~139 , BancoRegistradores|registers~139, CPU, 1
instance = comp, \BancoRegistradores|registers~11feeder , BancoRegistradores|registers~11feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~11 , BancoRegistradores|registers~11, CPU, 1
instance = comp, \BancoRegistradores|registers~43 , BancoRegistradores|registers~43, CPU, 1
instance = comp, \BancoRegistradores|registers~1112 , BancoRegistradores|registers~1112, CPU, 1
instance = comp, \BancoRegistradores|registers~1113 , BancoRegistradores|registers~1113, CPU, 1
instance = comp, \ULA|Add0~33 , ULA|Add0~33, CPU, 1
instance = comp, \ULA|Add0~36 , ULA|Add0~36, CPU, 1
instance = comp, \ULA|Add0~38 , ULA|Add0~38, CPU, 1
instance = comp, \MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0 , MemoriaDados|ram_rtl_0|auto_generated|ram_block1a0, CPU, 1
instance = comp, \MuxWriteRegister|Mux19~0 , MuxWriteRegister|Mux19~0, CPU, 1
instance = comp, \BancoRegistradores|registers~140 , BancoRegistradores|registers~140, CPU, 1
instance = comp, \BancoRegistradores|registers~1049 , BancoRegistradores|registers~1049, CPU, 1
instance = comp, \BancoRegistradores|registers~1050 , BancoRegistradores|registers~1050, CPU, 1
instance = comp, \ULA|Add0~35 , ULA|Add0~35, CPU, 1
instance = comp, \MuxWriteRegister|Mux20~0 , MuxWriteRegister|Mux20~0, CPU, 1
instance = comp, \BancoRegistradores|registers~171 , BancoRegistradores|registers~171, CPU, 1
instance = comp, \BancoRegistradores|registers~1047 , BancoRegistradores|registers~1047, CPU, 1
instance = comp, \BancoRegistradores|registers~1048 , BancoRegistradores|registers~1048, CPU, 1
instance = comp, \MuxWriteRegister|Mux21~0 , MuxWriteRegister|Mux21~0, CPU, 1
instance = comp, \BancoRegistradores|registers~138feeder , BancoRegistradores|registers~138feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~138 , BancoRegistradores|registers~138, CPU, 1
instance = comp, \BancoRegistradores|registers~1045 , BancoRegistradores|registers~1045, CPU, 1
instance = comp, \BancoRegistradores|registers~1046 , BancoRegistradores|registers~1046, CPU, 1
instance = comp, \ULA|Add0~29 , ULA|Add0~29, CPU, 1
instance = comp, \MuxWriteRegister|Mux22~0 , MuxWriteRegister|Mux22~0, CPU, 1
instance = comp, \BancoRegistradores|registers~169 , BancoRegistradores|registers~169, CPU, 1
instance = comp, \BancoRegistradores|registers~1043 , BancoRegistradores|registers~1043, CPU, 1
instance = comp, \BancoRegistradores|registers~1044 , BancoRegistradores|registers~1044, CPU, 1
instance = comp, \MuxWriteRegister|Mux23~0 , MuxWriteRegister|Mux23~0, CPU, 1
instance = comp, \BancoRegistradores|registers~8 , BancoRegistradores|registers~8, CPU, 1
instance = comp, \BancoRegistradores|registers~1041 , BancoRegistradores|registers~1041, CPU, 1
instance = comp, \BancoRegistradores|registers~1042 , BancoRegistradores|registers~1042, CPU, 1
instance = comp, \MuxWriteRegister|Mux24~0 , MuxWriteRegister|Mux24~0, CPU, 1
instance = comp, \BancoRegistradores|registers~135 , BancoRegistradores|registers~135, CPU, 1
instance = comp, \BancoRegistradores|registers~1104 , BancoRegistradores|registers~1104, CPU, 1
instance = comp, \BancoRegistradores|registers~1105 , BancoRegistradores|registers~1105, CPU, 1
instance = comp, \ULA|Add0~23 , ULA|Add0~23, CPU, 1
instance = comp, \MuxWriteRegister|Mux25~0 , MuxWriteRegister|Mux25~0, CPU, 1
instance = comp, \BancoRegistradores|registers~166 , BancoRegistradores|registers~166, CPU, 1
instance = comp, \BancoRegistradores|registers~1102 , BancoRegistradores|registers~1102, CPU, 1
instance = comp, \BancoRegistradores|registers~1103 , BancoRegistradores|registers~1103, CPU, 1
instance = comp, \ULA|Add0~20 , ULA|Add0~20, CPU, 1
instance = comp, \MuxWriteRegister|Mux26~0 , MuxWriteRegister|Mux26~0, CPU, 1
instance = comp, \BancoRegistradores|registers~165 , BancoRegistradores|registers~165, CPU, 1
instance = comp, \BancoRegistradores|registers~1100 , BancoRegistradores|registers~1100, CPU, 1
instance = comp, \BancoRegistradores|registers~1101 , BancoRegistradores|registers~1101, CPU, 1
instance = comp, \ULA|Add0~17 , ULA|Add0~17, CPU, 1
instance = comp, \MuxWriteRegister|Mux27~0 , MuxWriteRegister|Mux27~0, CPU, 1
instance = comp, \BancoRegistradores|registers~132 , BancoRegistradores|registers~132, CPU, 1
instance = comp, \BancoRegistradores|registers~1033 , BancoRegistradores|registers~1033, CPU, 1
instance = comp, \BancoRegistradores|registers~1034 , BancoRegistradores|registers~1034, CPU, 1
instance = comp, \MuxEntradaULA|Z[4]~6 , MuxEntradaULA|Z[4]~6, CPU, 1
instance = comp, \ULA|Add0~14 , ULA|Add0~14, CPU, 1
instance = comp, \MuxWriteRegister|Mux28~0 , MuxWriteRegister|Mux28~0, CPU, 1
instance = comp, \BancoRegistradores|registers~163feeder , BancoRegistradores|registers~163feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~163 , BancoRegistradores|registers~163, CPU, 1
instance = comp, \BancoRegistradores|registers~1096 , BancoRegistradores|registers~1096, CPU, 1
instance = comp, \BancoRegistradores|registers~1097 , BancoRegistradores|registers~1097, CPU, 1
instance = comp, \ULA|Add0~11 , ULA|Add0~11, CPU, 1
instance = comp, \MuxWriteRegister|Mux29~0 , MuxWriteRegister|Mux29~0, CPU, 1
instance = comp, \BancoRegistradores|registers~34feeder , BancoRegistradores|registers~34feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~34 , BancoRegistradores|registers~34, CPU, 1
instance = comp, \BancoRegistradores|registers~1094 , BancoRegistradores|registers~1094, CPU, 1
instance = comp, \BancoRegistradores|registers~1095 , BancoRegistradores|registers~1095, CPU, 1
instance = comp, \ULA|Add0~8 , ULA|Add0~8, CPU, 1
instance = comp, \MuxWriteRegister|Mux30~0 , MuxWriteRegister|Mux30~0, CPU, 1
instance = comp, \BancoRegistradores|registers~161feeder , BancoRegistradores|registers~161feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~161 , BancoRegistradores|registers~161, CPU, 1
instance = comp, \BancoRegistradores|registers~1092 , BancoRegistradores|registers~1092, CPU, 1
instance = comp, \BancoRegistradores|registers~1093 , BancoRegistradores|registers~1093, CPU, 1
instance = comp, \ULA|Add0~5 , ULA|Add0~5, CPU, 1
instance = comp, \MuxWriteRegister|Mux31~0 , MuxWriteRegister|Mux31~0, CPU, 1
instance = comp, \BancoRegistradores|registers~0 , BancoRegistradores|registers~0, CPU, 1
instance = comp, \BancoRegistradores|registers~1024 , BancoRegistradores|registers~1024, CPU, 1
instance = comp, \BancoRegistradores|registers~1025 , BancoRegistradores|registers~1025, CPU, 1
instance = comp, \BancoRegistradores|registers~1026 , BancoRegistradores|registers~1026, CPU, 1
instance = comp, \BancoRegistradores|registers~141 , BancoRegistradores|registers~141, CPU, 1
instance = comp, \BancoRegistradores|registers~13feeder , BancoRegistradores|registers~13feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~13 , BancoRegistradores|registers~13, CPU, 1
instance = comp, \BancoRegistradores|registers~45 , BancoRegistradores|registers~45, CPU, 1
instance = comp, \BancoRegistradores|registers~1116 , BancoRegistradores|registers~1116, CPU, 1
instance = comp, \BancoRegistradores|registers~1117 , BancoRegistradores|registers~1117, CPU, 1
instance = comp, \ULA|Add0~39 , ULA|Add0~39, CPU, 1
instance = comp, \ULA|Add0~41 , ULA|Add0~41, CPU, 1
instance = comp, \MuxWriteRegister|Mux18~0 , MuxWriteRegister|Mux18~0, CPU, 1
instance = comp, \BancoRegistradores|registers~173 , BancoRegistradores|registers~173, CPU, 1
instance = comp, \BancoRegistradores|registers~1051 , BancoRegistradores|registers~1051, CPU, 1
instance = comp, \BancoRegistradores|registers~1052 , BancoRegistradores|registers~1052, CPU, 1
instance = comp, \MuxEntradaULA|Z[13]~15 , MuxEntradaULA|Z[13]~15, CPU, 1
instance = comp, \ULA|Add0~42 , ULA|Add0~42, CPU, 1
instance = comp, \ULA|Add0~44 , ULA|Add0~44, CPU, 1
instance = comp, \BancoRegistradores|registers~143 , BancoRegistradores|registers~143, CPU, 1
instance = comp, \BancoRegistradores|registers~15feeder , BancoRegistradores|registers~15feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~15 , BancoRegistradores|registers~15, CPU, 1
instance = comp, \BancoRegistradores|registers~47 , BancoRegistradores|registers~47, CPU, 1
instance = comp, \BancoRegistradores|registers~1120 , BancoRegistradores|registers~1120, CPU, 1
instance = comp, \BancoRegistradores|registers~1121 , BancoRegistradores|registers~1121, CPU, 1
instance = comp, \MuxEntradaULA|Z[15]~17 , MuxEntradaULA|Z[15]~17, CPU, 1
instance = comp, \ULA|Add0~45 , ULA|Add0~45, CPU, 1
instance = comp, \ULA|Add0~47 , ULA|Add0~47, CPU, 1
instance = comp, \BancoRegistradores|registers~176 , BancoRegistradores|registers~176, CPU, 1
instance = comp, \BancoRegistradores|registers~144 , BancoRegistradores|registers~144, CPU, 1
instance = comp, \BancoRegistradores|registers~1122 , BancoRegistradores|registers~1122, CPU, 1
instance = comp, \BancoRegistradores|registers~48 , BancoRegistradores|registers~48, CPU, 1
instance = comp, \BancoRegistradores|registers~1123 , BancoRegistradores|registers~1123, CPU, 1
instance = comp, \MuxEntradaULA|Z[16]~18 , MuxEntradaULA|Z[16]~18, CPU, 1
instance = comp, \ULA|Add0~48 , ULA|Add0~48, CPU, 1
instance = comp, \MuxEntradaULA|Z[17]~19 , MuxEntradaULA|Z[17]~19, CPU, 1
instance = comp, \BancoRegistradores|registers~145 , BancoRegistradores|registers~145, CPU, 1
instance = comp, \BancoRegistradores|registers~177 , BancoRegistradores|registers~177, CPU, 1
instance = comp, \BancoRegistradores|registers~17feeder , BancoRegistradores|registers~17feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~17 , BancoRegistradores|registers~17, CPU, 1
instance = comp, \BancoRegistradores|registers~1124 , BancoRegistradores|registers~1124, CPU, 1
instance = comp, \BancoRegistradores|registers~1125 , BancoRegistradores|registers~1125, CPU, 1
instance = comp, \ULA|Add0~51 , ULA|Add0~51, CPU, 1
instance = comp, \MuxEntradaULA|Z[18]~20 , MuxEntradaULA|Z[18]~20, CPU, 1
instance = comp, \BancoRegistradores|registers~18 , BancoRegistradores|registers~18, CPU, 1
instance = comp, \BancoRegistradores|registers~1126 , BancoRegistradores|registers~1126, CPU, 1
instance = comp, \BancoRegistradores|registers~178 , BancoRegistradores|registers~178, CPU, 1
instance = comp, \BancoRegistradores|registers~50 , BancoRegistradores|registers~50, CPU, 1
instance = comp, \BancoRegistradores|registers~1127 , BancoRegistradores|registers~1127, CPU, 1
instance = comp, \ULA|Add0~54 , ULA|Add0~54, CPU, 1
instance = comp, \MuxEntradaULA|Z[19]~21 , MuxEntradaULA|Z[19]~21, CPU, 1
instance = comp, \BancoRegistradores|registers~147 , BancoRegistradores|registers~147, CPU, 1
instance = comp, \BancoRegistradores|registers~51 , BancoRegistradores|registers~51, CPU, 1
instance = comp, \BancoRegistradores|registers~19 , BancoRegistradores|registers~19, CPU, 1
instance = comp, \BancoRegistradores|registers~1128 , BancoRegistradores|registers~1128, CPU, 1
instance = comp, \BancoRegistradores|registers~1129 , BancoRegistradores|registers~1129, CPU, 1
instance = comp, \ULA|Add0~57 , ULA|Add0~57, CPU, 1
instance = comp, \MuxEntradaULA|Z[20]~22 , MuxEntradaULA|Z[20]~22, CPU, 1
instance = comp, \BancoRegistradores|registers~20feeder , BancoRegistradores|registers~20feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~20 , BancoRegistradores|registers~20, CPU, 1
instance = comp, \BancoRegistradores|registers~148 , BancoRegistradores|registers~148, CPU, 1
instance = comp, \BancoRegistradores|registers~1130 , BancoRegistradores|registers~1130, CPU, 1
instance = comp, \BancoRegistradores|registers~52 , BancoRegistradores|registers~52, CPU, 1
instance = comp, \BancoRegistradores|registers~1131 , BancoRegistradores|registers~1131, CPU, 1
instance = comp, \ULA|Add0~60 , ULA|Add0~60, CPU, 1
instance = comp, \MuxEntradaULA|Z[21]~23 , MuxEntradaULA|Z[21]~23, CPU, 1
instance = comp, \BancoRegistradores|registers~149 , BancoRegistradores|registers~149, CPU, 1
instance = comp, \BancoRegistradores|registers~181 , BancoRegistradores|registers~181, CPU, 1
instance = comp, \BancoRegistradores|registers~53 , BancoRegistradores|registers~53, CPU, 1
instance = comp, \BancoRegistradores|registers~1132 , BancoRegistradores|registers~1132, CPU, 1
instance = comp, \BancoRegistradores|registers~1133 , BancoRegistradores|registers~1133, CPU, 1
instance = comp, \ULA|Add0~63 , ULA|Add0~63, CPU, 1
instance = comp, \MuxEntradaULA|Z[22]~24 , MuxEntradaULA|Z[22]~24, CPU, 1
instance = comp, \BancoRegistradores|registers~22feeder , BancoRegistradores|registers~22feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~22 , BancoRegistradores|registers~22, CPU, 1
instance = comp, \BancoRegistradores|registers~1134 , BancoRegistradores|registers~1134, CPU, 1
instance = comp, \BancoRegistradores|registers~182 , BancoRegistradores|registers~182, CPU, 1
instance = comp, \BancoRegistradores|registers~54feeder , BancoRegistradores|registers~54feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~54 , BancoRegistradores|registers~54, CPU, 1
instance = comp, \BancoRegistradores|registers~1135 , BancoRegistradores|registers~1135, CPU, 1
instance = comp, \ULA|Add0~66 , ULA|Add0~66, CPU, 1
instance = comp, \MuxEntradaULA|Z[24]~26 , MuxEntradaULA|Z[24]~26, CPU, 1
instance = comp, \BancoRegistradores|registers~24 , BancoRegistradores|registers~24, CPU, 1
instance = comp, \BancoRegistradores|registers~1138 , BancoRegistradores|registers~1138, CPU, 1
instance = comp, \BancoRegistradores|registers~184 , BancoRegistradores|registers~184, CPU, 1
instance = comp, \BancoRegistradores|registers~56 , BancoRegistradores|registers~56, CPU, 1
instance = comp, \BancoRegistradores|registers~1139 , BancoRegistradores|registers~1139, CPU, 1
instance = comp, \BancoRegistradores|registers~55feeder , BancoRegistradores|registers~55feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~55 , BancoRegistradores|registers~55, CPU, 1
instance = comp, \BancoRegistradores|registers~23 , BancoRegistradores|registers~23, CPU, 1
instance = comp, \BancoRegistradores|registers~1136 , BancoRegistradores|registers~1136, CPU, 1
instance = comp, \BancoRegistradores|registers~183 , BancoRegistradores|registers~183, CPU, 1
instance = comp, \BancoRegistradores|registers~1137 , BancoRegistradores|registers~1137, CPU, 1
instance = comp, \MuxEntradaULA|Z[23]~25 , MuxEntradaULA|Z[23]~25, CPU, 1
instance = comp, \ULA|Add0~69 , ULA|Add0~69, CPU, 1
instance = comp, \ULA|Add0~72 , ULA|Add0~72, CPU, 1
instance = comp, \MuxEntradaULA|Z[25]~27 , MuxEntradaULA|Z[25]~27, CPU, 1
instance = comp, \BancoRegistradores|registers~153 , BancoRegistradores|registers~153, CPU, 1
instance = comp, \BancoRegistradores|registers~57 , BancoRegistradores|registers~57, CPU, 1
instance = comp, \BancoRegistradores|registers~25 , BancoRegistradores|registers~25, CPU, 1
instance = comp, \BancoRegistradores|registers~1140 , BancoRegistradores|registers~1140, CPU, 1
instance = comp, \BancoRegistradores|registers~1141 , BancoRegistradores|registers~1141, CPU, 1
instance = comp, \ULA|Add0~75 , ULA|Add0~75, CPU, 1
instance = comp, \MuxEntradaULA|Z[26]~28 , MuxEntradaULA|Z[26]~28, CPU, 1
instance = comp, \BancoRegistradores|registers~26 , BancoRegistradores|registers~26, CPU, 1
instance = comp, \BancoRegistradores|registers~154 , BancoRegistradores|registers~154, CPU, 1
instance = comp, \BancoRegistradores|registers~1142 , BancoRegistradores|registers~1142, CPU, 1
instance = comp, \BancoRegistradores|registers~58 , BancoRegistradores|registers~58, CPU, 1
instance = comp, \BancoRegistradores|registers~1143 , BancoRegistradores|registers~1143, CPU, 1
instance = comp, \ULA|Add0~78 , ULA|Add0~78, CPU, 1
instance = comp, \MuxEntradaULA|Z[27]~29 , MuxEntradaULA|Z[27]~29, CPU, 1
instance = comp, \BancoRegistradores|registers~59 , BancoRegistradores|registers~59, CPU, 1
instance = comp, \BancoRegistradores|registers~155 , BancoRegistradores|registers~155, CPU, 1
instance = comp, \BancoRegistradores|registers~27 , BancoRegistradores|registers~27, CPU, 1
instance = comp, \BancoRegistradores|registers~1144 , BancoRegistradores|registers~1144, CPU, 1
instance = comp, \BancoRegistradores|registers~1145 , BancoRegistradores|registers~1145, CPU, 1
instance = comp, \ULA|Add0~81 , ULA|Add0~81, CPU, 1
instance = comp, \BancoRegistradores|registers~60 , BancoRegistradores|registers~60, CPU, 1
instance = comp, \BancoRegistradores|registers~28feeder , BancoRegistradores|registers~28feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~28 , BancoRegistradores|registers~28, CPU, 1
instance = comp, \BancoRegistradores|registers~156 , BancoRegistradores|registers~156, CPU, 1
instance = comp, \BancoRegistradores|registers~1146 , BancoRegistradores|registers~1146, CPU, 1
instance = comp, \BancoRegistradores|registers~1147 , BancoRegistradores|registers~1147, CPU, 1
instance = comp, \MuxEntradaULA|Z[28]~30 , MuxEntradaULA|Z[28]~30, CPU, 1
instance = comp, \ULA|Add0~84 , ULA|Add0~84, CPU, 1
instance = comp, \BancoRegistradores|registers~30 , BancoRegistradores|registers~30, CPU, 1
instance = comp, \BancoRegistradores|registers~1085 , BancoRegistradores|registers~1085, CPU, 1
instance = comp, \BancoRegistradores|registers~158 , BancoRegistradores|registers~158, CPU, 1
instance = comp, \BancoRegistradores|registers~190 , BancoRegistradores|registers~190, CPU, 1
instance = comp, \BancoRegistradores|registers~1086 , BancoRegistradores|registers~1086, CPU, 1
instance = comp, \MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14 , MemoriaDados|ram_rtl_0|auto_generated|ram_block1a14, CPU, 1
instance = comp, \MuxEntradaULA|Z[29]~31 , MuxEntradaULA|Z[29]~31, CPU, 1
instance = comp, \BancoRegistradores|registers~61 , BancoRegistradores|registers~61, CPU, 1
instance = comp, \BancoRegistradores|registers~157feeder , BancoRegistradores|registers~157feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~157 , BancoRegistradores|registers~157, CPU, 1
instance = comp, \BancoRegistradores|registers~29 , BancoRegistradores|registers~29, CPU, 1
instance = comp, \BancoRegistradores|registers~1148 , BancoRegistradores|registers~1148, CPU, 1
instance = comp, \BancoRegistradores|registers~1149 , BancoRegistradores|registers~1149, CPU, 1
instance = comp, \ULA|Add0~87 , ULA|Add0~87, CPU, 1
instance = comp, \MuxWriteRegister|Mux2~0 , MuxWriteRegister|Mux2~0, CPU, 1
instance = comp, \BancoRegistradores|registers~189 , BancoRegistradores|registers~189, CPU, 1
instance = comp, \BancoRegistradores|registers~1083 , BancoRegistradores|registers~1083, CPU, 1
instance = comp, \BancoRegistradores|registers~1084 , BancoRegistradores|registers~1084, CPU, 1
instance = comp, \MuxWriteRegister|Mux3~0 , MuxWriteRegister|Mux3~0, CPU, 1
instance = comp, \BancoRegistradores|registers~188 , BancoRegistradores|registers~188, CPU, 1
instance = comp, \BancoRegistradores|registers~1081 , BancoRegistradores|registers~1081, CPU, 1
instance = comp, \BancoRegistradores|registers~1082 , BancoRegistradores|registers~1082, CPU, 1
instance = comp, \MuxWriteRegister|Mux4~0 , MuxWriteRegister|Mux4~0, CPU, 1
instance = comp, \BancoRegistradores|registers~187 , BancoRegistradores|registers~187, CPU, 1
instance = comp, \BancoRegistradores|registers~1079 , BancoRegistradores|registers~1079, CPU, 1
instance = comp, \BancoRegistradores|registers~1080 , BancoRegistradores|registers~1080, CPU, 1
instance = comp, \MuxWriteRegister|Mux5~0 , MuxWriteRegister|Mux5~0, CPU, 1
instance = comp, \BancoRegistradores|registers~186 , BancoRegistradores|registers~186, CPU, 1
instance = comp, \BancoRegistradores|registers~1077 , BancoRegistradores|registers~1077, CPU, 1
instance = comp, \BancoRegistradores|registers~1078 , BancoRegistradores|registers~1078, CPU, 1
instance = comp, \MuxWriteRegister|Mux6~0 , MuxWriteRegister|Mux6~0, CPU, 1
instance = comp, \BancoRegistradores|registers~185 , BancoRegistradores|registers~185, CPU, 1
instance = comp, \BancoRegistradores|registers~1075 , BancoRegistradores|registers~1075, CPU, 1
instance = comp, \BancoRegistradores|registers~1076 , BancoRegistradores|registers~1076, CPU, 1
instance = comp, \MuxWriteRegister|Mux7~0 , MuxWriteRegister|Mux7~0, CPU, 1
instance = comp, \BancoRegistradores|registers~152 , BancoRegistradores|registers~152, CPU, 1
instance = comp, \BancoRegistradores|registers~1073 , BancoRegistradores|registers~1073, CPU, 1
instance = comp, \BancoRegistradores|registers~1074 , BancoRegistradores|registers~1074, CPU, 1
instance = comp, \MuxWriteRegister|Mux8~0 , MuxWriteRegister|Mux8~0, CPU, 1
instance = comp, \BancoRegistradores|registers~151 , BancoRegistradores|registers~151, CPU, 1
instance = comp, \BancoRegistradores|registers~1071 , BancoRegistradores|registers~1071, CPU, 1
instance = comp, \BancoRegistradores|registers~1072 , BancoRegistradores|registers~1072, CPU, 1
instance = comp, \MuxWriteRegister|Mux9~0 , MuxWriteRegister|Mux9~0, CPU, 1
instance = comp, \BancoRegistradores|registers~150 , BancoRegistradores|registers~150, CPU, 1
instance = comp, \BancoRegistradores|registers~1069 , BancoRegistradores|registers~1069, CPU, 1
instance = comp, \BancoRegistradores|registers~1070 , BancoRegistradores|registers~1070, CPU, 1
instance = comp, \MuxWriteRegister|Mux10~0 , MuxWriteRegister|Mux10~0, CPU, 1
instance = comp, \BancoRegistradores|registers~21 , BancoRegistradores|registers~21, CPU, 1
instance = comp, \BancoRegistradores|registers~1067 , BancoRegistradores|registers~1067, CPU, 1
instance = comp, \BancoRegistradores|registers~1068 , BancoRegistradores|registers~1068, CPU, 1
instance = comp, \MuxWriteRegister|Mux11~0 , MuxWriteRegister|Mux11~0, CPU, 1
instance = comp, \MuxWriteRegister|Mux11~1 , MuxWriteRegister|Mux11~1, CPU, 1
instance = comp, \BancoRegistradores|registers~180 , BancoRegistradores|registers~180, CPU, 1
instance = comp, \BancoRegistradores|registers~1065 , BancoRegistradores|registers~1065, CPU, 1
instance = comp, \BancoRegistradores|registers~1066 , BancoRegistradores|registers~1066, CPU, 1
instance = comp, \MuxWriteRegister|Mux12~0 , MuxWriteRegister|Mux12~0, CPU, 1
instance = comp, \BancoRegistradores|registers~179feeder , BancoRegistradores|registers~179feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~179 , BancoRegistradores|registers~179, CPU, 1
instance = comp, \BancoRegistradores|registers~1063 , BancoRegistradores|registers~1063, CPU, 1
instance = comp, \BancoRegistradores|registers~1064 , BancoRegistradores|registers~1064, CPU, 1
instance = comp, \MuxWriteRegister|Mux13~0 , MuxWriteRegister|Mux13~0, CPU, 1
instance = comp, \BancoRegistradores|registers~146 , BancoRegistradores|registers~146, CPU, 1
instance = comp, \BancoRegistradores|registers~1061 , BancoRegistradores|registers~1061, CPU, 1
instance = comp, \BancoRegistradores|registers~1062 , BancoRegistradores|registers~1062, CPU, 1
instance = comp, \MuxWriteRegister|Mux14~0 , MuxWriteRegister|Mux14~0, CPU, 1
instance = comp, \BancoRegistradores|registers~49feeder , BancoRegistradores|registers~49feeder, CPU, 1
instance = comp, \BancoRegistradores|registers~49 , BancoRegistradores|registers~49, CPU, 1
instance = comp, \BancoRegistradores|registers~1059 , BancoRegistradores|registers~1059, CPU, 1
instance = comp, \BancoRegistradores|registers~1060 , BancoRegistradores|registers~1060, CPU, 1
instance = comp, \MuxWriteRegister|Mux15~0 , MuxWriteRegister|Mux15~0, CPU, 1
instance = comp, \BancoRegistradores|registers~16 , BancoRegistradores|registers~16, CPU, 1
instance = comp, \BancoRegistradores|registers~1057 , BancoRegistradores|registers~1057, CPU, 1
instance = comp, \BancoRegistradores|registers~1058 , BancoRegistradores|registers~1058, CPU, 1
instance = comp, \MuxWriteRegister|Mux16~0 , MuxWriteRegister|Mux16~0, CPU, 1
instance = comp, \BancoRegistradores|registers~175 , BancoRegistradores|registers~175, CPU, 1
instance = comp, \BancoRegistradores|registers~1055 , BancoRegistradores|registers~1055, CPU, 1
instance = comp, \BancoRegistradores|registers~1056 , BancoRegistradores|registers~1056, CPU, 1
instance = comp, \MuxWriteRegister|Mux17~0 , MuxWriteRegister|Mux17~0, CPU, 1
instance = comp, \BancoRegistradores|registers~142 , BancoRegistradores|registers~142, CPU, 1
instance = comp, \BancoRegistradores|registers~1053 , BancoRegistradores|registers~1053, CPU, 1
instance = comp, \BancoRegistradores|registers~1054 , BancoRegistradores|registers~1054, CPU, 1
instance = comp, \MuxEntradaULA|Z[30]~32 , MuxEntradaULA|Z[30]~32, CPU, 1
instance = comp, \ULA|Add0~90 , ULA|Add0~90, CPU, 1
instance = comp, \MuxWriteRegister|Mux1~0 , MuxWriteRegister|Mux1~0, CPU, 1
instance = comp, \BancoRegistradores|registers~62 , BancoRegistradores|registers~62, CPU, 1
instance = comp, \BancoRegistradores|registers~1150 , BancoRegistradores|registers~1150, CPU, 1
instance = comp, \BancoRegistradores|registers~1151 , BancoRegistradores|registers~1151, CPU, 1
instance = comp, \ULA|Add0~93 , ULA|Add0~93, CPU, 1
instance = comp, \MuxWriteRegister|Mux0~0 , MuxWriteRegister|Mux0~0, CPU, 1
instance = comp, \BancoRegistradores|registers~63 , BancoRegistradores|registers~63, CPU, 1
instance = comp, \BancoRegistradores|registers~1152 , BancoRegistradores|registers~1152, CPU, 1
instance = comp, \BancoRegistradores|registers~1153 , BancoRegistradores|registers~1153, CPU, 1
instance = comp, \EntradaSaida|mem_out[31] , EntradaSaida|mem_out[31], CPU, 1
instance = comp, \EntradaSaida|mem_out[16] , EntradaSaida|mem_out[16], CPU, 1
instance = comp, \EntradaSaida|mem_out[15] , EntradaSaida|mem_out[15], CPU, 1
instance = comp, \EntradaSaida|mem_out[14] , EntradaSaida|mem_out[14], CPU, 1
instance = comp, \EntradaSaida|mem_out[13] , EntradaSaida|mem_out[13], CPU, 1
instance = comp, \EntradaSaida|mem_out[12] , EntradaSaida|mem_out[12], CPU, 1
instance = comp, \EntradaSaida|mem_out[11] , EntradaSaida|mem_out[11], CPU, 1
instance = comp, \EntradaSaida|mem_out[10] , EntradaSaida|mem_out[10], CPU, 1
instance = comp, \EntradaSaida|mem_out[9] , EntradaSaida|mem_out[9], CPU, 1
instance = comp, \EntradaSaida|mem_out[8] , EntradaSaida|mem_out[8], CPU, 1
instance = comp, \EntradaSaida|mem_out[7] , EntradaSaida|mem_out[7], CPU, 1
instance = comp, \EntradaSaida|mem_out[6] , EntradaSaida|mem_out[6], CPU, 1
instance = comp, \EntradaSaida|mem_out[5] , EntradaSaida|mem_out[5], CPU, 1
instance = comp, \EntradaSaida|mem_out[4] , EntradaSaida|mem_out[4], CPU, 1
instance = comp, \EntradaSaida|mem_out[3] , EntradaSaida|mem_out[3], CPU, 1
instance = comp, \EntradaSaida|mem_out[2] , EntradaSaida|mem_out[2], CPU, 1
instance = comp, \EntradaSaida|mem_out[1] , EntradaSaida|mem_out[1], CPU, 1
instance = comp, \EntradaSaida|mem_out[0] , EntradaSaida|mem_out[0], CPU, 1
instance = comp, \BCDConverter|Add0~0 , BCDConverter|Add0~0, CPU, 1
instance = comp, \BCDConverter|Add0~2 , BCDConverter|Add0~2, CPU, 1
instance = comp, \BCDConverter|Add0~4 , BCDConverter|Add0~4, CPU, 1
instance = comp, \BCDConverter|Add0~6 , BCDConverter|Add0~6, CPU, 1
instance = comp, \BCDConverter|Add0~8 , BCDConverter|Add0~8, CPU, 1
instance = comp, \BCDConverter|Add0~10 , BCDConverter|Add0~10, CPU, 1
instance = comp, \BCDConverter|Add0~12 , BCDConverter|Add0~12, CPU, 1
instance = comp, \BCDConverter|Add0~14 , BCDConverter|Add0~14, CPU, 1
instance = comp, \BCDConverter|Add0~16 , BCDConverter|Add0~16, CPU, 1
instance = comp, \BCDConverter|Add0~18 , BCDConverter|Add0~18, CPU, 1
instance = comp, \BCDConverter|Add0~20 , BCDConverter|Add0~20, CPU, 1
instance = comp, \BCDConverter|Add0~22 , BCDConverter|Add0~22, CPU, 1
instance = comp, \BCDConverter|Add0~24 , BCDConverter|Add0~24, CPU, 1
instance = comp, \BCDConverter|Add0~26 , BCDConverter|Add0~26, CPU, 1
instance = comp, \BCDConverter|Add0~28 , BCDConverter|Add0~28, CPU, 1
instance = comp, \BCDConverter|Add0~30 , BCDConverter|Add0~30, CPU, 1
instance = comp, \BCDConverter|Add0~32 , BCDConverter|Add0~32, CPU, 1
instance = comp, \BCDConverter|abs_value[16]~14 , BCDConverter|abs_value[16]~14, CPU, 1
instance = comp, \EntradaSaida|mem_out[21] , EntradaSaida|mem_out[21], CPU, 1
instance = comp, \EntradaSaida|mem_out[20] , EntradaSaida|mem_out[20], CPU, 1
instance = comp, \EntradaSaida|mem_out[19] , EntradaSaida|mem_out[19], CPU, 1
instance = comp, \EntradaSaida|mem_out[18] , EntradaSaida|mem_out[18], CPU, 1
instance = comp, \EntradaSaida|mem_out[17] , EntradaSaida|mem_out[17], CPU, 1
instance = comp, \BCDConverter|Add0~34 , BCDConverter|Add0~34, CPU, 1
instance = comp, \BCDConverter|Add0~36 , BCDConverter|Add0~36, CPU, 1
instance = comp, \BCDConverter|Add0~38 , BCDConverter|Add0~38, CPU, 1
instance = comp, \BCDConverter|Add0~40 , BCDConverter|Add0~40, CPU, 1
instance = comp, \BCDConverter|Add0~42 , BCDConverter|Add0~42, CPU, 1
instance = comp, \BCDConverter|abs_value[21]~9 , BCDConverter|abs_value[21]~9, CPU, 1
instance = comp, \EntradaSaida|mem_out[23] , EntradaSaida|mem_out[23], CPU, 1
instance = comp, \EntradaSaida|mem_out[22] , EntradaSaida|mem_out[22], CPU, 1
instance = comp, \BCDConverter|Add0~44 , BCDConverter|Add0~44, CPU, 1
instance = comp, \BCDConverter|Add0~46 , BCDConverter|Add0~46, CPU, 1
instance = comp, \BCDConverter|abs_value[23]~7 , BCDConverter|abs_value[23]~7, CPU, 1
instance = comp, \EntradaSaida|mem_out[29] , EntradaSaida|mem_out[29], CPU, 1
instance = comp, \EntradaSaida|mem_out[28] , EntradaSaida|mem_out[28], CPU, 1
instance = comp, \EntradaSaida|mem_out[27] , EntradaSaida|mem_out[27], CPU, 1
instance = comp, \EntradaSaida|mem_out[26] , EntradaSaida|mem_out[26], CPU, 1
instance = comp, \EntradaSaida|mem_out[25] , EntradaSaida|mem_out[25], CPU, 1
instance = comp, \EntradaSaida|mem_out[24] , EntradaSaida|mem_out[24], CPU, 1
instance = comp, \BCDConverter|Add0~48 , BCDConverter|Add0~48, CPU, 1
instance = comp, \BCDConverter|Add0~50 , BCDConverter|Add0~50, CPU, 1
instance = comp, \BCDConverter|Add0~52 , BCDConverter|Add0~52, CPU, 1
instance = comp, \BCDConverter|Add0~54 , BCDConverter|Add0~54, CPU, 1
instance = comp, \BCDConverter|Add0~56 , BCDConverter|Add0~56, CPU, 1
instance = comp, \BCDConverter|Add0~58 , BCDConverter|Add0~58, CPU, 1
instance = comp, \BCDConverter|abs_value[29]~0 , BCDConverter|abs_value[29]~0, CPU, 1
instance = comp, \EntradaSaida|mem_out[30] , EntradaSaida|mem_out[30], CPU, 1
instance = comp, \BCDConverter|Add0~60 , BCDConverter|Add0~60, CPU, 1
instance = comp, \BCDConverter|abs_value[30]~1 , BCDConverter|abs_value[30]~1, CPU, 1
instance = comp, \BCDConverter|Add0~62 , BCDConverter|Add0~62, CPU, 1
instance = comp, \BCDConverter|unidade~1 , BCDConverter|unidade~1, CPU, 1
instance = comp, \BCDConverter|unidade~0 , BCDConverter|unidade~0, CPU, 1
instance = comp, \BCDConverter|unidade~2 , BCDConverter|unidade~2, CPU, 1
instance = comp, \BCDConverter|abs_value[28]~2 , BCDConverter|abs_value[28]~2, CPU, 1
instance = comp, \BCDConverter|unidade~4 , BCDConverter|unidade~4, CPU, 1
instance = comp, \BCDConverter|unidade~3 , BCDConverter|unidade~3, CPU, 1
instance = comp, \BCDConverter|LessThan1~0 , BCDConverter|LessThan1~0, CPU, 1
instance = comp, \BCDConverter|unidade~5 , BCDConverter|unidade~5, CPU, 1
instance = comp, \BCDConverter|LessThan2~0 , BCDConverter|LessThan2~0, CPU, 1
instance = comp, \BCDConverter|unidade~6 , BCDConverter|unidade~6, CPU, 1
instance = comp, \BCDConverter|abs_value[27]~3 , BCDConverter|abs_value[27]~3, CPU, 1
instance = comp, \BCDConverter|unidade~8 , BCDConverter|unidade~8, CPU, 1
instance = comp, \BCDConverter|unidade~7 , BCDConverter|unidade~7, CPU, 1
instance = comp, \BCDConverter|unidade~9 , BCDConverter|unidade~9, CPU, 1
instance = comp, \BCDConverter|abs_value[26]~4 , BCDConverter|abs_value[26]~4, CPU, 1
instance = comp, \BCDConverter|unidade~12 , BCDConverter|unidade~12, CPU, 1
instance = comp, \BCDConverter|unidade~10 , BCDConverter|unidade~10, CPU, 1
instance = comp, \BCDConverter|unidade~11 , BCDConverter|unidade~11, CPU, 1
instance = comp, \BCDConverter|abs_value[25]~5 , BCDConverter|abs_value[25]~5, CPU, 1
instance = comp, \BCDConverter|unidade~15 , BCDConverter|unidade~15, CPU, 1
instance = comp, \BCDConverter|abs_value[24]~6 , BCDConverter|abs_value[24]~6, CPU, 1
instance = comp, \BCDConverter|unidade~13 , BCDConverter|unidade~13, CPU, 1
instance = comp, \BCDConverter|unidade~14 , BCDConverter|unidade~14, CPU, 1
instance = comp, \BCDConverter|unidade~17 , BCDConverter|unidade~17, CPU, 1
instance = comp, \BCDConverter|unidade~18 , BCDConverter|unidade~18, CPU, 1
instance = comp, \BCDConverter|unidade~16 , BCDConverter|unidade~16, CPU, 1
instance = comp, \BCDConverter|unidade~19 , BCDConverter|unidade~19, CPU, 1
instance = comp, \BCDConverter|unidade~21 , BCDConverter|unidade~21, CPU, 1
instance = comp, \BCDConverter|unidade~20 , BCDConverter|unidade~20, CPU, 1
instance = comp, \BCDConverter|abs_value[22]~8 , BCDConverter|abs_value[22]~8, CPU, 1
instance = comp, \BCDConverter|unidade~24 , BCDConverter|unidade~24, CPU, 1
instance = comp, \BCDConverter|unidade~22 , BCDConverter|unidade~22, CPU, 1
instance = comp, \BCDConverter|unidade~23 , BCDConverter|unidade~23, CPU, 1
instance = comp, \BCDConverter|unidade~27 , BCDConverter|unidade~27, CPU, 1
instance = comp, \BCDConverter|unidade~25 , BCDConverter|unidade~25, CPU, 1
instance = comp, \BCDConverter|abs_value[20]~10 , BCDConverter|abs_value[20]~10, CPU, 1
instance = comp, \BCDConverter|unidade~26 , BCDConverter|unidade~26, CPU, 1
instance = comp, \BCDConverter|unidade~30 , BCDConverter|unidade~30, CPU, 1
instance = comp, \BCDConverter|unidade~28 , BCDConverter|unidade~28, CPU, 1
instance = comp, \BCDConverter|unidade~29 , BCDConverter|unidade~29, CPU, 1
instance = comp, \BCDConverter|abs_value[19]~11 , BCDConverter|abs_value[19]~11, CPU, 1
instance = comp, \BCDConverter|unidade~32 , BCDConverter|unidade~32, CPU, 1
instance = comp, \BCDConverter|unidade~31 , BCDConverter|unidade~31, CPU, 1
instance = comp, \BCDConverter|unidade~33 , BCDConverter|unidade~33, CPU, 1
instance = comp, \BCDConverter|abs_value[18]~12 , BCDConverter|abs_value[18]~12, CPU, 1
instance = comp, \BCDConverter|unidade~34 , BCDConverter|unidade~34, CPU, 1
instance = comp, \BCDConverter|abs_value[17]~13 , BCDConverter|abs_value[17]~13, CPU, 1
instance = comp, \BCDConverter|unidade~36 , BCDConverter|unidade~36, CPU, 1
instance = comp, \BCDConverter|unidade~35 , BCDConverter|unidade~35, CPU, 1
instance = comp, \BCDConverter|unidade~37 , BCDConverter|unidade~37, CPU, 1
instance = comp, \BCDConverter|unidade~39 , BCDConverter|unidade~39, CPU, 1
instance = comp, \BCDConverter|unidade~38 , BCDConverter|unidade~38, CPU, 1
instance = comp, \BCDConverter|unidade~42 , BCDConverter|unidade~42, CPU, 1
instance = comp, \BCDConverter|abs_value[15]~15 , BCDConverter|abs_value[15]~15, CPU, 1
instance = comp, \BCDConverter|unidade~40 , BCDConverter|unidade~40, CPU, 1
instance = comp, \BCDConverter|unidade~41 , BCDConverter|unidade~41, CPU, 1
instance = comp, \BCDConverter|unidade~45 , BCDConverter|unidade~45, CPU, 1
instance = comp, \BCDConverter|unidade~44 , BCDConverter|unidade~44, CPU, 1
instance = comp, \BCDConverter|unidade~43 , BCDConverter|unidade~43, CPU, 1
instance = comp, \BCDConverter|abs_value[14]~16 , BCDConverter|abs_value[14]~16, CPU, 1
instance = comp, \BCDConverter|unidade~47 , BCDConverter|unidade~47, CPU, 1
instance = comp, \BCDConverter|abs_value[13]~17 , BCDConverter|abs_value[13]~17, CPU, 1
instance = comp, \BCDConverter|unidade~46 , BCDConverter|unidade~46, CPU, 1
instance = comp, \BCDConverter|unidade~48 , BCDConverter|unidade~48, CPU, 1
instance = comp, \BCDConverter|unidade~50 , BCDConverter|unidade~50, CPU, 1
instance = comp, \BCDConverter|unidade~49 , BCDConverter|unidade~49, CPU, 1
instance = comp, \BCDConverter|abs_value[12]~18 , BCDConverter|abs_value[12]~18, CPU, 1
instance = comp, \BCDConverter|unidade~51 , BCDConverter|unidade~51, CPU, 1
instance = comp, \BCDConverter|unidade~54 , BCDConverter|unidade~54, CPU, 1
instance = comp, \BCDConverter|unidade~53 , BCDConverter|unidade~53, CPU, 1
instance = comp, \BCDConverter|abs_value[11]~19 , BCDConverter|abs_value[11]~19, CPU, 1
instance = comp, \BCDConverter|unidade~52 , BCDConverter|unidade~52, CPU, 1
instance = comp, \BCDConverter|unidade~56 , BCDConverter|unidade~56, CPU, 1
instance = comp, \BCDConverter|unidade~57 , BCDConverter|unidade~57, CPU, 1
instance = comp, \BCDConverter|unidade~55 , BCDConverter|unidade~55, CPU, 1
instance = comp, \BCDConverter|abs_value[10]~20 , BCDConverter|abs_value[10]~20, CPU, 1
instance = comp, \BCDConverter|unidade~59 , BCDConverter|unidade~59, CPU, 1
instance = comp, \BCDConverter|unidade~58 , BCDConverter|unidade~58, CPU, 1
instance = comp, \BCDConverter|abs_value[9]~21 , BCDConverter|abs_value[9]~21, CPU, 1
instance = comp, \BCDConverter|unidade~60 , BCDConverter|unidade~60, CPU, 1
instance = comp, \BCDConverter|unidade~104 , BCDConverter|unidade~104, CPU, 1
instance = comp, \BCDConverter|unidade~99 , BCDConverter|unidade~99, CPU, 1
instance = comp, \BCDConverter|unidade~95 , BCDConverter|unidade~95, CPU, 1
instance = comp, \BCDConverter|unidade~91 , BCDConverter|unidade~91, CPU, 1
instance = comp, \BCDConverter|unidade~86 , BCDConverter|unidade~86, CPU, 1
instance = comp, \BCDConverter|unidade~85 , BCDConverter|unidade~85, CPU, 1
instance = comp, \BCDConverter|dezena~1 , BCDConverter|dezena~1, CPU, 1
instance = comp, \BCDConverter|dezena~3 , BCDConverter|dezena~3, CPU, 1
instance = comp, \BCDConverter|dezena~4 , BCDConverter|dezena~4, CPU, 1
instance = comp, \BCDConverter|unidade~87 , BCDConverter|unidade~87, CPU, 1
instance = comp, \BCDConverter|dezena~2 , BCDConverter|dezena~2, CPU, 1
instance = comp, \BCDConverter|dezena~7 , BCDConverter|dezena~7, CPU, 1
instance = comp, \BCDConverter|dezena~6 , BCDConverter|dezena~6, CPU, 1
instance = comp, \BCDConverter|unidade~88 , BCDConverter|unidade~88, CPU, 1
instance = comp, \BCDConverter|dezena~5 , BCDConverter|dezena~5, CPU, 1
instance = comp, \BCDConverter|dezena~10 , BCDConverter|dezena~10, CPU, 1
instance = comp, \BCDConverter|dezena~9 , BCDConverter|dezena~9, CPU, 1
instance = comp, \BCDConverter|unidade~89 , BCDConverter|unidade~89, CPU, 1
instance = comp, \BCDConverter|dezena~8 , BCDConverter|dezena~8, CPU, 1
instance = comp, \BCDConverter|dezena~13 , BCDConverter|dezena~13, CPU, 1
instance = comp, \BCDConverter|dezena~12 , BCDConverter|dezena~12, CPU, 1
instance = comp, \BCDConverter|unidade~90 , BCDConverter|unidade~90, CPU, 1
instance = comp, \BCDConverter|dezena~11 , BCDConverter|dezena~11, CPU, 1
instance = comp, \BCDConverter|dezena~14 , BCDConverter|dezena~14, CPU, 1
instance = comp, \BCDConverter|dezena~15 , BCDConverter|dezena~15, CPU, 1
instance = comp, \BCDConverter|dezena~16 , BCDConverter|dezena~16, CPU, 1
instance = comp, \BCDConverter|dezena~19 , BCDConverter|dezena~19, CPU, 1
instance = comp, \BCDConverter|dezena~17 , BCDConverter|dezena~17, CPU, 1
instance = comp, \BCDConverter|dezena~18 , BCDConverter|dezena~18, CPU, 1
instance = comp, \BCDConverter|unidade~92 , BCDConverter|unidade~92, CPU, 1
instance = comp, \BCDConverter|dezena~22 , BCDConverter|dezena~22, CPU, 1
instance = comp, \BCDConverter|dezena~20 , BCDConverter|dezena~20, CPU, 1
instance = comp, \BCDConverter|dezena~21 , BCDConverter|dezena~21, CPU, 1
instance = comp, \BCDConverter|unidade~93 , BCDConverter|unidade~93, CPU, 1
instance = comp, \BCDConverter|dezena~25 , BCDConverter|dezena~25, CPU, 1
instance = comp, \BCDConverter|dezena~24 , BCDConverter|dezena~24, CPU, 1
instance = comp, \BCDConverter|dezena~23 , BCDConverter|dezena~23, CPU, 1
instance = comp, \BCDConverter|unidade~94 , BCDConverter|unidade~94, CPU, 1
instance = comp, \BCDConverter|dezena~26 , BCDConverter|dezena~26, CPU, 1
instance = comp, \BCDConverter|dezena~27 , BCDConverter|dezena~27, CPU, 1
instance = comp, \BCDConverter|dezena~28 , BCDConverter|dezena~28, CPU, 1
instance = comp, \BCDConverter|dezena~31 , BCDConverter|dezena~31, CPU, 1
instance = comp, \BCDConverter|dezena~29 , BCDConverter|dezena~29, CPU, 1
instance = comp, \BCDConverter|dezena~30 , BCDConverter|dezena~30, CPU, 1
instance = comp, \BCDConverter|unidade~96 , BCDConverter|unidade~96, CPU, 1
instance = comp, \BCDConverter|dezena~33 , BCDConverter|dezena~33, CPU, 1
instance = comp, \BCDConverter|dezena~32 , BCDConverter|dezena~32, CPU, 1
instance = comp, \BCDConverter|dezena~34 , BCDConverter|dezena~34, CPU, 1
instance = comp, \BCDConverter|unidade~97 , BCDConverter|unidade~97, CPU, 1
instance = comp, \BCDConverter|dezena~36 , BCDConverter|dezena~36, CPU, 1
instance = comp, \BCDConverter|dezena~35 , BCDConverter|dezena~35, CPU, 1
instance = comp, \BCDConverter|dezena~37 , BCDConverter|dezena~37, CPU, 1
instance = comp, \BCDConverter|unidade~98 , BCDConverter|unidade~98, CPU, 1
instance = comp, \BCDConverter|dezena~39 , BCDConverter|dezena~39, CPU, 1
instance = comp, \BCDConverter|dezena~38 , BCDConverter|dezena~38, CPU, 1
instance = comp, \BCDConverter|dezena~40 , BCDConverter|dezena~40, CPU, 1
instance = comp, \BCDConverter|dezena~43 , BCDConverter|dezena~43, CPU, 1
instance = comp, \BCDConverter|dezena~42 , BCDConverter|dezena~42, CPU, 1
instance = comp, \BCDConverter|unidade~100 , BCDConverter|unidade~100, CPU, 1
instance = comp, \BCDConverter|dezena~41 , BCDConverter|dezena~41, CPU, 1
instance = comp, \BCDConverter|dezena~45 , BCDConverter|dezena~45, CPU, 1
instance = comp, \BCDConverter|dezena~46 , BCDConverter|dezena~46, CPU, 1
instance = comp, \BCDConverter|unidade~101 , BCDConverter|unidade~101, CPU, 1
instance = comp, \BCDConverter|dezena~44 , BCDConverter|dezena~44, CPU, 1
instance = comp, \BCDConverter|dezena~49 , BCDConverter|dezena~49, CPU, 1
instance = comp, \BCDConverter|dezena~48 , BCDConverter|dezena~48, CPU, 1
instance = comp, \BCDConverter|unidade~102 , BCDConverter|unidade~102, CPU, 1
instance = comp, \BCDConverter|dezena~47 , BCDConverter|dezena~47, CPU, 1
instance = comp, \BCDConverter|dezena~51 , BCDConverter|dezena~51, CPU, 1
instance = comp, \BCDConverter|dezena~52 , BCDConverter|dezena~52, CPU, 1
instance = comp, \BCDConverter|unidade~103 , BCDConverter|unidade~103, CPU, 1
instance = comp, \BCDConverter|dezena~50 , BCDConverter|dezena~50, CPU, 1
instance = comp, \BCDConverter|dezena~54 , BCDConverter|dezena~54, CPU, 1
instance = comp, \BCDConverter|dezena~55 , BCDConverter|dezena~55, CPU, 1
instance = comp, \BCDConverter|dezena~53 , BCDConverter|dezena~53, CPU, 1
instance = comp, \BCDConverter|dezena~57 , BCDConverter|dezena~57, CPU, 1
instance = comp, \BCDConverter|dezena~58 , BCDConverter|dezena~58, CPU, 1
instance = comp, \BCDConverter|unidade~62 , BCDConverter|unidade~62, CPU, 1
instance = comp, \BCDConverter|unidade~63 , BCDConverter|unidade~63, CPU, 1
instance = comp, \BCDConverter|abs_value[8]~22 , BCDConverter|abs_value[8]~22, CPU, 1
instance = comp, \BCDConverter|unidade~61 , BCDConverter|unidade~61, CPU, 1
instance = comp, \BCDConverter|unidade~105 , BCDConverter|unidade~105, CPU, 1
instance = comp, \BCDConverter|dezena~56 , BCDConverter|dezena~56, CPU, 1
instance = comp, \BCDConverter|dezena~61 , BCDConverter|dezena~61, CPU, 1
instance = comp, \BCDConverter|dezena~59 , BCDConverter|dezena~59, CPU, 1
instance = comp, \BCDConverter|unidade~66 , BCDConverter|unidade~66, CPU, 1
instance = comp, \BCDConverter|unidade~64 , BCDConverter|unidade~64, CPU, 1
instance = comp, \BCDConverter|abs_value[7]~23 , BCDConverter|abs_value[7]~23, CPU, 1
instance = comp, \BCDConverter|unidade~65 , BCDConverter|unidade~65, CPU, 1
instance = comp, \BCDConverter|unidade~106 , BCDConverter|unidade~106, CPU, 1
instance = comp, \BCDConverter|dezena~60 , BCDConverter|dezena~60, CPU, 1
instance = comp, \BCDConverter|dezena~63 , BCDConverter|dezena~63, CPU, 1
instance = comp, \BCDConverter|dezena~64 , BCDConverter|dezena~64, CPU, 1
instance = comp, \BCDConverter|unidade~68 , BCDConverter|unidade~68, CPU, 1
instance = comp, \BCDConverter|unidade~69 , BCDConverter|unidade~69, CPU, 1
instance = comp, \BCDConverter|abs_value[6]~24 , BCDConverter|abs_value[6]~24, CPU, 1
instance = comp, \BCDConverter|unidade~67 , BCDConverter|unidade~67, CPU, 1
instance = comp, \BCDConverter|unidade~107 , BCDConverter|unidade~107, CPU, 1
instance = comp, \BCDConverter|dezena~62 , BCDConverter|dezena~62, CPU, 1
instance = comp, \BCDConverter|dezena~67 , BCDConverter|dezena~67, CPU, 1
instance = comp, \BCDConverter|dezena~66 , BCDConverter|dezena~66, CPU, 1
instance = comp, \BCDConverter|unidade~71 , BCDConverter|unidade~71, CPU, 1
instance = comp, \BCDConverter|unidade~72 , BCDConverter|unidade~72, CPU, 1
instance = comp, \BCDConverter|unidade~70 , BCDConverter|unidade~70, CPU, 1
instance = comp, \BCDConverter|abs_value[5]~25 , BCDConverter|abs_value[5]~25, CPU, 1
instance = comp, \BCDConverter|unidade~108 , BCDConverter|unidade~108, CPU, 1
instance = comp, \BCDConverter|dezena~65 , BCDConverter|dezena~65, CPU, 1
instance = comp, \BCDConverter|dezena~69 , BCDConverter|dezena~69, CPU, 1
instance = comp, \BCDConverter|dezena~70 , BCDConverter|dezena~70, CPU, 1
instance = comp, \BCDConverter|unidade~73 , BCDConverter|unidade~73, CPU, 1
instance = comp, \BCDConverter|unidade~75 , BCDConverter|unidade~75, CPU, 1
instance = comp, \BCDConverter|abs_value[4]~26 , BCDConverter|abs_value[4]~26, CPU, 1
instance = comp, \BCDConverter|unidade~74 , BCDConverter|unidade~74, CPU, 1
instance = comp, \BCDConverter|unidade~109 , BCDConverter|unidade~109, CPU, 1
instance = comp, \BCDConverter|dezena~68 , BCDConverter|dezena~68, CPU, 1
instance = comp, \BCDConverter|dezena~71 , BCDConverter|dezena~71, CPU, 1
instance = comp, \BCDConverter|unidade~76 , BCDConverter|unidade~76, CPU, 1
instance = comp, \BCDConverter|unidade~78 , BCDConverter|unidade~78, CPU, 1
instance = comp, \BCDConverter|abs_value[3]~27 , BCDConverter|abs_value[3]~27, CPU, 1
instance = comp, \BCDConverter|unidade~77 , BCDConverter|unidade~77, CPU, 1
instance = comp, \BCDConverter|unidade~110 , BCDConverter|unidade~110, CPU, 1
instance = comp, \BCDConverter|dezena~72 , BCDConverter|dezena~72, CPU, 1
instance = comp, \BCDConverter|dezena~73 , BCDConverter|dezena~73, CPU, 1
instance = comp, \BCDConverter|dezena~76 , BCDConverter|dezena~76, CPU, 1
instance = comp, \BCDConverter|dezena~75 , BCDConverter|dezena~75, CPU, 1
instance = comp, \BCDConverter|dezena~74 , BCDConverter|dezena~74, CPU, 1
instance = comp, \BCDConverter|unidade~81 , BCDConverter|unidade~81, CPU, 1
instance = comp, \BCDConverter|unidade~80 , BCDConverter|unidade~80, CPU, 1
instance = comp, \BCDConverter|abs_value[2]~28 , BCDConverter|abs_value[2]~28, CPU, 1
instance = comp, \BCDConverter|unidade~79 , BCDConverter|unidade~79, CPU, 1
instance = comp, \BCDConverter|unidade~111 , BCDConverter|unidade~111, CPU, 1
instance = comp, \BCDConverter|dezena[3]~79 , BCDConverter|dezena[3]~79, CPU, 1
instance = comp, \BCDConverter|dezena[2]~78 , BCDConverter|dezena[2]~78, CPU, 1
instance = comp, \BCDConverter|abs_value[1]~29 , BCDConverter|abs_value[1]~29, CPU, 1
instance = comp, \BCDConverter|unidade~82 , BCDConverter|unidade~82, CPU, 1
instance = comp, \BCDConverter|unidade~84 , BCDConverter|unidade~84, CPU, 1
instance = comp, \BCDConverter|unidade~83 , BCDConverter|unidade~83, CPU, 1
instance = comp, \BCDConverter|dezena[0]~0 , BCDConverter|dezena[0]~0, CPU, 1
instance = comp, \BCDConverter|dezena[1]~77 , BCDConverter|dezena[1]~77, CPU, 1
instance = comp, \dezena7seg|WideOr6~0 , dezena7seg|WideOr6~0, CPU, 1
instance = comp, \dezena7seg|WideOr5~0 , dezena7seg|WideOr5~0, CPU, 1
instance = comp, \dezena7seg|WideOr4~0 , dezena7seg|WideOr4~0, CPU, 1
instance = comp, \dezena7seg|WideOr3~0 , dezena7seg|WideOr3~0, CPU, 1
instance = comp, \dezena7seg|WideOr2~0 , dezena7seg|WideOr2~0, CPU, 1
instance = comp, \dezena7seg|WideOr1~0 , dezena7seg|WideOr1~0, CPU, 1
instance = comp, \dezena7seg|WideOr0~0 , dezena7seg|WideOr0~0, CPU, 1
instance = comp, \BCDConverter|unidade[3]~115 , BCDConverter|unidade[3]~115, CPU, 1
instance = comp, \BCDConverter|unidade[2]~114 , BCDConverter|unidade[2]~114, CPU, 1
instance = comp, \BCDConverter|unidade[0]~112 , BCDConverter|unidade[0]~112, CPU, 1
instance = comp, \BCDConverter|unidade[1]~113 , BCDConverter|unidade[1]~113, CPU, 1
instance = comp, \unidade7seg|WideOr6~0 , unidade7seg|WideOr6~0, CPU, 1
instance = comp, \unidade7seg|WideOr5~0 , unidade7seg|WideOr5~0, CPU, 1
instance = comp, \unidade7seg|WideOr4~0 , unidade7seg|WideOr4~0, CPU, 1
instance = comp, \unidade7seg|WideOr3~0 , unidade7seg|WideOr3~0, CPU, 1
instance = comp, \unidade7seg|WideOr2~0 , unidade7seg|WideOr2~0, CPU, 1
instance = comp, \unidade7seg|WideOr1~0 , unidade7seg|WideOr1~0, CPU, 1
instance = comp, \unidade7seg|WideOr0~0 , unidade7seg|WideOr0~0, CPU, 1
instance = comp, \BCDConverter|dezena~99 , BCDConverter|dezena~99, CPU, 1
instance = comp, \BCDConverter|dezena~98 , BCDConverter|dezena~98, CPU, 1
instance = comp, \BCDConverter|dezena~83 , BCDConverter|dezena~83, CPU, 1
instance = comp, \BCDConverter|dezena~82 , BCDConverter|dezena~82, CPU, 1
instance = comp, \BCDConverter|dezena~80 , BCDConverter|dezena~80, CPU, 1
instance = comp, \BCDConverter|dezena~81 , BCDConverter|dezena~81, CPU, 1
instance = comp, \BCDConverter|centena~2 , BCDConverter|centena~2, CPU, 1
instance = comp, \BCDConverter|centena~3 , BCDConverter|centena~3, CPU, 1
instance = comp, \BCDConverter|dezena~84 , BCDConverter|dezena~84, CPU, 1
instance = comp, \BCDConverter|centena~1 , BCDConverter|centena~1, CPU, 1
instance = comp, \BCDConverter|centena~6 , BCDConverter|centena~6, CPU, 1
instance = comp, \BCDConverter|centena~4 , BCDConverter|centena~4, CPU, 1
instance = comp, \BCDConverter|dezena~85 , BCDConverter|dezena~85, CPU, 1
instance = comp, \BCDConverter|centena~5 , BCDConverter|centena~5, CPU, 1
instance = comp, \BCDConverter|centena~7 , BCDConverter|centena~7, CPU, 1
instance = comp, \BCDConverter|centena~9 , BCDConverter|centena~9, CPU, 1
instance = comp, \BCDConverter|dezena~86 , BCDConverter|dezena~86, CPU, 1
instance = comp, \BCDConverter|centena~8 , BCDConverter|centena~8, CPU, 1
instance = comp, \BCDConverter|centena~12 , BCDConverter|centena~12, CPU, 1
instance = comp, \BCDConverter|centena~11 , BCDConverter|centena~11, CPU, 1
instance = comp, \BCDConverter|dezena~87 , BCDConverter|dezena~87, CPU, 1
instance = comp, \BCDConverter|centena~10 , BCDConverter|centena~10, CPU, 1
instance = comp, \BCDConverter|centena~13 , BCDConverter|centena~13, CPU, 1
instance = comp, \BCDConverter|centena~14 , BCDConverter|centena~14, CPU, 1
instance = comp, \BCDConverter|centena~15 , BCDConverter|centena~15, CPU, 1
instance = comp, \BCDConverter|dezena~88 , BCDConverter|dezena~88, CPU, 1
instance = comp, \BCDConverter|centena~18 , BCDConverter|centena~18, CPU, 1
instance = comp, \BCDConverter|centena~17 , BCDConverter|centena~17, CPU, 1
instance = comp, \BCDConverter|dezena~89 , BCDConverter|dezena~89, CPU, 1
instance = comp, \BCDConverter|centena~16 , BCDConverter|centena~16, CPU, 1
instance = comp, \BCDConverter|centena~20 , BCDConverter|centena~20, CPU, 1
instance = comp, \BCDConverter|centena~21 , BCDConverter|centena~21, CPU, 1
instance = comp, \BCDConverter|dezena~90 , BCDConverter|dezena~90, CPU, 1
instance = comp, \BCDConverter|centena~19 , BCDConverter|centena~19, CPU, 1
instance = comp, \BCDConverter|centena~24 , BCDConverter|centena~24, CPU, 1
instance = comp, \BCDConverter|centena~22 , BCDConverter|centena~22, CPU, 1
instance = comp, \BCDConverter|dezena~91 , BCDConverter|dezena~91, CPU, 1
instance = comp, \BCDConverter|centena~23 , BCDConverter|centena~23, CPU, 1
instance = comp, \BCDConverter|centena~26 , BCDConverter|centena~26, CPU, 1
instance = comp, \BCDConverter|centena~27 , BCDConverter|centena~27, CPU, 1
instance = comp, \BCDConverter|dezena~92 , BCDConverter|dezena~92, CPU, 1
instance = comp, \BCDConverter|centena~25 , BCDConverter|centena~25, CPU, 1
instance = comp, \BCDConverter|centena~28 , BCDConverter|centena~28, CPU, 1
instance = comp, \BCDConverter|centena~29 , BCDConverter|centena~29, CPU, 1
instance = comp, \BCDConverter|centena~30 , BCDConverter|centena~30, CPU, 1
instance = comp, \BCDConverter|dezena~93 , BCDConverter|dezena~93, CPU, 1
instance = comp, \BCDConverter|centena~32 , BCDConverter|centena~32, CPU, 1
instance = comp, \BCDConverter|centena~31 , BCDConverter|centena~31, CPU, 1
instance = comp, \BCDConverter|centena~33 , BCDConverter|centena~33, CPU, 1
instance = comp, \BCDConverter|dezena~94 , BCDConverter|dezena~94, CPU, 1
instance = comp, \BCDConverter|centena~34 , BCDConverter|centena~34, CPU, 1
instance = comp, \BCDConverter|centena~35 , BCDConverter|centena~35, CPU, 1
instance = comp, \BCDConverter|centena~36 , BCDConverter|centena~36, CPU, 1
instance = comp, \BCDConverter|dezena~95 , BCDConverter|dezena~95, CPU, 1
instance = comp, \BCDConverter|centena~37 , BCDConverter|centena~37, CPU, 1
instance = comp, \BCDConverter|centena~38 , BCDConverter|centena~38, CPU, 1
instance = comp, \BCDConverter|centena~39 , BCDConverter|centena~39, CPU, 1
instance = comp, \BCDConverter|dezena~96 , BCDConverter|dezena~96, CPU, 1
instance = comp, \BCDConverter|centena~41 , BCDConverter|centena~41, CPU, 1
instance = comp, \BCDConverter|centena~42 , BCDConverter|centena~42, CPU, 1
instance = comp, \BCDConverter|dezena~97 , BCDConverter|dezena~97, CPU, 1
instance = comp, \BCDConverter|centena~40 , BCDConverter|centena~40, CPU, 1
instance = comp, \BCDConverter|centena~45 , BCDConverter|centena~45, CPU, 1
instance = comp, \BCDConverter|centena~43 , BCDConverter|centena~43, CPU, 1
instance = comp, \BCDConverter|centena~44 , BCDConverter|centena~44, CPU, 1
instance = comp, \BCDConverter|centena~48 , BCDConverter|centena~48, CPU, 1
instance = comp, \BCDConverter|centena~47 , BCDConverter|centena~47, CPU, 1
instance = comp, \BCDConverter|centena~46 , BCDConverter|centena~46, CPU, 1
instance = comp, \BCDConverter|centena~50 , BCDConverter|centena~50, CPU, 1
instance = comp, \BCDConverter|centena~51 , BCDConverter|centena~51, CPU, 1
instance = comp, \BCDConverter|centena~49 , BCDConverter|centena~49, CPU, 1
instance = comp, \BCDConverter|dezena~100 , BCDConverter|dezena~100, CPU, 1
instance = comp, \BCDConverter|centena~53 , BCDConverter|centena~53, CPU, 1
instance = comp, \BCDConverter|centena~52 , BCDConverter|centena~52, CPU, 1
instance = comp, \BCDConverter|dezena~101 , BCDConverter|dezena~101, CPU, 1
instance = comp, \BCDConverter|centena~54 , BCDConverter|centena~54, CPU, 1
instance = comp, \BCDConverter|centena~55 , BCDConverter|centena~55, CPU, 1
instance = comp, \BCDConverter|centena~57 , BCDConverter|centena~57, CPU, 1
instance = comp, \BCDConverter|dezena~102 , BCDConverter|dezena~102, CPU, 1
instance = comp, \BCDConverter|centena~56 , BCDConverter|centena~56, CPU, 1
instance = comp, \BCDConverter|centena~58 , BCDConverter|centena~58, CPU, 1
instance = comp, \BCDConverter|centena~60 , BCDConverter|centena~60, CPU, 1
instance = comp, \BCDConverter|dezena~103 , BCDConverter|dezena~103, CPU, 1
instance = comp, \BCDConverter|centena~59 , BCDConverter|centena~59, CPU, 1
instance = comp, \BCDConverter|centena~62 , BCDConverter|centena~62, CPU, 1
instance = comp, \BCDConverter|centena~61 , BCDConverter|centena~61, CPU, 1
instance = comp, \BCDConverter|centena~63 , BCDConverter|centena~63, CPU, 1
instance = comp, \BCDConverter|dezena~104 , BCDConverter|dezena~104, CPU, 1
instance = comp, \BCDConverter|centena[2]~65 , BCDConverter|centena[2]~65, CPU, 1
instance = comp, \BCDConverter|centena[3]~66 , BCDConverter|centena[3]~66, CPU, 1
instance = comp, \BCDConverter|centena[1]~64 , BCDConverter|centena[1]~64, CPU, 1
instance = comp, \BCDConverter|centena[0]~0 , BCDConverter|centena[0]~0, CPU, 1
instance = comp, \centena7seg|WideOr6~0 , centena7seg|WideOr6~0, CPU, 1
instance = comp, \centena7seg|WideOr5~0 , centena7seg|WideOr5~0, CPU, 1
instance = comp, \centena7seg|WideOr4~0 , centena7seg|WideOr4~0, CPU, 1
instance = comp, \centena7seg|WideOr3~0 , centena7seg|WideOr3~0, CPU, 1
instance = comp, \centena7seg|WideOr2~0 , centena7seg|WideOr2~0, CPU, 1
instance = comp, \centena7seg|WideOr1~0 , centena7seg|WideOr1~0, CPU, 1
instance = comp, \centena7seg|WideOr0~0 , centena7seg|WideOr0~0, CPU, 1
instance = comp, \BCDConverter|centena~87 , BCDConverter|centena~87, CPU, 1
instance = comp, \BCDConverter|centena~84 , BCDConverter|centena~84, CPU, 1
instance = comp, \BCDConverter|centena~82 , BCDConverter|centena~82, CPU, 1
instance = comp, \BCDConverter|centena~80 , BCDConverter|centena~80, CPU, 1
instance = comp, \BCDConverter|centena~78 , BCDConverter|centena~78, CPU, 1
instance = comp, \BCDConverter|LessThan10~0 , BCDConverter|LessThan10~0, CPU, 1
instance = comp, \BCDConverter|centena~68 , BCDConverter|centena~68, CPU, 1
instance = comp, \BCDConverter|centena~67 , BCDConverter|centena~67, CPU, 1
instance = comp, \BCDConverter|und_milhar~4 , BCDConverter|und_milhar~4, CPU, 1
instance = comp, \BCDConverter|und_milhar~1 , BCDConverter|und_milhar~1, CPU, 1
instance = comp, \BCDConverter|und_milhar~3 , BCDConverter|und_milhar~3, CPU, 1
instance = comp, \BCDConverter|centena~69 , BCDConverter|centena~69, CPU, 1
instance = comp, \BCDConverter|und_milhar~2 , BCDConverter|und_milhar~2, CPU, 1
instance = comp, \BCDConverter|und_milhar~5 , BCDConverter|und_milhar~5, CPU, 1
instance = comp, \BCDConverter|centena~70 , BCDConverter|centena~70, CPU, 1
instance = comp, \BCDConverter|und_milhar~7 , BCDConverter|und_milhar~7, CPU, 1
instance = comp, \BCDConverter|und_milhar~6 , BCDConverter|und_milhar~6, CPU, 1
instance = comp, \BCDConverter|und_milhar~8 , BCDConverter|und_milhar~8, CPU, 1
instance = comp, \BCDConverter|und_milhar~9 , BCDConverter|und_milhar~9, CPU, 1
instance = comp, \BCDConverter|und_milhar~10 , BCDConverter|und_milhar~10, CPU, 1
instance = comp, \BCDConverter|centena~71 , BCDConverter|centena~71, CPU, 1
instance = comp, \BCDConverter|und_milhar~12 , BCDConverter|und_milhar~12, CPU, 1
instance = comp, \BCDConverter|und_milhar~13 , BCDConverter|und_milhar~13, CPU, 1
instance = comp, \BCDConverter|centena~72 , BCDConverter|centena~72, CPU, 1
instance = comp, \BCDConverter|und_milhar~11 , BCDConverter|und_milhar~11, CPU, 1
instance = comp, \BCDConverter|und_milhar~14 , BCDConverter|und_milhar~14, CPU, 1
instance = comp, \BCDConverter|und_milhar~16 , BCDConverter|und_milhar~16, CPU, 1
instance = comp, \BCDConverter|und_milhar~15 , BCDConverter|und_milhar~15, CPU, 1
instance = comp, \BCDConverter|centena~73 , BCDConverter|centena~73, CPU, 1
instance = comp, \BCDConverter|und_milhar~18 , BCDConverter|und_milhar~18, CPU, 1
instance = comp, \BCDConverter|und_milhar~17 , BCDConverter|und_milhar~17, CPU, 1
instance = comp, \BCDConverter|centena~74 , BCDConverter|centena~74, CPU, 1
instance = comp, \BCDConverter|und_milhar~19 , BCDConverter|und_milhar~19, CPU, 1
instance = comp, \BCDConverter|und_milhar~22 , BCDConverter|und_milhar~22, CPU, 1
instance = comp, \BCDConverter|und_milhar~21 , BCDConverter|und_milhar~21, CPU, 1
instance = comp, \BCDConverter|centena~75 , BCDConverter|centena~75, CPU, 1
instance = comp, \BCDConverter|und_milhar~20 , BCDConverter|und_milhar~20, CPU, 1
instance = comp, \BCDConverter|und_milhar~24 , BCDConverter|und_milhar~24, CPU, 1
instance = comp, \BCDConverter|und_milhar~23 , BCDConverter|und_milhar~23, CPU, 1
instance = comp, \BCDConverter|centena~76 , BCDConverter|centena~76, CPU, 1
instance = comp, \BCDConverter|und_milhar~25 , BCDConverter|und_milhar~25, CPU, 1
instance = comp, \BCDConverter|und_milhar~26 , BCDConverter|und_milhar~26, CPU, 1
instance = comp, \BCDConverter|centena~77 , BCDConverter|centena~77, CPU, 1
instance = comp, \BCDConverter|und_milhar~27 , BCDConverter|und_milhar~27, CPU, 1
instance = comp, \BCDConverter|und_milhar~28 , BCDConverter|und_milhar~28, CPU, 1
instance = comp, \BCDConverter|und_milhar~31 , BCDConverter|und_milhar~31, CPU, 1
instance = comp, \BCDConverter|und_milhar~30 , BCDConverter|und_milhar~30, CPU, 1
instance = comp, \BCDConverter|und_milhar~29 , BCDConverter|und_milhar~29, CPU, 1
instance = comp, \BCDConverter|und_milhar~32 , BCDConverter|und_milhar~32, CPU, 1
instance = comp, \BCDConverter|und_milhar~34 , BCDConverter|und_milhar~34, CPU, 1
instance = comp, \BCDConverter|centena~79 , BCDConverter|centena~79, CPU, 1
instance = comp, \BCDConverter|und_milhar~33 , BCDConverter|und_milhar~33, CPU, 1
instance = comp, \BCDConverter|und_milhar~37 , BCDConverter|und_milhar~37, CPU, 1
instance = comp, \BCDConverter|und_milhar~35 , BCDConverter|und_milhar~35, CPU, 1
instance = comp, \BCDConverter|und_milhar~36 , BCDConverter|und_milhar~36, CPU, 1
instance = comp, \BCDConverter|und_milhar~38 , BCDConverter|und_milhar~38, CPU, 1
instance = comp, \BCDConverter|und_milhar~39 , BCDConverter|und_milhar~39, CPU, 1
instance = comp, \BCDConverter|und_milhar~40 , BCDConverter|und_milhar~40, CPU, 1
instance = comp, \BCDConverter|centena~81 , BCDConverter|centena~81, CPU, 1
instance = comp, \BCDConverter|und_milhar~43 , BCDConverter|und_milhar~43, CPU, 1
instance = comp, \BCDConverter|und_milhar~42 , BCDConverter|und_milhar~42, CPU, 1
instance = comp, \BCDConverter|und_milhar~41 , BCDConverter|und_milhar~41, CPU, 1
instance = comp, \BCDConverter|und_milhar~45 , BCDConverter|und_milhar~45, CPU, 1
instance = comp, \BCDConverter|und_milhar~44 , BCDConverter|und_milhar~44, CPU, 1
instance = comp, \BCDConverter|und_milhar~46 , BCDConverter|und_milhar~46, CPU, 1
instance = comp, \BCDConverter|centena~83 , BCDConverter|centena~83, CPU, 1
instance = comp, \BCDConverter|und_milhar~47 , BCDConverter|und_milhar~47, CPU, 1
instance = comp, \BCDConverter|und_milhar~48 , BCDConverter|und_milhar~48, CPU, 1
instance = comp, \BCDConverter|und_milhar~49 , BCDConverter|und_milhar~49, CPU, 1
instance = comp, \BCDConverter|und_milhar~52 , BCDConverter|und_milhar~52, CPU, 1
instance = comp, \BCDConverter|und_milhar~51 , BCDConverter|und_milhar~51, CPU, 1
instance = comp, \BCDConverter|centena~85 , BCDConverter|centena~85, CPU, 1
instance = comp, \BCDConverter|und_milhar~50 , BCDConverter|und_milhar~50, CPU, 1
instance = comp, \BCDConverter|und_milhar~53 , BCDConverter|und_milhar~53, CPU, 1
instance = comp, \BCDConverter|und_milhar~55 , BCDConverter|und_milhar~55, CPU, 1
instance = comp, \BCDConverter|und_milhar~54 , BCDConverter|und_milhar~54, CPU, 1
instance = comp, \BCDConverter|centena~86 , BCDConverter|centena~86, CPU, 1
instance = comp, \BCDConverter|und_milhar~58 , BCDConverter|und_milhar~58, CPU, 1
instance = comp, \BCDConverter|und_milhar~57 , BCDConverter|und_milhar~57, CPU, 1
instance = comp, \BCDConverter|und_milhar~56 , BCDConverter|und_milhar~56, CPU, 1
instance = comp, \BCDConverter|und_milhar[1]~59 , BCDConverter|und_milhar[1]~59, CPU, 1
instance = comp, \BCDConverter|und_milhar[0]~0 , BCDConverter|und_milhar[0]~0, CPU, 1
instance = comp, \BCDConverter|und_milhar[3]~61 , BCDConverter|und_milhar[3]~61, CPU, 1
instance = comp, \BCDConverter|und_milhar[2]~60 , BCDConverter|und_milhar[2]~60, CPU, 1
instance = comp, \und_milhar7seg|WideOr6~0 , und_milhar7seg|WideOr6~0, CPU, 1
instance = comp, \und_milhar7seg|WideOr5~0 , und_milhar7seg|WideOr5~0, CPU, 1
instance = comp, \und_milhar7seg|WideOr4~0 , und_milhar7seg|WideOr4~0, CPU, 1
instance = comp, \und_milhar7seg|WideOr3~0 , und_milhar7seg|WideOr3~0, CPU, 1
instance = comp, \und_milhar7seg|WideOr2~0 , und_milhar7seg|WideOr2~0, CPU, 1
instance = comp, \und_milhar7seg|WideOr1~0 , und_milhar7seg|WideOr1~0, CPU, 1
instance = comp, \und_milhar7seg|WideOr0~0 , und_milhar7seg|WideOr0~0, CPU, 1
instance = comp, \BCDConverter|und_milhar~79 , BCDConverter|und_milhar~79, CPU, 1
instance = comp, \BCDConverter|und_milhar~77 , BCDConverter|und_milhar~77, CPU, 1
instance = comp, \BCDConverter|und_milhar~68 , BCDConverter|und_milhar~68, CPU, 1
instance = comp, \BCDConverter|und_milhar~63 , BCDConverter|und_milhar~63, CPU, 1
instance = comp, \BCDConverter|und_milhar~65 , BCDConverter|und_milhar~65, CPU, 1
instance = comp, \BCDConverter|und_milhar~64 , BCDConverter|und_milhar~64, CPU, 1
instance = comp, \BCDConverter|und_milhar~62 , BCDConverter|und_milhar~62, CPU, 1
instance = comp, \BCDConverter|dez_milhar~3 , BCDConverter|dez_milhar~3, CPU, 1
instance = comp, \BCDConverter|dez_milhar~2 , BCDConverter|dez_milhar~2, CPU, 1
instance = comp, \BCDConverter|und_milhar~66 , BCDConverter|und_milhar~66, CPU, 1
instance = comp, \BCDConverter|dez_milhar~1 , BCDConverter|dez_milhar~1, CPU, 1
instance = comp, \BCDConverter|dez_milhar~4 , BCDConverter|dez_milhar~4, CPU, 1
instance = comp, \BCDConverter|dez_milhar~6 , BCDConverter|dez_milhar~6, CPU, 1
instance = comp, \BCDConverter|und_milhar~67 , BCDConverter|und_milhar~67, CPU, 1
instance = comp, \BCDConverter|dez_milhar~5 , BCDConverter|dez_milhar~5, CPU, 1
instance = comp, \BCDConverter|dez_milhar~8 , BCDConverter|dez_milhar~8, CPU, 1
instance = comp, \BCDConverter|dez_milhar~9 , BCDConverter|dez_milhar~9, CPU, 1
instance = comp, \BCDConverter|dez_milhar~7 , BCDConverter|dez_milhar~7, CPU, 1
instance = comp, \BCDConverter|dez_milhar~12 , BCDConverter|dez_milhar~12, CPU, 1
instance = comp, \BCDConverter|dez_milhar~11 , BCDConverter|dez_milhar~11, CPU, 1
instance = comp, \BCDConverter|und_milhar~69 , BCDConverter|und_milhar~69, CPU, 1
instance = comp, \BCDConverter|dez_milhar~10 , BCDConverter|dez_milhar~10, CPU, 1
instance = comp, \BCDConverter|dez_milhar~13 , BCDConverter|dez_milhar~13, CPU, 1
instance = comp, \BCDConverter|dez_milhar~14 , BCDConverter|dez_milhar~14, CPU, 1
instance = comp, \BCDConverter|und_milhar~70 , BCDConverter|und_milhar~70, CPU, 1
instance = comp, \BCDConverter|dez_milhar~15 , BCDConverter|dez_milhar~15, CPU, 1
instance = comp, \BCDConverter|dez_milhar~16 , BCDConverter|dez_milhar~16, CPU, 1
instance = comp, \BCDConverter|dez_milhar~17 , BCDConverter|dez_milhar~17, CPU, 1
instance = comp, \BCDConverter|und_milhar~71 , BCDConverter|und_milhar~71, CPU, 1
instance = comp, \BCDConverter|dez_milhar~18 , BCDConverter|dez_milhar~18, CPU, 1
instance = comp, \BCDConverter|dez_milhar~19 , BCDConverter|dez_milhar~19, CPU, 1
instance = comp, \BCDConverter|dez_milhar~20 , BCDConverter|dez_milhar~20, CPU, 1
instance = comp, \BCDConverter|und_milhar~72 , BCDConverter|und_milhar~72, CPU, 1
instance = comp, \BCDConverter|dez_milhar~21 , BCDConverter|dez_milhar~21, CPU, 1
instance = comp, \BCDConverter|dez_milhar~24 , BCDConverter|dez_milhar~24, CPU, 1
instance = comp, \BCDConverter|dez_milhar~23 , BCDConverter|dez_milhar~23, CPU, 1
instance = comp, \BCDConverter|und_milhar~73 , BCDConverter|und_milhar~73, CPU, 1
instance = comp, \BCDConverter|dez_milhar~22 , BCDConverter|dez_milhar~22, CPU, 1
instance = comp, \BCDConverter|dez_milhar~27 , BCDConverter|dez_milhar~27, CPU, 1
instance = comp, \BCDConverter|dez_milhar~26 , BCDConverter|dez_milhar~26, CPU, 1
instance = comp, \BCDConverter|und_milhar~74 , BCDConverter|und_milhar~74, CPU, 1
instance = comp, \BCDConverter|dez_milhar~25 , BCDConverter|dez_milhar~25, CPU, 1
instance = comp, \BCDConverter|dez_milhar~29 , BCDConverter|dez_milhar~29, CPU, 1
instance = comp, \BCDConverter|dez_milhar~28 , BCDConverter|dez_milhar~28, CPU, 1
instance = comp, \BCDConverter|und_milhar~75 , BCDConverter|und_milhar~75, CPU, 1
instance = comp, \BCDConverter|dez_milhar~30 , BCDConverter|dez_milhar~30, CPU, 1
instance = comp, \BCDConverter|dez_milhar~32 , BCDConverter|dez_milhar~32, CPU, 1
instance = comp, \BCDConverter|dez_milhar~33 , BCDConverter|dez_milhar~33, CPU, 1
instance = comp, \BCDConverter|und_milhar~76 , BCDConverter|und_milhar~76, CPU, 1
instance = comp, \BCDConverter|dez_milhar~31 , BCDConverter|dez_milhar~31, CPU, 1
instance = comp, \BCDConverter|dez_milhar~35 , BCDConverter|dez_milhar~35, CPU, 1
instance = comp, \BCDConverter|dez_milhar~36 , BCDConverter|dez_milhar~36, CPU, 1
instance = comp, \BCDConverter|dez_milhar~34 , BCDConverter|dez_milhar~34, CPU, 1
instance = comp, \BCDConverter|dez_milhar~38 , BCDConverter|dez_milhar~38, CPU, 1
instance = comp, \BCDConverter|dez_milhar~39 , BCDConverter|dez_milhar~39, CPU, 1
instance = comp, \BCDConverter|dez_milhar~37 , BCDConverter|dez_milhar~37, CPU, 1
instance = comp, \BCDConverter|und_milhar~78 , BCDConverter|und_milhar~78, CPU, 1
instance = comp, \BCDConverter|dez_milhar~41 , BCDConverter|dez_milhar~41, CPU, 1
instance = comp, \BCDConverter|dez_milhar~42 , BCDConverter|dez_milhar~42, CPU, 1
instance = comp, \BCDConverter|dez_milhar~40 , BCDConverter|dez_milhar~40, CPU, 1
instance = comp, \BCDConverter|dez_milhar~44 , BCDConverter|dez_milhar~44, CPU, 1
instance = comp, \BCDConverter|dez_milhar~45 , BCDConverter|dez_milhar~45, CPU, 1
instance = comp, \BCDConverter|und_milhar~80 , BCDConverter|und_milhar~80, CPU, 1
instance = comp, \BCDConverter|dez_milhar~43 , BCDConverter|dez_milhar~43, CPU, 1
instance = comp, \BCDConverter|dez_milhar[3]~48 , BCDConverter|dez_milhar[3]~48, CPU, 1
instance = comp, \BCDConverter|dez_milhar[1]~46 , BCDConverter|dez_milhar[1]~46, CPU, 1
instance = comp, \BCDConverter|dez_milhar[2]~47 , BCDConverter|dez_milhar[2]~47, CPU, 1
instance = comp, \BCDConverter|dez_milhar[0]~0 , BCDConverter|dez_milhar[0]~0, CPU, 1
instance = comp, \dez_milhar7seg|WideOr6~0 , dez_milhar7seg|WideOr6~0, CPU, 1
instance = comp, \dez_milhar7seg|WideOr5~0 , dez_milhar7seg|WideOr5~0, CPU, 1
instance = comp, \dez_milhar7seg|WideOr4~0 , dez_milhar7seg|WideOr4~0, CPU, 1
instance = comp, \dez_milhar7seg|WideOr3~0 , dez_milhar7seg|WideOr3~0, CPU, 1
instance = comp, \dez_milhar7seg|WideOr2~0 , dez_milhar7seg|WideOr2~0, CPU, 1
instance = comp, \dez_milhar7seg|WideOr1~0 , dez_milhar7seg|WideOr1~0, CPU, 1
instance = comp, \dez_milhar7seg|WideOr0~0 , dez_milhar7seg|WideOr0~0, CPU, 1
instance = comp, \BCDConverter|dez_milhar~63 , BCDConverter|dez_milhar~63, CPU, 1
instance = comp, \BCDConverter|dez_milhar~59 , BCDConverter|dez_milhar~59, CPU, 1
instance = comp, \BCDConverter|dez_milhar~53 , BCDConverter|dez_milhar~53, CPU, 1
instance = comp, \BCDConverter|cent_milhar~1 , BCDConverter|cent_milhar~1, CPU, 1
instance = comp, \BCDConverter|dez_milhar~50 , BCDConverter|dez_milhar~50, CPU, 1
instance = comp, \BCDConverter|dez_milhar~49 , BCDConverter|dez_milhar~49, CPU, 1
instance = comp, \BCDConverter|cent_milhar~2 , BCDConverter|cent_milhar~2, CPU, 1
instance = comp, \BCDConverter|LessThan31~0 , BCDConverter|LessThan31~0, CPU, 1
instance = comp, \BCDConverter|cent_milhar~4 , BCDConverter|cent_milhar~4, CPU, 1
instance = comp, \BCDConverter|cent_milhar~3 , BCDConverter|cent_milhar~3, CPU, 1
instance = comp, \BCDConverter|dez_milhar~51 , BCDConverter|dez_milhar~51, CPU, 1
instance = comp, \BCDConverter|cent_milhar~6 , BCDConverter|cent_milhar~6, CPU, 1
instance = comp, \BCDConverter|cent_milhar~5 , BCDConverter|cent_milhar~5, CPU, 1
instance = comp, \BCDConverter|cent_milhar~7 , BCDConverter|cent_milhar~7, CPU, 1
instance = comp, \BCDConverter|dez_milhar~52 , BCDConverter|dez_milhar~52, CPU, 1
instance = comp, \BCDConverter|cent_milhar~10 , BCDConverter|cent_milhar~10, CPU, 1
instance = comp, \BCDConverter|cent_milhar~8 , BCDConverter|cent_milhar~8, CPU, 1
instance = comp, \BCDConverter|cent_milhar~9 , BCDConverter|cent_milhar~9, CPU, 1
instance = comp, \BCDConverter|cent_milhar~12 , BCDConverter|cent_milhar~12, CPU, 1
instance = comp, \BCDConverter|dez_milhar~54 , BCDConverter|dez_milhar~54, CPU, 1
instance = comp, \BCDConverter|cent_milhar~13 , BCDConverter|cent_milhar~13, CPU, 1
instance = comp, \BCDConverter|cent_milhar~11 , BCDConverter|cent_milhar~11, CPU, 1
instance = comp, \BCDConverter|cent_milhar~15 , BCDConverter|cent_milhar~15, CPU, 1
instance = comp, \BCDConverter|dez_milhar~55 , BCDConverter|dez_milhar~55, CPU, 1
instance = comp, \BCDConverter|cent_milhar~14 , BCDConverter|cent_milhar~14, CPU, 1
instance = comp, \BCDConverter|cent_milhar~16 , BCDConverter|cent_milhar~16, CPU, 1
instance = comp, \BCDConverter|cent_milhar~17 , BCDConverter|cent_milhar~17, CPU, 1
instance = comp, \BCDConverter|cent_milhar~18 , BCDConverter|cent_milhar~18, CPU, 1
instance = comp, \BCDConverter|dez_milhar~56 , BCDConverter|dez_milhar~56, CPU, 1
instance = comp, \BCDConverter|cent_milhar~19 , BCDConverter|cent_milhar~19, CPU, 1
instance = comp, \BCDConverter|cent_milhar~21 , BCDConverter|cent_milhar~21, CPU, 1
instance = comp, \BCDConverter|dez_milhar~57 , BCDConverter|dez_milhar~57, CPU, 1
instance = comp, \BCDConverter|cent_milhar~22 , BCDConverter|cent_milhar~22, CPU, 1
instance = comp, \BCDConverter|cent_milhar~20 , BCDConverter|cent_milhar~20, CPU, 1
instance = comp, \BCDConverter|cent_milhar~23 , BCDConverter|cent_milhar~23, CPU, 1
instance = comp, \BCDConverter|dez_milhar~58 , BCDConverter|dez_milhar~58, CPU, 1
instance = comp, \BCDConverter|cent_milhar~25 , BCDConverter|cent_milhar~25, CPU, 1
instance = comp, \BCDConverter|cent_milhar~24 , BCDConverter|cent_milhar~24, CPU, 1
instance = comp, \BCDConverter|cent_milhar~27 , BCDConverter|cent_milhar~27, CPU, 1
instance = comp, \BCDConverter|cent_milhar~28 , BCDConverter|cent_milhar~28, CPU, 1
instance = comp, \BCDConverter|cent_milhar~26 , BCDConverter|cent_milhar~26, CPU, 1
instance = comp, \BCDConverter|cent_milhar~30 , BCDConverter|cent_milhar~30, CPU, 1
instance = comp, \BCDConverter|cent_milhar~31 , BCDConverter|cent_milhar~31, CPU, 1
instance = comp, \BCDConverter|dez_milhar~60 , BCDConverter|dez_milhar~60, CPU, 1
instance = comp, \BCDConverter|cent_milhar~29 , BCDConverter|cent_milhar~29, CPU, 1
instance = comp, \BCDConverter|cent_milhar~34 , BCDConverter|cent_milhar~34, CPU, 1
instance = comp, \BCDConverter|cent_milhar~33 , BCDConverter|cent_milhar~33, CPU, 1
instance = comp, \BCDConverter|dez_milhar~61 , BCDConverter|dez_milhar~61, CPU, 1
instance = comp, \BCDConverter|cent_milhar~32 , BCDConverter|cent_milhar~32, CPU, 1
instance = comp, \BCDConverter|cent_milhar~36 , BCDConverter|cent_milhar~36, CPU, 1
instance = comp, \BCDConverter|cent_milhar~37 , BCDConverter|cent_milhar~37, CPU, 1
instance = comp, \BCDConverter|dez_milhar~62 , BCDConverter|dez_milhar~62, CPU, 1
instance = comp, \BCDConverter|cent_milhar~35 , BCDConverter|cent_milhar~35, CPU, 1
instance = comp, \BCDConverter|cent_milhar~38 , BCDConverter|cent_milhar~38, CPU, 1
instance = comp, \BCDConverter|cent_milhar~40 , BCDConverter|cent_milhar~40, CPU, 1
instance = comp, \BCDConverter|cent_milhar~39 , BCDConverter|cent_milhar~39, CPU, 1
instance = comp, \BCDConverter|cent_milhar[3]~43 , BCDConverter|cent_milhar[3]~43, CPU, 1
instance = comp, \BCDConverter|cent_milhar[1]~41 , BCDConverter|cent_milhar[1]~41, CPU, 1
instance = comp, \BCDConverter|cent_milhar[2]~42 , BCDConverter|cent_milhar[2]~42, CPU, 1
instance = comp, \BCDConverter|cent_milhar[0]~0 , BCDConverter|cent_milhar[0]~0, CPU, 1
instance = comp, \cent_milhar7seg|WideOr6~0 , cent_milhar7seg|WideOr6~0, CPU, 1
instance = comp, \cent_milhar7seg|WideOr5~0 , cent_milhar7seg|WideOr5~0, CPU, 1
instance = comp, \cent_milhar7seg|WideOr4~0 , cent_milhar7seg|WideOr4~0, CPU, 1
instance = comp, \cent_milhar7seg|WideOr3~0 , cent_milhar7seg|WideOr3~0, CPU, 1
instance = comp, \cent_milhar7seg|WideOr2~0 , cent_milhar7seg|WideOr2~0, CPU, 1
instance = comp, \cent_milhar7seg|WideOr1~0 , cent_milhar7seg|WideOr1~0, CPU, 1
instance = comp, \cent_milhar7seg|WideOr0~0 , cent_milhar7seg|WideOr0~0, CPU, 1
instance = comp, \BCDConverterPC|Add0~0 , BCDConverterPC|Add0~0, CPU, 1
instance = comp, \ContadorPrograma|pc_out[8]~49 , ContadorPrograma|pc_out[8]~49, CPU, 1
instance = comp, \ContadorPrograma|pc_out[8] , ContadorPrograma|pc_out[8], CPU, 1
instance = comp, \ContadorPrograma|pc_out[9]~51 , ContadorPrograma|pc_out[9]~51, CPU, 1
instance = comp, \ContadorPrograma|pc_out[9] , ContadorPrograma|pc_out[9], CPU, 1
instance = comp, \ContadorPrograma|pc_out[10]~53 , ContadorPrograma|pc_out[10]~53, CPU, 1
instance = comp, \ContadorPrograma|pc_out[10] , ContadorPrograma|pc_out[10], CPU, 1
instance = comp, \ContadorPrograma|pc_out[11]~55 , ContadorPrograma|pc_out[11]~55, CPU, 1
instance = comp, \ContadorPrograma|pc_out[11] , ContadorPrograma|pc_out[11], CPU, 1
instance = comp, \ContadorPrograma|pc_out[12]~57 , ContadorPrograma|pc_out[12]~57, CPU, 1
instance = comp, \ContadorPrograma|pc_out[12] , ContadorPrograma|pc_out[12], CPU, 1
instance = comp, \ContadorPrograma|pc_out[13]~59 , ContadorPrograma|pc_out[13]~59, CPU, 1
instance = comp, \ContadorPrograma|pc_out[13] , ContadorPrograma|pc_out[13], CPU, 1
instance = comp, \ContadorPrograma|pc_out[14]~61 , ContadorPrograma|pc_out[14]~61, CPU, 1
instance = comp, \ContadorPrograma|pc_out[14] , ContadorPrograma|pc_out[14], CPU, 1
instance = comp, \ContadorPrograma|pc_out[15]~63 , ContadorPrograma|pc_out[15]~63, CPU, 1
instance = comp, \ContadorPrograma|pc_out[15] , ContadorPrograma|pc_out[15], CPU, 1
instance = comp, \ContadorPrograma|pc_out[16]~65 , ContadorPrograma|pc_out[16]~65, CPU, 1
instance = comp, \ContadorPrograma|pc_out[16] , ContadorPrograma|pc_out[16], CPU, 1
instance = comp, \ContadorPrograma|pc_out[17]~67 , ContadorPrograma|pc_out[17]~67, CPU, 1
instance = comp, \ContadorPrograma|pc_out[17] , ContadorPrograma|pc_out[17], CPU, 1
instance = comp, \ContadorPrograma|pc_out[18]~69 , ContadorPrograma|pc_out[18]~69, CPU, 1
instance = comp, \ContadorPrograma|pc_out[18] , ContadorPrograma|pc_out[18], CPU, 1
instance = comp, \ContadorPrograma|pc_out[19]~71 , ContadorPrograma|pc_out[19]~71, CPU, 1
instance = comp, \ContadorPrograma|pc_out[19] , ContadorPrograma|pc_out[19], CPU, 1
instance = comp, \ContadorPrograma|pc_out[20]~73 , ContadorPrograma|pc_out[20]~73, CPU, 1
instance = comp, \ContadorPrograma|pc_out[20] , ContadorPrograma|pc_out[20], CPU, 1
instance = comp, \ContadorPrograma|pc_out[21]~75 , ContadorPrograma|pc_out[21]~75, CPU, 1
instance = comp, \ContadorPrograma|pc_out[21] , ContadorPrograma|pc_out[21], CPU, 1
instance = comp, \ContadorPrograma|pc_out[22]~77 , ContadorPrograma|pc_out[22]~77, CPU, 1
instance = comp, \ContadorPrograma|pc_out[22] , ContadorPrograma|pc_out[22], CPU, 1
instance = comp, \ContadorPrograma|pc_out[23]~79 , ContadorPrograma|pc_out[23]~79, CPU, 1
instance = comp, \ContadorPrograma|pc_out[23] , ContadorPrograma|pc_out[23], CPU, 1
instance = comp, \ContadorPrograma|pc_out[24]~81 , ContadorPrograma|pc_out[24]~81, CPU, 1
instance = comp, \ContadorPrograma|pc_out[24] , ContadorPrograma|pc_out[24], CPU, 1
instance = comp, \ContadorPrograma|pc_out[25]~83 , ContadorPrograma|pc_out[25]~83, CPU, 1
instance = comp, \ContadorPrograma|pc_out[25] , ContadorPrograma|pc_out[25], CPU, 1
instance = comp, \ContadorPrograma|pc_out[26]~85 , ContadorPrograma|pc_out[26]~85, CPU, 1
instance = comp, \ContadorPrograma|pc_out[26] , ContadorPrograma|pc_out[26], CPU, 1
instance = comp, \ContadorPrograma|pc_out[27]~87 , ContadorPrograma|pc_out[27]~87, CPU, 1
instance = comp, \ContadorPrograma|pc_out[27] , ContadorPrograma|pc_out[27], CPU, 1
instance = comp, \ContadorPrograma|pc_out[28]~89 , ContadorPrograma|pc_out[28]~89, CPU, 1
instance = comp, \ContadorPrograma|pc_out[28] , ContadorPrograma|pc_out[28], CPU, 1
instance = comp, \ContadorPrograma|pc_out[29]~91 , ContadorPrograma|pc_out[29]~91, CPU, 1
instance = comp, \ContadorPrograma|pc_out[29] , ContadorPrograma|pc_out[29], CPU, 1
instance = comp, \ContadorPrograma|pc_out[30]~93 , ContadorPrograma|pc_out[30]~93, CPU, 1
instance = comp, \ContadorPrograma|pc_out[30] , ContadorPrograma|pc_out[30], CPU, 1
instance = comp, \ContadorPrograma|pc_out[31]~95 , ContadorPrograma|pc_out[31]~95, CPU, 1
instance = comp, \ContadorPrograma|pc_out[31] , ContadorPrograma|pc_out[31], CPU, 1
instance = comp, \BCDConverterPC|unidade[0]~0 , BCDConverterPC|unidade[0]~0, CPU, 1
instance = comp, \BCDConverterPC|Add0~2 , BCDConverterPC|Add0~2, CPU, 1
instance = comp, \BCDConverterPC|Add0~4 , BCDConverterPC|Add0~4, CPU, 1
instance = comp, \BCDConverterPC|Add0~6 , BCDConverterPC|Add0~6, CPU, 1
instance = comp, \BCDConverterPC|abs_value[3]~28 , BCDConverterPC|abs_value[3]~28, CPU, 1
instance = comp, \BCDConverterPC|Add0~8 , BCDConverterPC|Add0~8, CPU, 1
instance = comp, \BCDConverterPC|Add0~10 , BCDConverterPC|Add0~10, CPU, 1
instance = comp, \BCDConverterPC|Add0~12 , BCDConverterPC|Add0~12, CPU, 1
instance = comp, \BCDConverterPC|abs_value[6]~25 , BCDConverterPC|abs_value[6]~25, CPU, 1
instance = comp, \BCDConverterPC|Add0~14 , BCDConverterPC|Add0~14, CPU, 1
instance = comp, \BCDConverterPC|abs_value[7]~24 , BCDConverterPC|abs_value[7]~24, CPU, 1
instance = comp, \BCDConverterPC|Add0~16 , BCDConverterPC|Add0~16, CPU, 1
instance = comp, \BCDConverterPC|Add0~18 , BCDConverterPC|Add0~18, CPU, 1
instance = comp, \BCDConverterPC|Add0~20 , BCDConverterPC|Add0~20, CPU, 1
instance = comp, \BCDConverterPC|Add0~22 , BCDConverterPC|Add0~22, CPU, 1
instance = comp, \BCDConverterPC|Add0~24 , BCDConverterPC|Add0~24, CPU, 1
instance = comp, \BCDConverterPC|abs_value[12]~19 , BCDConverterPC|abs_value[12]~19, CPU, 1
instance = comp, \BCDConverterPC|Add0~26 , BCDConverterPC|Add0~26, CPU, 1
instance = comp, \BCDConverterPC|Add0~28 , BCDConverterPC|Add0~28, CPU, 1
instance = comp, \BCDConverterPC|Add0~30 , BCDConverterPC|Add0~30, CPU, 1
instance = comp, \BCDConverterPC|abs_value[15]~16 , BCDConverterPC|abs_value[15]~16, CPU, 1
instance = comp, \BCDConverterPC|Add0~32 , BCDConverterPC|Add0~32, CPU, 1
instance = comp, \BCDConverterPC|Add0~34 , BCDConverterPC|Add0~34, CPU, 1
instance = comp, \BCDConverterPC|Add0~36 , BCDConverterPC|Add0~36, CPU, 1
instance = comp, \BCDConverterPC|Add0~38 , BCDConverterPC|Add0~38, CPU, 1
instance = comp, \BCDConverterPC|Add0~40 , BCDConverterPC|Add0~40, CPU, 1
instance = comp, \BCDConverterPC|Add0~42 , BCDConverterPC|Add0~42, CPU, 1
instance = comp, \BCDConverterPC|Add0~44 , BCDConverterPC|Add0~44, CPU, 1
instance = comp, \BCDConverterPC|Add0~46 , BCDConverterPC|Add0~46, CPU, 1
instance = comp, \BCDConverterPC|Add0~48 , BCDConverterPC|Add0~48, CPU, 1
instance = comp, \BCDConverterPC|Add0~50 , BCDConverterPC|Add0~50, CPU, 1
instance = comp, \BCDConverterPC|Add0~52 , BCDConverterPC|Add0~52, CPU, 1
instance = comp, \BCDConverterPC|Add0~54 , BCDConverterPC|Add0~54, CPU, 1
instance = comp, \BCDConverterPC|Add0~56 , BCDConverterPC|Add0~56, CPU, 1
instance = comp, \BCDConverterPC|Add0~58 , BCDConverterPC|Add0~58, CPU, 1
instance = comp, \BCDConverterPC|Add0~60 , BCDConverterPC|Add0~60, CPU, 1
instance = comp, \BCDConverterPC|abs_value[30]~3 , BCDConverterPC|abs_value[30]~3, CPU, 1
instance = comp, \BCDConverterPC|Add0~62 , BCDConverterPC|Add0~62, CPU, 1
instance = comp, \BCDConverterPC|abs_value[31]~1 , BCDConverterPC|abs_value[31]~1, CPU, 1
instance = comp, \BCDConverterPC|abs_value[28]~2 , BCDConverterPC|abs_value[28]~2, CPU, 1
instance = comp, \BCDConverterPC|abs_value[29]~0 , BCDConverterPC|abs_value[29]~0, CPU, 1
instance = comp, \BCDConverterPC|unidade~2 , BCDConverterPC|unidade~2, CPU, 1
instance = comp, \BCDConverterPC|unidade~1 , BCDConverterPC|unidade~1, CPU, 1
instance = comp, \BCDConverterPC|abs_value[27]~4 , BCDConverterPC|abs_value[27]~4, CPU, 1
instance = comp, \BCDConverterPC|unidade~3 , BCDConverterPC|unidade~3, CPU, 1
instance = comp, \BCDConverterPC|unidade~6 , BCDConverterPC|unidade~6, CPU, 1
instance = comp, \BCDConverterPC|abs_value[26]~5 , BCDConverterPC|abs_value[26]~5, CPU, 1
instance = comp, \BCDConverterPC|unidade~4 , BCDConverterPC|unidade~4, CPU, 1
instance = comp, \BCDConverterPC|unidade~5 , BCDConverterPC|unidade~5, CPU, 1
instance = comp, \BCDConverterPC|unidade~7 , BCDConverterPC|unidade~7, CPU, 1
instance = comp, \BCDConverterPC|unidade~9 , BCDConverterPC|unidade~9, CPU, 1
instance = comp, \BCDConverterPC|unidade~8 , BCDConverterPC|unidade~8, CPU, 1
instance = comp, \BCDConverterPC|abs_value[25]~6 , BCDConverterPC|abs_value[25]~6, CPU, 1
instance = comp, \BCDConverterPC|unidade~10 , BCDConverterPC|unidade~10, CPU, 1
instance = comp, \BCDConverterPC|unidade~12 , BCDConverterPC|unidade~12, CPU, 1
instance = comp, \BCDConverterPC|unidade~11 , BCDConverterPC|unidade~11, CPU, 1
instance = comp, \BCDConverterPC|abs_value[24]~7 , BCDConverterPC|abs_value[24]~7, CPU, 1
instance = comp, \BCDConverterPC|unidade~13 , BCDConverterPC|unidade~13, CPU, 1
instance = comp, \BCDConverterPC|unidade~15 , BCDConverterPC|unidade~15, CPU, 1
instance = comp, \BCDConverterPC|abs_value[23]~8 , BCDConverterPC|abs_value[23]~8, CPU, 1
instance = comp, \BCDConverterPC|unidade~14 , BCDConverterPC|unidade~14, CPU, 1
instance = comp, \BCDConverterPC|unidade~18 , BCDConverterPC|unidade~18, CPU, 1
instance = comp, \BCDConverterPC|unidade~16 , BCDConverterPC|unidade~16, CPU, 1
instance = comp, \BCDConverterPC|unidade~17 , BCDConverterPC|unidade~17, CPU, 1
instance = comp, \BCDConverterPC|abs_value[22]~9 , BCDConverterPC|abs_value[22]~9, CPU, 1
instance = comp, \BCDConverterPC|unidade~20 , BCDConverterPC|unidade~20, CPU, 1
instance = comp, \BCDConverterPC|abs_value[21]~10 , BCDConverterPC|abs_value[21]~10, CPU, 1
instance = comp, \BCDConverterPC|unidade~19 , BCDConverterPC|unidade~19, CPU, 1
instance = comp, \BCDConverterPC|unidade~21 , BCDConverterPC|unidade~21, CPU, 1
instance = comp, \BCDConverterPC|unidade~23 , BCDConverterPC|unidade~23, CPU, 1
instance = comp, \BCDConverterPC|unidade~24 , BCDConverterPC|unidade~24, CPU, 1
instance = comp, \BCDConverterPC|abs_value[20]~11 , BCDConverterPC|abs_value[20]~11, CPU, 1
instance = comp, \BCDConverterPC|unidade~22 , BCDConverterPC|unidade~22, CPU, 1
instance = comp, \BCDConverterPC|unidade~27 , BCDConverterPC|unidade~27, CPU, 1
instance = comp, \BCDConverterPC|unidade~26 , BCDConverterPC|unidade~26, CPU, 1
instance = comp, \BCDConverterPC|unidade~25 , BCDConverterPC|unidade~25, CPU, 1
instance = comp, \BCDConverterPC|abs_value[19]~12 , BCDConverterPC|abs_value[19]~12, CPU, 1
instance = comp, \BCDConverterPC|unidade~29 , BCDConverterPC|unidade~29, CPU, 1
instance = comp, \BCDConverterPC|unidade~30 , BCDConverterPC|unidade~30, CPU, 1
instance = comp, \BCDConverterPC|abs_value[18]~13 , BCDConverterPC|abs_value[18]~13, CPU, 1
instance = comp, \BCDConverterPC|unidade~28 , BCDConverterPC|unidade~28, CPU, 1
instance = comp, \BCDConverterPC|unidade~33 , BCDConverterPC|unidade~33, CPU, 1
instance = comp, \BCDConverterPC|unidade~32 , BCDConverterPC|unidade~32, CPU, 1
instance = comp, \BCDConverterPC|unidade~31 , BCDConverterPC|unidade~31, CPU, 1
instance = comp, \BCDConverterPC|abs_value[17]~14 , BCDConverterPC|abs_value[17]~14, CPU, 1
instance = comp, \BCDConverterPC|unidade~34 , BCDConverterPC|unidade~34, CPU, 1
instance = comp, \BCDConverterPC|abs_value[16]~15 , BCDConverterPC|abs_value[16]~15, CPU, 1
instance = comp, \BCDConverterPC|unidade~36 , BCDConverterPC|unidade~36, CPU, 1
instance = comp, \BCDConverterPC|unidade~35 , BCDConverterPC|unidade~35, CPU, 1
instance = comp, \BCDConverterPC|unidade~39 , BCDConverterPC|unidade~39, CPU, 1
instance = comp, \BCDConverterPC|unidade~38 , BCDConverterPC|unidade~38, CPU, 1
instance = comp, \BCDConverterPC|unidade~37 , BCDConverterPC|unidade~37, CPU, 1
instance = comp, \BCDConverterPC|unidade~41 , BCDConverterPC|unidade~41, CPU, 1
instance = comp, \BCDConverterPC|abs_value[14]~17 , BCDConverterPC|abs_value[14]~17, CPU, 1
instance = comp, \BCDConverterPC|unidade~42 , BCDConverterPC|unidade~42, CPU, 1
instance = comp, \BCDConverterPC|unidade~40 , BCDConverterPC|unidade~40, CPU, 1
instance = comp, \BCDConverterPC|unidade~44 , BCDConverterPC|unidade~44, CPU, 1
instance = comp, \BCDConverterPC|unidade~45 , BCDConverterPC|unidade~45, CPU, 1
instance = comp, \BCDConverterPC|abs_value[13]~18 , BCDConverterPC|abs_value[13]~18, CPU, 1
instance = comp, \BCDConverterPC|unidade~43 , BCDConverterPC|unidade~43, CPU, 1
instance = comp, \BCDConverterPC|unidade~47 , BCDConverterPC|unidade~47, CPU, 1
instance = comp, \BCDConverterPC|unidade~48 , BCDConverterPC|unidade~48, CPU, 1
instance = comp, \BCDConverterPC|unidade~46 , BCDConverterPC|unidade~46, CPU, 1
instance = comp, \BCDConverterPC|unidade~49 , BCDConverterPC|unidade~49, CPU, 1
instance = comp, \BCDConverterPC|unidade~51 , BCDConverterPC|unidade~51, CPU, 1
instance = comp, \BCDConverterPC|unidade~50 , BCDConverterPC|unidade~50, CPU, 1
instance = comp, \BCDConverterPC|abs_value[11]~20 , BCDConverterPC|abs_value[11]~20, CPU, 1
instance = comp, \BCDConverterPC|unidade~53 , BCDConverterPC|unidade~53, CPU, 1
instance = comp, \BCDConverterPC|unidade~54 , BCDConverterPC|unidade~54, CPU, 1
instance = comp, \BCDConverterPC|unidade~52 , BCDConverterPC|unidade~52, CPU, 1
instance = comp, \BCDConverterPC|abs_value[10]~21 , BCDConverterPC|abs_value[10]~21, CPU, 1
instance = comp, \BCDConverterPC|unidade~56 , BCDConverterPC|unidade~56, CPU, 1
instance = comp, \BCDConverterPC|unidade~57 , BCDConverterPC|unidade~57, CPU, 1
instance = comp, \BCDConverterPC|unidade~55 , BCDConverterPC|unidade~55, CPU, 1
instance = comp, \BCDConverterPC|abs_value[9]~22 , BCDConverterPC|abs_value[9]~22, CPU, 1
instance = comp, \BCDConverterPC|unidade~58 , BCDConverterPC|unidade~58, CPU, 1
instance = comp, \BCDConverterPC|unidade~59 , BCDConverterPC|unidade~59, CPU, 1
instance = comp, \BCDConverterPC|unidade~60 , BCDConverterPC|unidade~60, CPU, 1
instance = comp, \BCDConverterPC|abs_value[8]~23 , BCDConverterPC|abs_value[8]~23, CPU, 1
instance = comp, \BCDConverterPC|unidade~62 , BCDConverterPC|unidade~62, CPU, 1
instance = comp, \BCDConverterPC|unidade~63 , BCDConverterPC|unidade~63, CPU, 1
instance = comp, \BCDConverterPC|unidade~61 , BCDConverterPC|unidade~61, CPU, 1
instance = comp, \BCDConverterPC|unidade~65 , BCDConverterPC|unidade~65, CPU, 1
instance = comp, \BCDConverterPC|unidade~66 , BCDConverterPC|unidade~66, CPU, 1
instance = comp, \BCDConverterPC|unidade~64 , BCDConverterPC|unidade~64, CPU, 1
instance = comp, \BCDConverterPC|unidade~68 , BCDConverterPC|unidade~68, CPU, 1
instance = comp, \BCDConverterPC|abs_value[5]~26 , BCDConverterPC|abs_value[5]~26, CPU, 1
instance = comp, \BCDConverterPC|unidade~67 , BCDConverterPC|unidade~67, CPU, 1
instance = comp, \BCDConverterPC|unidade~69 , BCDConverterPC|unidade~69, CPU, 1
instance = comp, \BCDConverterPC|unidade~71 , BCDConverterPC|unidade~71, CPU, 1
instance = comp, \BCDConverterPC|abs_value[4]~27 , BCDConverterPC|abs_value[4]~27, CPU, 1
instance = comp, \BCDConverterPC|unidade~72 , BCDConverterPC|unidade~72, CPU, 1
instance = comp, \BCDConverterPC|unidade~70 , BCDConverterPC|unidade~70, CPU, 1
instance = comp, \BCDConverterPC|unidade~75 , BCDConverterPC|unidade~75, CPU, 1
instance = comp, \BCDConverterPC|unidade~74 , BCDConverterPC|unidade~74, CPU, 1
instance = comp, \BCDConverterPC|unidade~73 , BCDConverterPC|unidade~73, CPU, 1
instance = comp, \BCDConverterPC|unidade~77 , BCDConverterPC|unidade~77, CPU, 1
instance = comp, \BCDConverterPC|unidade~78 , BCDConverterPC|unidade~78, CPU, 1
instance = comp, \BCDConverterPC|unidade~76 , BCDConverterPC|unidade~76, CPU, 1
instance = comp, \BCDConverterPC|abs_value[2]~29 , BCDConverterPC|abs_value[2]~29, CPU, 1
instance = comp, \BCDConverterPC|unidade~80 , BCDConverterPC|unidade~80, CPU, 1
instance = comp, \BCDConverterPC|unidade~79 , BCDConverterPC|unidade~79, CPU, 1
instance = comp, \BCDConverterPC|unidade~81 , BCDConverterPC|unidade~81, CPU, 1
instance = comp, \BCDConverterPC|abs_value[1]~30 , BCDConverterPC|abs_value[1]~30, CPU, 1
instance = comp, \BCDConverterPC|unidade[2]~83 , BCDConverterPC|unidade[2]~83, CPU, 1
instance = comp, \BCDConverterPC|unidade[1]~82 , BCDConverterPC|unidade[1]~82, CPU, 1
instance = comp, \BCDConverterPC|unidade[3]~84 , BCDConverterPC|unidade[3]~84, CPU, 1
instance = comp, \unidade7segPC|WideOr6~0 , unidade7segPC|WideOr6~0, CPU, 1
instance = comp, \unidade7segPC|WideOr5~0 , unidade7segPC|WideOr5~0, CPU, 1
instance = comp, \unidade7segPC|WideOr4~0 , unidade7segPC|WideOr4~0, CPU, 1
instance = comp, \unidade7segPC|WideOr3~0 , unidade7segPC|WideOr3~0, CPU, 1
instance = comp, \unidade7segPC|WideOr2~0 , unidade7segPC|WideOr2~0, CPU, 1
instance = comp, \unidade7segPC|WideOr1~0 , unidade7segPC|WideOr1~0, CPU, 1
instance = comp, \unidade7segPC|WideOr0~0 , unidade7segPC|WideOr0~0, CPU, 1
instance = comp, \BCDConverterPC|unidade~110 , BCDConverterPC|unidade~110, CPU, 1
instance = comp, \BCDConverterPC|unidade~93 , BCDConverterPC|unidade~93, CPU, 1
instance = comp, \BCDConverterPC|unidade~85 , BCDConverterPC|unidade~85, CPU, 1
instance = comp, \BCDConverterPC|LessThan1~0 , BCDConverterPC|LessThan1~0, CPU, 1
instance = comp, \BCDConverterPC|unidade~86 , BCDConverterPC|unidade~86, CPU, 1
instance = comp, \BCDConverterPC|dezena~1 , BCDConverterPC|dezena~1, CPU, 1
instance = comp, \BCDConverterPC|dezena~3 , BCDConverterPC|dezena~3, CPU, 1
instance = comp, \BCDConverterPC|unidade~87 , BCDConverterPC|unidade~87, CPU, 1
instance = comp, \BCDConverterPC|dezena~2 , BCDConverterPC|dezena~2, CPU, 1
instance = comp, \BCDConverterPC|dezena~6 , BCDConverterPC|dezena~6, CPU, 1
instance = comp, \BCDConverterPC|dezena~5 , BCDConverterPC|dezena~5, CPU, 1
instance = comp, \BCDConverterPC|unidade~88 , BCDConverterPC|unidade~88, CPU, 1
instance = comp, \BCDConverterPC|dezena~4 , BCDConverterPC|dezena~4, CPU, 1
instance = comp, \BCDConverterPC|dezena~8 , BCDConverterPC|dezena~8, CPU, 1
instance = comp, \BCDConverterPC|dezena~7 , BCDConverterPC|dezena~7, CPU, 1
instance = comp, \BCDConverterPC|unidade~89 , BCDConverterPC|unidade~89, CPU, 1
instance = comp, \BCDConverterPC|dezena~9 , BCDConverterPC|dezena~9, CPU, 1
instance = comp, \BCDConverterPC|dezena~12 , BCDConverterPC|dezena~12, CPU, 1
instance = comp, \BCDConverterPC|dezena~10 , BCDConverterPC|dezena~10, CPU, 1
instance = comp, \BCDConverterPC|unidade~90 , BCDConverterPC|unidade~90, CPU, 1
instance = comp, \BCDConverterPC|dezena~11 , BCDConverterPC|dezena~11, CPU, 1
instance = comp, \BCDConverterPC|dezena~14 , BCDConverterPC|dezena~14, CPU, 1
instance = comp, \BCDConverterPC|unidade~91 , BCDConverterPC|unidade~91, CPU, 1
instance = comp, \BCDConverterPC|dezena~13 , BCDConverterPC|dezena~13, CPU, 1
instance = comp, \BCDConverterPC|dezena~15 , BCDConverterPC|dezena~15, CPU, 1
instance = comp, \BCDConverterPC|dezena~16 , BCDConverterPC|dezena~16, CPU, 1
instance = comp, \BCDConverterPC|unidade~92 , BCDConverterPC|unidade~92, CPU, 1
instance = comp, \BCDConverterPC|dezena~17 , BCDConverterPC|dezena~17, CPU, 1
instance = comp, \BCDConverterPC|dezena~18 , BCDConverterPC|dezena~18, CPU, 1
instance = comp, \BCDConverterPC|dezena~21 , BCDConverterPC|dezena~21, CPU, 1
instance = comp, \BCDConverterPC|dezena~20 , BCDConverterPC|dezena~20, CPU, 1
instance = comp, \BCDConverterPC|dezena~19 , BCDConverterPC|dezena~19, CPU, 1
instance = comp, \BCDConverterPC|dezena~24 , BCDConverterPC|dezena~24, CPU, 1
instance = comp, \BCDConverterPC|dezena~23 , BCDConverterPC|dezena~23, CPU, 1
instance = comp, \BCDConverterPC|unidade~94 , BCDConverterPC|unidade~94, CPU, 1
instance = comp, \BCDConverterPC|dezena~22 , BCDConverterPC|dezena~22, CPU, 1
instance = comp, \BCDConverterPC|dezena~26 , BCDConverterPC|dezena~26, CPU, 1
instance = comp, \BCDConverterPC|unidade~95 , BCDConverterPC|unidade~95, CPU, 1
instance = comp, \BCDConverterPC|dezena~27 , BCDConverterPC|dezena~27, CPU, 1
instance = comp, \BCDConverterPC|dezena~25 , BCDConverterPC|dezena~25, CPU, 1
instance = comp, \BCDConverterPC|dezena~28 , BCDConverterPC|dezena~28, CPU, 1
instance = comp, \BCDConverterPC|dezena~30 , BCDConverterPC|dezena~30, CPU, 1
instance = comp, \BCDConverterPC|dezena~29 , BCDConverterPC|dezena~29, CPU, 1
instance = comp, \BCDConverterPC|unidade~96 , BCDConverterPC|unidade~96, CPU, 1
instance = comp, \BCDConverterPC|dezena~32 , BCDConverterPC|dezena~32, CPU, 1
instance = comp, \BCDConverterPC|dezena~33 , BCDConverterPC|dezena~33, CPU, 1
instance = comp, \BCDConverterPC|unidade~97 , BCDConverterPC|unidade~97, CPU, 1
instance = comp, \BCDConverterPC|dezena~31 , BCDConverterPC|dezena~31, CPU, 1
instance = comp, \BCDConverterPC|dezena~34 , BCDConverterPC|dezena~34, CPU, 1
instance = comp, \BCDConverterPC|dezena~35 , BCDConverterPC|dezena~35, CPU, 1
instance = comp, \BCDConverterPC|dezena~36 , BCDConverterPC|dezena~36, CPU, 1
instance = comp, \BCDConverterPC|unidade~98 , BCDConverterPC|unidade~98, CPU, 1
instance = comp, \BCDConverterPC|dezena~37 , BCDConverterPC|dezena~37, CPU, 1
instance = comp, \BCDConverterPC|dezena~39 , BCDConverterPC|dezena~39, CPU, 1
instance = comp, \BCDConverterPC|dezena~38 , BCDConverterPC|dezena~38, CPU, 1
instance = comp, \BCDConverterPC|unidade~99 , BCDConverterPC|unidade~99, CPU, 1
instance = comp, \BCDConverterPC|dezena~40 , BCDConverterPC|dezena~40, CPU, 1
instance = comp, \BCDConverterPC|dezena~41 , BCDConverterPC|dezena~41, CPU, 1
instance = comp, \BCDConverterPC|dezena~42 , BCDConverterPC|dezena~42, CPU, 1
instance = comp, \BCDConverterPC|unidade~100 , BCDConverterPC|unidade~100, CPU, 1
instance = comp, \BCDConverterPC|dezena~43 , BCDConverterPC|dezena~43, CPU, 1
instance = comp, \BCDConverterPC|dezena~45 , BCDConverterPC|dezena~45, CPU, 1
instance = comp, \BCDConverterPC|dezena~44 , BCDConverterPC|dezena~44, CPU, 1
instance = comp, \BCDConverterPC|unidade~101 , BCDConverterPC|unidade~101, CPU, 1
instance = comp, \BCDConverterPC|dezena~47 , BCDConverterPC|dezena~47, CPU, 1
instance = comp, \BCDConverterPC|dezena~46 , BCDConverterPC|dezena~46, CPU, 1
instance = comp, \BCDConverterPC|dezena~48 , BCDConverterPC|dezena~48, CPU, 1
instance = comp, \BCDConverterPC|unidade~102 , BCDConverterPC|unidade~102, CPU, 1
instance = comp, \BCDConverterPC|dezena~51 , BCDConverterPC|dezena~51, CPU, 1
instance = comp, \BCDConverterPC|unidade~103 , BCDConverterPC|unidade~103, CPU, 1
instance = comp, \BCDConverterPC|dezena~49 , BCDConverterPC|dezena~49, CPU, 1
instance = comp, \BCDConverterPC|dezena~50 , BCDConverterPC|dezena~50, CPU, 1
instance = comp, \BCDConverterPC|dezena~53 , BCDConverterPC|dezena~53, CPU, 1
instance = comp, \BCDConverterPC|dezena~54 , BCDConverterPC|dezena~54, CPU, 1
instance = comp, \BCDConverterPC|dezena~52 , BCDConverterPC|dezena~52, CPU, 1
instance = comp, \BCDConverterPC|unidade~104 , BCDConverterPC|unidade~104, CPU, 1
instance = comp, \BCDConverterPC|dezena~56 , BCDConverterPC|dezena~56, CPU, 1
instance = comp, \BCDConverterPC|dezena~55 , BCDConverterPC|dezena~55, CPU, 1
instance = comp, \BCDConverterPC|unidade~105 , BCDConverterPC|unidade~105, CPU, 1
instance = comp, \BCDConverterPC|dezena~57 , BCDConverterPC|dezena~57, CPU, 1
instance = comp, \BCDConverterPC|dezena~58 , BCDConverterPC|dezena~58, CPU, 1
instance = comp, \BCDConverterPC|dezena~59 , BCDConverterPC|dezena~59, CPU, 1
instance = comp, \BCDConverterPC|dezena~60 , BCDConverterPC|dezena~60, CPU, 1
instance = comp, \BCDConverterPC|unidade~106 , BCDConverterPC|unidade~106, CPU, 1
instance = comp, \BCDConverterPC|dezena~62 , BCDConverterPC|dezena~62, CPU, 1
instance = comp, \BCDConverterPC|dezena~61 , BCDConverterPC|dezena~61, CPU, 1
instance = comp, \BCDConverterPC|unidade~107 , BCDConverterPC|unidade~107, CPU, 1
instance = comp, \BCDConverterPC|dezena~63 , BCDConverterPC|dezena~63, CPU, 1
instance = comp, \BCDConverterPC|dezena~66 , BCDConverterPC|dezena~66, CPU, 1
instance = comp, \BCDConverterPC|dezena~65 , BCDConverterPC|dezena~65, CPU, 1
instance = comp, \BCDConverterPC|unidade~108 , BCDConverterPC|unidade~108, CPU, 1
instance = comp, \BCDConverterPC|dezena~64 , BCDConverterPC|dezena~64, CPU, 1
instance = comp, \BCDConverterPC|dezena~68 , BCDConverterPC|dezena~68, CPU, 1
instance = comp, \BCDConverterPC|unidade~109 , BCDConverterPC|unidade~109, CPU, 1
instance = comp, \BCDConverterPC|dezena~69 , BCDConverterPC|dezena~69, CPU, 1
instance = comp, \BCDConverterPC|dezena~67 , BCDConverterPC|dezena~67, CPU, 1
instance = comp, \BCDConverterPC|dezena~70 , BCDConverterPC|dezena~70, CPU, 1
instance = comp, \BCDConverterPC|dezena~71 , BCDConverterPC|dezena~71, CPU, 1
instance = comp, \BCDConverterPC|dezena~72 , BCDConverterPC|dezena~72, CPU, 1
instance = comp, \BCDConverterPC|dezena~74 , BCDConverterPC|dezena~74, CPU, 1
instance = comp, \BCDConverterPC|dezena~73 , BCDConverterPC|dezena~73, CPU, 1
instance = comp, \BCDConverterPC|dezena~75 , BCDConverterPC|dezena~75, CPU, 1
instance = comp, \BCDConverterPC|unidade~111 , BCDConverterPC|unidade~111, CPU, 1
instance = comp, \BCDConverterPC|dezena[2]~77 , BCDConverterPC|dezena[2]~77, CPU, 1
instance = comp, \BCDConverterPC|dezena[1]~76 , BCDConverterPC|dezena[1]~76, CPU, 1
instance = comp, \BCDConverterPC|dezena[3]~78 , BCDConverterPC|dezena[3]~78, CPU, 1
instance = comp, \BCDConverterPC|dezena[0]~0 , BCDConverterPC|dezena[0]~0, CPU, 1
instance = comp, \dezena7segPC|WideOr6~0 , dezena7segPC|WideOr6~0, CPU, 1
instance = comp, \dezena7segPC|WideOr5~0 , dezena7segPC|WideOr5~0, CPU, 1
instance = comp, \dezena7segPC|WideOr4~0 , dezena7segPC|WideOr4~0, CPU, 1
instance = comp, \dezena7segPC|WideOr3~0 , dezena7segPC|WideOr3~0, CPU, 1
instance = comp, \dezena7segPC|WideOr2~0 , dezena7segPC|WideOr2~0, CPU, 1
instance = comp, \dezena7segPC|WideOr1~0 , dezena7segPC|WideOr1~0, CPU, 1
instance = comp, \dezena7segPC|WideOr0~0 , dezena7segPC|WideOr0~0, CPU, 1
instance = comp, \ULA|Add0~50 , ULA|Add0~50, CPU, 1
instance = comp, \ULA|Add0~53 , ULA|Add0~53, CPU, 1
instance = comp, \ULA|Add0~56 , ULA|Add0~56, CPU, 1
instance = comp, \ULA|Add0~59 , ULA|Add0~59, CPU, 1
instance = comp, \ULA|Add0~62 , ULA|Add0~62, CPU, 1
instance = comp, \ULA|Add0~65 , ULA|Add0~65, CPU, 1
instance = comp, \ULA|Add0~68 , ULA|Add0~68, CPU, 1
instance = comp, \ULA|Add0~71 , ULA|Add0~71, CPU, 1
instance = comp, \ULA|Add0~74 , ULA|Add0~74, CPU, 1
instance = comp, \ULA|Add0~77 , ULA|Add0~77, CPU, 1
instance = comp, \ULA|Add0~80 , ULA|Add0~80, CPU, 1
instance = comp, \ULA|Add0~83 , ULA|Add0~83, CPU, 1
instance = comp, \ULA|Add0~86 , ULA|Add0~86, CPU, 1
instance = comp, \ULA|Add0~89 , ULA|Add0~89, CPU, 1
instance = comp, \ULA|Add0~92 , ULA|Add0~92, CPU, 1
instance = comp, \ULA|Add0~95 , ULA|Add0~95, CPU, 1
instance = comp, \inputs[4]~input , inputs[4]~input, CPU, 1
instance = comp, \inputs[21]~input , inputs[21]~input, CPU, 1
instance = comp, \inputs[20]~input , inputs[20]~input, CPU, 1
instance = comp, \inputs[19]~input , inputs[19]~input, CPU, 1
instance = comp, \inputs[18]~input , inputs[18]~input, CPU, 1
instance = comp, \inputs[17]~input , inputs[17]~input, CPU, 1
instance = comp, \inputs[16]~input , inputs[16]~input, CPU, 1
instance = comp, \inputs[15]~input , inputs[15]~input, CPU, 1
instance = comp, \inputs[14]~input , inputs[14]~input, CPU, 1
instance = comp, \inputs[13]~input , inputs[13]~input, CPU, 1
instance = comp, \inputs[12]~input , inputs[12]~input, CPU, 1
instance = comp, \inputs[11]~input , inputs[11]~input, CPU, 1
instance = comp, \inputs[10]~input , inputs[10]~input, CPU, 1
instance = comp, \inputs[9]~input , inputs[9]~input, CPU, 1
instance = comp, \inputs[8]~input , inputs[8]~input, CPU, 1
instance = comp, \inputs[7]~input , inputs[7]~input, CPU, 1
instance = comp, \inputs[6]~input , inputs[6]~input, CPU, 1
instance = comp, \inputs[5]~input , inputs[5]~input, CPU, 1
instance = comp, \inputs[3]~input , inputs[3]~input, CPU, 1
instance = comp, \inputs[2]~input , inputs[2]~input, CPU, 1
instance = comp, \inputs[1]~input , inputs[1]~input, CPU, 1
instance = comp, \inputs[0]~input , inputs[0]~input, CPU, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
