# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"TopModule_Bug_TB_time_impl.v" \
"../../../../../WasherController.srcs/sim_1/new/TopModule_Bug_TB.v" \

# Do not sort compile order
nosort
