<stg><name>SgdLR</name>


<trans_list>

<trans id="118" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="39" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %training_id = alloca i32 1

]]></Node>
<StgValue><ssdm name="training_id"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
entry:1 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %result_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln50 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln50"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %label_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %label_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %theta

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %gradient = alloca i64 1

]]></Node>
<StgValue><ssdm name="gradient"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:11 %store_ln0 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:12 %store_ln63 = store i7 0, i7 %training_id

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln60 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:1 %icmp_ln60 = icmp_eq  i9 %indvar_flatten_load, i9 400

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:2 %add_ln60 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln60 = br i1 %icmp_ln60, void %for.inc13, void %for.end15

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc13:0 %training_id_load = load i7 %training_id

]]></Node>
<StgValue><ssdm name="training_id_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc13:3 %icmp_ln63 = icmp_eq  i7 %training_id_load, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc13:4 %select_ln60 = select i1 %icmp_ln63, i7 0, i7 %training_id_load

]]></Node>
<StgValue><ssdm name="select_ln60"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc13:22 %add_ln63 = add i7 %select_ln60, i7 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13:23 %store_ln60 = store i9 %add_ln60, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13:24 %store_ln63 = store i7 %add_ln63, i7 %training_id

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
for.end15:0 %ret_ln75 = ret

]]></Node>
<StgValue><ssdm name="ret_ln75"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
for.inc13:6 %shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %select_ln60, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc13:7 %call_ln66 = call void @SgdLR_Pipeline_DOT, i32 %theta, i17 %shl_ln, i32 %data, i32 %result_loc

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc13:7 %call_ln66 = call void @SgdLR_Pipeline_DOT, i32 %theta, i17 %shl_ln, i32 %data, i32 %result_loc

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc13:8 %result_loc_load = load i32 %result_loc

]]></Node>
<StgValue><ssdm name="result_loc_load"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:9 %bitcast_ln26 = bitcast i32 %result_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln26"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:10 %xor_ln26 = xor i32 %bitcast_ln26, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:11 %bitcast_ln26_1 = bitcast i32 %xor_ln26

]]></Node>
<StgValue><ssdm name="bitcast_ln26_1"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="77" st_id="11" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="78" st_id="12" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="79" st_id="13" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="80" st_id="14" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="81" st_id="15" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:12 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="82" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="83" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="84" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="85" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="86" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:13 %add_i5 = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="87" st_id="21" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="88" st_id="22" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="89" st_id="23" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="90" st_id="24" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="91" st_id="25" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="92" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="7">
<![CDATA[
for.inc13:5 %zext_ln63 = zext i7 %select_ln60

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="93" st_id="26" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="94" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc13:15 %label_r_addr = getelementptr i8 %label_r, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="label_r_addr"/></StgValue>
</operation>

<operation id="95" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="7">
<![CDATA[
for.inc13:16 %label_r_load = load i7 %label_r_addr

]]></Node>
<StgValue><ssdm name="label_r_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="96" st_id="27" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="97" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="7">
<![CDATA[
for.inc13:16 %label_r_load = load i7 %label_r_addr

]]></Node>
<StgValue><ssdm name="label_r_load"/></StgValue>
</operation>

<operation id="98" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="8">
<![CDATA[
for.inc13:17 %zext_ln70 = zext i8 %label_r_load

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="99" st_id="27" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:18 %conv = sitofp i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="100" st_id="28" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="101" st_id="28" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:18 %conv = sitofp i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="102" st_id="29" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="103" st_id="29" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:18 %conv = sitofp i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="104" st_id="30" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:14 %prob = fdiv i32 1, i32 %add_i5

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="105" st_id="30" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc13:18 %conv = sitofp i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="106" st_id="31" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="107" st_id="32" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="108" st_id="33" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="109" st_id="34" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="110" st_id="35" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13:19 %scale_assign = fsub i32 %prob, i32 %conv

]]></Node>
<StgValue><ssdm name="scale_assign"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="111" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc13:20 %call_ln66 = call void @SgdLR_Pipeline_GRAD, i17 %shl_ln, i32 %data, i32 %scale_assign, i32 %gradient

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="112" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc13:20 %call_ln66 = call void @SgdLR_Pipeline_GRAD, i17 %shl_ln, i32 %data, i32 %scale_assign, i32 %gradient

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="113" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:21 %call_ln0 = call void @SgdLR_Pipeline_UPDATE, i32 %gradient, i32 %theta

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="114" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc13:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @EPOCH_TRAINING_INST_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="115" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc13:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="116" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc13:21 %call_ln0 = call void @SgdLR_Pipeline_UPDATE, i32 %gradient, i32 %theta

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="117" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
for.inc13:25 %br_ln63 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="158" name="data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="159" name="label_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="label_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="160" name="theta" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="theta"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="162" from="StgValue_161" to="training_id" fromId="161" toId="40">
</dataflow>
<dataflow id="163" from="StgValue_161" to="indvar_flatten" fromId="161" toId="41">
</dataflow>
<dataflow id="165" from="StgValue_164" to="result_loc" fromId="164" toId="42">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln50" fromId="166" toId="43">
</dataflow>
<dataflow id="169" from="empty_1" to="spectopmodule_ln50" fromId="168" toId="43">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="170" toId="44">
</dataflow>
<dataflow id="172" from="data" to="specinterface_ln0" fromId="158" toId="44">
</dataflow>
<dataflow id="174" from="empty" to="specinterface_ln0" fromId="173" toId="44">
</dataflow>
<dataflow id="176" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="177" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="179" from="empty_0" to="specinterface_ln0" fromId="178" toId="44">
</dataflow>
<dataflow id="181" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="44">
</dataflow>
<dataflow id="182" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="183" from="empty_0" to="specinterface_ln0" fromId="178" toId="44">
</dataflow>
<dataflow id="184" from="empty_0" to="specinterface_ln0" fromId="178" toId="44">
</dataflow>
<dataflow id="185" from="empty_0" to="specinterface_ln0" fromId="178" toId="44">
</dataflow>
<dataflow id="186" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="187" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="188" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="189" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="190" from="empty_0" to="specinterface_ln0" fromId="178" toId="44">
</dataflow>
<dataflow id="191" from="empty_0" to="specinterface_ln0" fromId="178" toId="44">
</dataflow>
<dataflow id="192" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="44">
</dataflow>
<dataflow id="193" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="194" toId="45">
</dataflow>
<dataflow id="196" from="data" to="specbitsmap_ln0" fromId="158" toId="45">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="170" toId="46">
</dataflow>
<dataflow id="198" from="label_r" to="specinterface_ln0" fromId="159" toId="46">
</dataflow>
<dataflow id="199" from="empty" to="specinterface_ln0" fromId="173" toId="46">
</dataflow>
<dataflow id="200" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="201" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="202" from="empty_0" to="specinterface_ln0" fromId="178" toId="46">
</dataflow>
<dataflow id="203" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="46">
</dataflow>
<dataflow id="204" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="205" from="empty_0" to="specinterface_ln0" fromId="178" toId="46">
</dataflow>
<dataflow id="206" from="empty_0" to="specinterface_ln0" fromId="178" toId="46">
</dataflow>
<dataflow id="207" from="empty_0" to="specinterface_ln0" fromId="178" toId="46">
</dataflow>
<dataflow id="208" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="209" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="210" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="211" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="212" from="empty_0" to="specinterface_ln0" fromId="178" toId="46">
</dataflow>
<dataflow id="213" from="empty_0" to="specinterface_ln0" fromId="178" toId="46">
</dataflow>
<dataflow id="214" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="46">
</dataflow>
<dataflow id="215" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="194" toId="47">
</dataflow>
<dataflow id="217" from="label_r" to="specbitsmap_ln0" fromId="159" toId="47">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="170" toId="48">
</dataflow>
<dataflow id="219" from="theta" to="specinterface_ln0" fromId="160" toId="48">
</dataflow>
<dataflow id="220" from="empty" to="specinterface_ln0" fromId="173" toId="48">
</dataflow>
<dataflow id="221" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="222" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="223" from="empty_0" to="specinterface_ln0" fromId="178" toId="48">
</dataflow>
<dataflow id="224" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="48">
</dataflow>
<dataflow id="225" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="226" from="empty_0" to="specinterface_ln0" fromId="178" toId="48">
</dataflow>
<dataflow id="227" from="empty_0" to="specinterface_ln0" fromId="178" toId="48">
</dataflow>
<dataflow id="228" from="empty_0" to="specinterface_ln0" fromId="178" toId="48">
</dataflow>
<dataflow id="229" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="230" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="231" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="232" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="233" from="empty_0" to="specinterface_ln0" fromId="178" toId="48">
</dataflow>
<dataflow id="234" from="empty_0" to="specinterface_ln0" fromId="178" toId="48">
</dataflow>
<dataflow id="235" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="48">
</dataflow>
<dataflow id="236" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="194" toId="49">
</dataflow>
<dataflow id="238" from="theta" to="specbitsmap_ln0" fromId="160" toId="49">
</dataflow>
<dataflow id="239" from="StgValue_164" to="gradient" fromId="164" toId="50">
</dataflow>
<dataflow id="241" from="StgValue_240" to="store_ln0" fromId="240" toId="51">
</dataflow>
<dataflow id="242" from="indvar_flatten" to="store_ln0" fromId="41" toId="51">
</dataflow>
<dataflow id="244" from="StgValue_243" to="store_ln63" fromId="243" toId="52">
</dataflow>
<dataflow id="245" from="training_id" to="store_ln63" fromId="40" toId="52">
</dataflow>
<dataflow id="246" from="indvar_flatten" to="indvar_flatten_load" fromId="41" toId="54">
</dataflow>
<dataflow id="247" from="indvar_flatten_load" to="icmp_ln60" fromId="54" toId="55">
</dataflow>
<dataflow id="249" from="StgValue_248" to="icmp_ln60" fromId="248" toId="55">
</dataflow>
<dataflow id="250" from="indvar_flatten_load" to="add_ln60" fromId="54" toId="56">
</dataflow>
<dataflow id="252" from="StgValue_251" to="add_ln60" fromId="251" toId="56">
</dataflow>
<dataflow id="253" from="icmp_ln60" to="br_ln60" fromId="55" toId="57">
</dataflow>
<dataflow id="254" from="training_id" to="training_id_load" fromId="40" toId="58">
</dataflow>
<dataflow id="255" from="training_id_load" to="icmp_ln63" fromId="58" toId="59">
</dataflow>
<dataflow id="257" from="StgValue_256" to="icmp_ln63" fromId="256" toId="59">
</dataflow>
<dataflow id="258" from="icmp_ln63" to="select_ln60" fromId="59" toId="60">
</dataflow>
<dataflow id="259" from="StgValue_243" to="select_ln60" fromId="243" toId="60">
</dataflow>
<dataflow id="260" from="training_id_load" to="select_ln60" fromId="58" toId="60">
</dataflow>
<dataflow id="261" from="select_ln60" to="add_ln63" fromId="60" toId="61">
</dataflow>
<dataflow id="263" from="StgValue_262" to="add_ln63" fromId="262" toId="61">
</dataflow>
<dataflow id="264" from="add_ln60" to="store_ln60" fromId="56" toId="62">
</dataflow>
<dataflow id="265" from="indvar_flatten" to="store_ln60" fromId="41" toId="62">
</dataflow>
<dataflow id="266" from="add_ln63" to="store_ln63" fromId="61" toId="63">
</dataflow>
<dataflow id="267" from="training_id" to="store_ln63" fromId="40" toId="63">
</dataflow>
<dataflow id="269" from="_ssdm_op_BitConcatenate.i17.i7.i10" to="shl_ln" fromId="268" toId="65">
</dataflow>
<dataflow id="270" from="select_ln60" to="shl_ln" fromId="60" toId="65">
</dataflow>
<dataflow id="272" from="StgValue_271" to="shl_ln" fromId="271" toId="65">
</dataflow>
<dataflow id="274" from="SgdLR_Pipeline_DOT" to="call_ln66" fromId="273" toId="66">
</dataflow>
<dataflow id="275" from="theta" to="call_ln66" fromId="160" toId="66">
</dataflow>
<dataflow id="276" from="shl_ln" to="call_ln66" fromId="65" toId="66">
</dataflow>
<dataflow id="277" from="data" to="call_ln66" fromId="158" toId="66">
</dataflow>
<dataflow id="278" from="result_loc" to="call_ln66" fromId="42" toId="66">
</dataflow>
<dataflow id="279" from="SgdLR_Pipeline_DOT" to="call_ln66" fromId="273" toId="67">
</dataflow>
<dataflow id="280" from="theta" to="call_ln66" fromId="160" toId="67">
</dataflow>
<dataflow id="281" from="shl_ln" to="call_ln66" fromId="65" toId="67">
</dataflow>
<dataflow id="282" from="data" to="call_ln66" fromId="158" toId="67">
</dataflow>
<dataflow id="283" from="result_loc" to="call_ln66" fromId="42" toId="67">
</dataflow>
<dataflow id="284" from="result_loc" to="result_loc_load" fromId="42" toId="68">
</dataflow>
<dataflow id="285" from="result_loc_load" to="bitcast_ln26" fromId="68" toId="69">
</dataflow>
<dataflow id="286" from="bitcast_ln26" to="xor_ln26" fromId="69" toId="70">
</dataflow>
<dataflow id="288" from="StgValue_287" to="xor_ln26" fromId="287" toId="70">
</dataflow>
<dataflow id="289" from="xor_ln26" to="bitcast_ln26_1" fromId="70" toId="71">
</dataflow>
<dataflow id="291" from="llvm.exp.f32" to="tmp" fromId="290" toId="72">
</dataflow>
<dataflow id="292" from="bitcast_ln26_1" to="tmp" fromId="71" toId="72">
</dataflow>
<dataflow id="293" from="llvm.exp.f32" to="tmp" fromId="290" toId="73">
</dataflow>
<dataflow id="294" from="bitcast_ln26_1" to="tmp" fromId="71" toId="73">
</dataflow>
<dataflow id="295" from="llvm.exp.f32" to="tmp" fromId="290" toId="74">
</dataflow>
<dataflow id="296" from="bitcast_ln26_1" to="tmp" fromId="71" toId="74">
</dataflow>
<dataflow id="297" from="llvm.exp.f32" to="tmp" fromId="290" toId="75">
</dataflow>
<dataflow id="298" from="bitcast_ln26_1" to="tmp" fromId="71" toId="75">
</dataflow>
<dataflow id="299" from="llvm.exp.f32" to="tmp" fromId="290" toId="76">
</dataflow>
<dataflow id="300" from="bitcast_ln26_1" to="tmp" fromId="71" toId="76">
</dataflow>
<dataflow id="301" from="llvm.exp.f32" to="tmp" fromId="290" toId="77">
</dataflow>
<dataflow id="302" from="bitcast_ln26_1" to="tmp" fromId="71" toId="77">
</dataflow>
<dataflow id="303" from="llvm.exp.f32" to="tmp" fromId="290" toId="78">
</dataflow>
<dataflow id="304" from="bitcast_ln26_1" to="tmp" fromId="71" toId="78">
</dataflow>
<dataflow id="305" from="llvm.exp.f32" to="tmp" fromId="290" toId="79">
</dataflow>
<dataflow id="306" from="bitcast_ln26_1" to="tmp" fromId="71" toId="79">
</dataflow>
<dataflow id="307" from="llvm.exp.f32" to="tmp" fromId="290" toId="80">
</dataflow>
<dataflow id="308" from="bitcast_ln26_1" to="tmp" fromId="71" toId="80">
</dataflow>
<dataflow id="309" from="llvm.exp.f32" to="tmp" fromId="290" toId="81">
</dataflow>
<dataflow id="310" from="bitcast_ln26_1" to="tmp" fromId="71" toId="81">
</dataflow>
<dataflow id="311" from="tmp" to="add_i5" fromId="81" toId="82">
</dataflow>
<dataflow id="313" from="StgValue_312" to="add_i5" fromId="312" toId="82">
</dataflow>
<dataflow id="314" from="tmp" to="add_i5" fromId="81" toId="83">
</dataflow>
<dataflow id="315" from="StgValue_312" to="add_i5" fromId="312" toId="83">
</dataflow>
<dataflow id="316" from="tmp" to="add_i5" fromId="81" toId="84">
</dataflow>
<dataflow id="317" from="StgValue_312" to="add_i5" fromId="312" toId="84">
</dataflow>
<dataflow id="318" from="tmp" to="add_i5" fromId="81" toId="85">
</dataflow>
<dataflow id="319" from="StgValue_312" to="add_i5" fromId="312" toId="85">
</dataflow>
<dataflow id="320" from="tmp" to="add_i5" fromId="81" toId="86">
</dataflow>
<dataflow id="321" from="StgValue_312" to="add_i5" fromId="312" toId="86">
</dataflow>
<dataflow id="322" from="StgValue_312" to="prob" fromId="312" toId="87">
</dataflow>
<dataflow id="323" from="add_i5" to="prob" fromId="86" toId="87">
</dataflow>
<dataflow id="324" from="StgValue_312" to="prob" fromId="312" toId="88">
</dataflow>
<dataflow id="325" from="add_i5" to="prob" fromId="86" toId="88">
</dataflow>
<dataflow id="326" from="StgValue_312" to="prob" fromId="312" toId="89">
</dataflow>
<dataflow id="327" from="add_i5" to="prob" fromId="86" toId="89">
</dataflow>
<dataflow id="328" from="StgValue_312" to="prob" fromId="312" toId="90">
</dataflow>
<dataflow id="329" from="add_i5" to="prob" fromId="86" toId="90">
</dataflow>
<dataflow id="330" from="StgValue_312" to="prob" fromId="312" toId="91">
</dataflow>
<dataflow id="331" from="add_i5" to="prob" fromId="86" toId="91">
</dataflow>
<dataflow id="332" from="select_ln60" to="zext_ln63" fromId="60" toId="92">
</dataflow>
<dataflow id="333" from="StgValue_312" to="prob" fromId="312" toId="93">
</dataflow>
<dataflow id="334" from="add_i5" to="prob" fromId="86" toId="93">
</dataflow>
<dataflow id="335" from="label_r" to="label_r_addr" fromId="159" toId="94">
</dataflow>
<dataflow id="337" from="StgValue_336" to="label_r_addr" fromId="336" toId="94">
</dataflow>
<dataflow id="338" from="zext_ln63" to="label_r_addr" fromId="92" toId="94">
</dataflow>
<dataflow id="339" from="label_r_addr" to="label_r_load" fromId="94" toId="95">
</dataflow>
<dataflow id="340" from="StgValue_312" to="prob" fromId="312" toId="96">
</dataflow>
<dataflow id="341" from="add_i5" to="prob" fromId="86" toId="96">
</dataflow>
<dataflow id="342" from="label_r_addr" to="label_r_load" fromId="94" toId="97">
</dataflow>
<dataflow id="343" from="label_r_load" to="zext_ln70" fromId="97" toId="98">
</dataflow>
<dataflow id="344" from="zext_ln70" to="conv" fromId="98" toId="99">
</dataflow>
<dataflow id="345" from="StgValue_312" to="prob" fromId="312" toId="100">
</dataflow>
<dataflow id="346" from="add_i5" to="prob" fromId="86" toId="100">
</dataflow>
<dataflow id="347" from="zext_ln70" to="conv" fromId="98" toId="101">
</dataflow>
<dataflow id="348" from="StgValue_312" to="prob" fromId="312" toId="102">
</dataflow>
<dataflow id="349" from="add_i5" to="prob" fromId="86" toId="102">
</dataflow>
<dataflow id="350" from="zext_ln70" to="conv" fromId="98" toId="103">
</dataflow>
<dataflow id="351" from="StgValue_312" to="prob" fromId="312" toId="104">
</dataflow>
<dataflow id="352" from="add_i5" to="prob" fromId="86" toId="104">
</dataflow>
<dataflow id="353" from="zext_ln70" to="conv" fromId="98" toId="105">
</dataflow>
<dataflow id="354" from="prob" to="scale_assign" fromId="104" toId="106">
</dataflow>
<dataflow id="355" from="conv" to="scale_assign" fromId="105" toId="106">
</dataflow>
<dataflow id="356" from="prob" to="scale_assign" fromId="104" toId="107">
</dataflow>
<dataflow id="357" from="conv" to="scale_assign" fromId="105" toId="107">
</dataflow>
<dataflow id="358" from="prob" to="scale_assign" fromId="104" toId="108">
</dataflow>
<dataflow id="359" from="conv" to="scale_assign" fromId="105" toId="108">
</dataflow>
<dataflow id="360" from="prob" to="scale_assign" fromId="104" toId="109">
</dataflow>
<dataflow id="361" from="conv" to="scale_assign" fromId="105" toId="109">
</dataflow>
<dataflow id="362" from="prob" to="scale_assign" fromId="104" toId="110">
</dataflow>
<dataflow id="363" from="conv" to="scale_assign" fromId="105" toId="110">
</dataflow>
<dataflow id="365" from="SgdLR_Pipeline_GRAD" to="call_ln66" fromId="364" toId="111">
</dataflow>
<dataflow id="366" from="shl_ln" to="call_ln66" fromId="65" toId="111">
</dataflow>
<dataflow id="367" from="data" to="call_ln66" fromId="158" toId="111">
</dataflow>
<dataflow id="368" from="scale_assign" to="call_ln66" fromId="110" toId="111">
</dataflow>
<dataflow id="369" from="gradient" to="call_ln66" fromId="50" toId="111">
</dataflow>
<dataflow id="370" from="SgdLR_Pipeline_GRAD" to="call_ln66" fromId="364" toId="112">
</dataflow>
<dataflow id="371" from="shl_ln" to="call_ln66" fromId="65" toId="112">
</dataflow>
<dataflow id="372" from="data" to="call_ln66" fromId="158" toId="112">
</dataflow>
<dataflow id="373" from="scale_assign" to="call_ln66" fromId="110" toId="112">
</dataflow>
<dataflow id="374" from="gradient" to="call_ln66" fromId="50" toId="112">
</dataflow>
<dataflow id="376" from="SgdLR_Pipeline_UPDATE" to="call_ln0" fromId="375" toId="113">
</dataflow>
<dataflow id="377" from="gradient" to="call_ln0" fromId="50" toId="113">
</dataflow>
<dataflow id="378" from="theta" to="call_ln0" fromId="160" toId="113">
</dataflow>
<dataflow id="380" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="379" toId="114">
</dataflow>
<dataflow id="382" from="EPOCH_TRAINING_INST_str" to="specloopname_ln0" fromId="381" toId="114">
</dataflow>
<dataflow id="384" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="383" toId="115">
</dataflow>
<dataflow id="386" from="StgValue_385" to="speclooptripcount_ln0" fromId="385" toId="115">
</dataflow>
<dataflow id="387" from="StgValue_385" to="speclooptripcount_ln0" fromId="385" toId="115">
</dataflow>
<dataflow id="388" from="StgValue_385" to="speclooptripcount_ln0" fromId="385" toId="115">
</dataflow>
<dataflow id="389" from="SgdLR_Pipeline_UPDATE" to="call_ln0" fromId="375" toId="116">
</dataflow>
<dataflow id="390" from="gradient" to="call_ln0" fromId="50" toId="116">
</dataflow>
<dataflow id="391" from="theta" to="call_ln0" fromId="160" toId="116">
</dataflow>
<dataflow id="392" from="icmp_ln60" to="StgValue_2" fromId="55" toId="2">
</dataflow>
</dataflows>


</stg>
